
initial_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000322c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000010  20000000  0000322c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000005c  20000010  0000323c  00020010  2**2
                  ALLOC
  3 .stack        00002004  2000006c  00003298  00020010  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001e564  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002aa1  00000000  00000000  0003e5f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003e83  00000000  00000000  00041096  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000388  00000000  00000000  00044f19  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000360  00000000  00000000  000452a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000181cf  00000000  00000000  00045601  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000093fa  00000000  00000000  0005d7d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000881b4  00000000  00000000  00066bca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000009f8  00000000  00000000  000eed80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	70 20 00 20 19 01 00 00 15 01 00 00 15 01 00 00     p . ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      4c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000010 	.word	0x20000010
      d4:	00000000 	.word	0x00000000
      d8:	0000322c 	.word	0x0000322c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000014 	.word	0x20000014
     108:	0000322c 	.word	0x0000322c
     10c:	0000322c 	.word	0x0000322c
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	0000322c 	.word	0x0000322c
     1c8:	20000000 	.word	0x20000000
     1cc:	20000010 	.word	0x20000010
     1d0:	20000004 	.word	0x20000004
     1d4:	20000010 	.word	0x20000010
     1d8:	2000006c 	.word	0x2000006c
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	000030d1 	.word	0x000030d1
     1f8:	000014ad 	.word	0x000014ad

000001fc <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     1fc:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     1fe:	2207      	movs	r2, #7
     200:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     202:	421a      	tst	r2, r3
     204:	d1fc      	bne.n	200 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     206:	4770      	bx	lr

00000208 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     208:	b5f0      	push	{r4, r5, r6, r7, lr}
     20a:	46d6      	mov	lr, sl
     20c:	464f      	mov	r7, r9
     20e:	4646      	mov	r6, r8
     210:	b5c0      	push	{r6, r7, lr}
     212:	b08a      	sub	sp, #40	; 0x28
     214:	0006      	movs	r6, r0
     216:	000f      	movs	r7, r1
     218:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     21a:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     21c:	0008      	movs	r0, r1
     21e:	4b97      	ldr	r3, [pc, #604]	; (47c <i2c_master_init+0x274>)
     220:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     222:	4a97      	ldr	r2, [pc, #604]	; (480 <i2c_master_init+0x278>)
     224:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     226:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     228:	2301      	movs	r3, #1
     22a:	40ab      	lsls	r3, r5
     22c:	430b      	orrs	r3, r1
     22e:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     230:	a909      	add	r1, sp, #36	; 0x24
     232:	7b23      	ldrb	r3, [r4, #12]
     234:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     236:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     238:	b2c5      	uxtb	r5, r0
     23a:	0028      	movs	r0, r5
     23c:	4b91      	ldr	r3, [pc, #580]	; (484 <i2c_master_init+0x27c>)
     23e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     240:	0028      	movs	r0, r5
     242:	4b91      	ldr	r3, [pc, #580]	; (488 <i2c_master_init+0x280>)
     244:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     246:	7b20      	ldrb	r0, [r4, #12]
     248:	2100      	movs	r1, #0
     24a:	4b90      	ldr	r3, [pc, #576]	; (48c <i2c_master_init+0x284>)
     24c:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     24e:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     250:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     252:	079b      	lsls	r3, r3, #30
     254:	d505      	bpl.n	262 <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     256:	b00a      	add	sp, #40	; 0x28
     258:	bc1c      	pop	{r2, r3, r4}
     25a:	4690      	mov	r8, r2
     25c:	4699      	mov	r9, r3
     25e:	46a2      	mov	sl, r4
     260:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     262:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     264:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     266:	07db      	lsls	r3, r3, #31
     268:	d4f5      	bmi.n	256 <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     26a:	2314      	movs	r3, #20
     26c:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     26e:	6833      	ldr	r3, [r6, #0]
     270:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     272:	0018      	movs	r0, r3
     274:	4b81      	ldr	r3, [pc, #516]	; (47c <i2c_master_init+0x274>)
     276:	4798      	blx	r3
     278:	0005      	movs	r5, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     27a:	2380      	movs	r3, #128	; 0x80
     27c:	aa08      	add	r2, sp, #32
     27e:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     280:	2300      	movs	r3, #0
     282:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     284:	2201      	movs	r2, #1
     286:	a908      	add	r1, sp, #32
     288:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     28a:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     28c:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     28e:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     290:	2800      	cmp	r0, #0
     292:	d100      	bne.n	296 <i2c_master_init+0x8e>
     294:	e0af      	b.n	3f6 <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     296:	ab08      	add	r3, sp, #32
     298:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     29a:	2302      	movs	r3, #2
     29c:	aa08      	add	r2, sp, #32
     29e:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     2a0:	0c00      	lsrs	r0, r0, #16
     2a2:	b2c0      	uxtb	r0, r0
     2a4:	0011      	movs	r1, r2
     2a6:	4b7a      	ldr	r3, [pc, #488]	; (490 <i2c_master_init+0x288>)
     2a8:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     2aa:	2f00      	cmp	r7, #0
     2ac:	d100      	bne.n	2b0 <i2c_master_init+0xa8>
     2ae:	e0a7      	b.n	400 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     2b0:	ab08      	add	r3, sp, #32
     2b2:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     2b4:	2302      	movs	r3, #2
     2b6:	aa08      	add	r2, sp, #32
     2b8:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     2ba:	0c3f      	lsrs	r7, r7, #16
     2bc:	b2f8      	uxtb	r0, r7
     2be:	0011      	movs	r1, r2
     2c0:	4b73      	ldr	r3, [pc, #460]	; (490 <i2c_master_init+0x288>)
     2c2:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     2c4:	8aa3      	ldrh	r3, [r4, #20]
     2c6:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     2c8:	8ae3      	ldrh	r3, [r4, #22]
     2ca:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     2cc:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     2ce:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     2d0:	2b00      	cmp	r3, #0
     2d2:	d104      	bne.n	2de <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     2d4:	4b6f      	ldr	r3, [pc, #444]	; (494 <i2c_master_init+0x28c>)
     2d6:	789b      	ldrb	r3, [r3, #2]
     2d8:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     2da:	0fdb      	lsrs	r3, r3, #31
     2dc:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     2de:	68a1      	ldr	r1, [r4, #8]
     2e0:	6923      	ldr	r3, [r4, #16]
     2e2:	430b      	orrs	r3, r1
     2e4:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     2e6:	2224      	movs	r2, #36	; 0x24
     2e8:	5ca2      	ldrb	r2, [r4, r2]
     2ea:	2a00      	cmp	r2, #0
     2ec:	d002      	beq.n	2f4 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     2ee:	2280      	movs	r2, #128	; 0x80
     2f0:	05d2      	lsls	r2, r2, #23
     2f2:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     2f4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     2f6:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     2f8:	222c      	movs	r2, #44	; 0x2c
     2fa:	5ca2      	ldrb	r2, [r4, r2]
     2fc:	2a00      	cmp	r2, #0
     2fe:	d103      	bne.n	308 <i2c_master_init+0x100>
     300:	2280      	movs	r2, #128	; 0x80
     302:	0492      	lsls	r2, r2, #18
     304:	4291      	cmp	r1, r2
     306:	d102      	bne.n	30e <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     308:	2280      	movs	r2, #128	; 0x80
     30a:	0512      	lsls	r2, r2, #20
     30c:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     30e:	222d      	movs	r2, #45	; 0x2d
     310:	5ca2      	ldrb	r2, [r4, r2]
     312:	2a00      	cmp	r2, #0
     314:	d002      	beq.n	31c <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     316:	2280      	movs	r2, #128	; 0x80
     318:	0412      	lsls	r2, r2, #16
     31a:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     31c:	222e      	movs	r2, #46	; 0x2e
     31e:	5ca2      	ldrb	r2, [r4, r2]
     320:	2a00      	cmp	r2, #0
     322:	d002      	beq.n	32a <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     324:	2280      	movs	r2, #128	; 0x80
     326:	03d2      	lsls	r2, r2, #15
     328:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     32a:	4642      	mov	r2, r8
     32c:	6812      	ldr	r2, [r2, #0]
     32e:	4313      	orrs	r3, r2
     330:	4642      	mov	r2, r8
     332:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     334:	2380      	movs	r3, #128	; 0x80
     336:	005b      	lsls	r3, r3, #1
     338:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     33a:	0028      	movs	r0, r5
     33c:	3014      	adds	r0, #20
     33e:	b2c0      	uxtb	r0, r0
     340:	4b55      	ldr	r3, [pc, #340]	; (498 <i2c_master_init+0x290>)
     342:	4798      	blx	r3
     344:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     346:	23fa      	movs	r3, #250	; 0xfa
     348:	009b      	lsls	r3, r3, #2
     34a:	6822      	ldr	r2, [r4, #0]
     34c:	435a      	muls	r2, r3
     34e:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     350:	6863      	ldr	r3, [r4, #4]
     352:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     354:	4d51      	ldr	r5, [pc, #324]	; (49c <i2c_master_init+0x294>)
     356:	47a8      	blx	r5
     358:	9000      	str	r0, [sp, #0]
     35a:	9101      	str	r1, [sp, #4]
     35c:	464b      	mov	r3, r9
     35e:	0058      	lsls	r0, r3, #1
     360:	47a8      	blx	r5
     362:	9002      	str	r0, [sp, #8]
     364:	9103      	str	r1, [sp, #12]
     366:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     368:	47a8      	blx	r5
     36a:	9004      	str	r0, [sp, #16]
     36c:	9105      	str	r1, [sp, #20]
     36e:	4f4c      	ldr	r7, [pc, #304]	; (4a0 <i2c_master_init+0x298>)
     370:	4a4c      	ldr	r2, [pc, #304]	; (4a4 <i2c_master_init+0x29c>)
     372:	4b4d      	ldr	r3, [pc, #308]	; (4a8 <i2c_master_init+0x2a0>)
     374:	9800      	ldr	r0, [sp, #0]
     376:	9901      	ldr	r1, [sp, #4]
     378:	47b8      	blx	r7
     37a:	0002      	movs	r2, r0
     37c:	000b      	movs	r3, r1
     37e:	9804      	ldr	r0, [sp, #16]
     380:	9905      	ldr	r1, [sp, #20]
     382:	47b8      	blx	r7
     384:	4e49      	ldr	r6, [pc, #292]	; (4ac <i2c_master_init+0x2a4>)
     386:	2200      	movs	r2, #0
     388:	4b49      	ldr	r3, [pc, #292]	; (4b0 <i2c_master_init+0x2a8>)
     38a:	47b0      	blx	r6
     38c:	9004      	str	r0, [sp, #16]
     38e:	9105      	str	r1, [sp, #20]
     390:	4648      	mov	r0, r9
     392:	47a8      	blx	r5
     394:	0002      	movs	r2, r0
     396:	000b      	movs	r3, r1
     398:	9804      	ldr	r0, [sp, #16]
     39a:	9905      	ldr	r1, [sp, #20]
     39c:	47b8      	blx	r7
     39e:	0002      	movs	r2, r0
     3a0:	000b      	movs	r3, r1
     3a2:	4d44      	ldr	r5, [pc, #272]	; (4b4 <i2c_master_init+0x2ac>)
     3a4:	9800      	ldr	r0, [sp, #0]
     3a6:	9901      	ldr	r1, [sp, #4]
     3a8:	47a8      	blx	r5
     3aa:	9a02      	ldr	r2, [sp, #8]
     3ac:	9b03      	ldr	r3, [sp, #12]
     3ae:	47b0      	blx	r6
     3b0:	2200      	movs	r2, #0
     3b2:	4b41      	ldr	r3, [pc, #260]	; (4b8 <i2c_master_init+0x2b0>)
     3b4:	47a8      	blx	r5
     3b6:	9a02      	ldr	r2, [sp, #8]
     3b8:	9b03      	ldr	r3, [sp, #12]
     3ba:	4d40      	ldr	r5, [pc, #256]	; (4bc <i2c_master_init+0x2b4>)
     3bc:	47a8      	blx	r5
     3be:	4b40      	ldr	r3, [pc, #256]	; (4c0 <i2c_master_init+0x2b8>)
     3c0:	4798      	blx	r3
     3c2:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     3c4:	2380      	movs	r3, #128	; 0x80
     3c6:	049b      	lsls	r3, r3, #18
     3c8:	68a2      	ldr	r2, [r4, #8]
     3ca:	429a      	cmp	r2, r3
     3cc:	d01e      	beq.n	40c <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     3ce:	0003      	movs	r3, r0
     3d0:	2040      	movs	r0, #64	; 0x40
     3d2:	2dff      	cmp	r5, #255	; 0xff
     3d4:	d900      	bls.n	3d8 <i2c_master_init+0x1d0>
     3d6:	e73e      	b.n	256 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     3d8:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     3da:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     3dc:	25ff      	movs	r5, #255	; 0xff
     3de:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     3e0:	0624      	lsls	r4, r4, #24
     3e2:	4325      	orrs	r5, r4
     3e4:	0400      	lsls	r0, r0, #16
     3e6:	23ff      	movs	r3, #255	; 0xff
     3e8:	041b      	lsls	r3, r3, #16
     3ea:	4018      	ands	r0, r3
     3ec:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     3ee:	4643      	mov	r3, r8
     3f0:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     3f2:	2000      	movs	r0, #0
     3f4:	e72f      	b.n	256 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     3f6:	2100      	movs	r1, #0
     3f8:	4640      	mov	r0, r8
     3fa:	4b32      	ldr	r3, [pc, #200]	; (4c4 <i2c_master_init+0x2bc>)
     3fc:	4798      	blx	r3
     3fe:	e74a      	b.n	296 <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     400:	2101      	movs	r1, #1
     402:	4640      	mov	r0, r8
     404:	4b2f      	ldr	r3, [pc, #188]	; (4c4 <i2c_master_init+0x2bc>)
     406:	4798      	blx	r3
     408:	0007      	movs	r7, r0
     40a:	e751      	b.n	2b0 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     40c:	26fa      	movs	r6, #250	; 0xfa
     40e:	00b6      	lsls	r6, r6, #2
     410:	4653      	mov	r3, sl
     412:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     414:	9800      	ldr	r0, [sp, #0]
     416:	9901      	ldr	r1, [sp, #4]
     418:	0002      	movs	r2, r0
     41a:	000b      	movs	r3, r1
     41c:	4c23      	ldr	r4, [pc, #140]	; (4ac <i2c_master_init+0x2a4>)
     41e:	47a0      	blx	r4
     420:	9000      	str	r0, [sp, #0]
     422:	9101      	str	r1, [sp, #4]
     424:	0030      	movs	r0, r6
     426:	4b1d      	ldr	r3, [pc, #116]	; (49c <i2c_master_init+0x294>)
     428:	4798      	blx	r3
     42a:	2200      	movs	r2, #0
     42c:	4b26      	ldr	r3, [pc, #152]	; (4c8 <i2c_master_init+0x2c0>)
     42e:	47b8      	blx	r7
     430:	0002      	movs	r2, r0
     432:	000b      	movs	r3, r1
     434:	9800      	ldr	r0, [sp, #0]
     436:	9901      	ldr	r1, [sp, #4]
     438:	4c20      	ldr	r4, [pc, #128]	; (4bc <i2c_master_init+0x2b4>)
     43a:	47a0      	blx	r4
     43c:	2200      	movs	r2, #0
     43e:	4b1e      	ldr	r3, [pc, #120]	; (4b8 <i2c_master_init+0x2b0>)
     440:	4c1c      	ldr	r4, [pc, #112]	; (4b4 <i2c_master_init+0x2ac>)
     442:	47a0      	blx	r4
     444:	4b1e      	ldr	r3, [pc, #120]	; (4c0 <i2c_master_init+0x2b8>)
     446:	4798      	blx	r3
     448:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     44a:	d00c      	beq.n	466 <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     44c:	0031      	movs	r1, r6
     44e:	9807      	ldr	r0, [sp, #28]
     450:	4b1e      	ldr	r3, [pc, #120]	; (4cc <i2c_master_init+0x2c4>)
     452:	4798      	blx	r3
     454:	3802      	subs	r0, #2
     456:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     458:	002b      	movs	r3, r5
     45a:	2dff      	cmp	r5, #255	; 0xff
     45c:	d80c      	bhi.n	478 <i2c_master_init+0x270>
     45e:	28ff      	cmp	r0, #255	; 0xff
     460:	d9bc      	bls.n	3dc <i2c_master_init+0x1d4>
     462:	2040      	movs	r0, #64	; 0x40
     464:	e6f7      	b.n	256 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     466:	0071      	lsls	r1, r6, #1
     468:	1e48      	subs	r0, r1, #1
     46a:	9b07      	ldr	r3, [sp, #28]
     46c:	469c      	mov	ip, r3
     46e:	4460      	add	r0, ip
     470:	4b16      	ldr	r3, [pc, #88]	; (4cc <i2c_master_init+0x2c4>)
     472:	4798      	blx	r3
     474:	3801      	subs	r0, #1
     476:	e7ef      	b.n	458 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     478:	2040      	movs	r0, #64	; 0x40
     47a:	e6ec      	b.n	256 <i2c_master_init+0x4e>
     47c:	00000d9d 	.word	0x00000d9d
     480:	40000400 	.word	0x40000400
     484:	00001355 	.word	0x00001355
     488:	000012c9 	.word	0x000012c9
     48c:	00000bd9 	.word	0x00000bd9
     490:	0000144d 	.word	0x0000144d
     494:	41002000 	.word	0x41002000
     498:	00001371 	.word	0x00001371
     49c:	00003025 	.word	0x00003025
     4a0:	00002491 	.word	0x00002491
     4a4:	e826d695 	.word	0xe826d695
     4a8:	3e112e0b 	.word	0x3e112e0b
     4ac:	00001809 	.word	0x00001809
     4b0:	40240000 	.word	0x40240000
     4b4:	00002991 	.word	0x00002991
     4b8:	3ff00000 	.word	0x3ff00000
     4bc:	00001e29 	.word	0x00001e29
     4c0:	00002fbd 	.word	0x00002fbd
     4c4:	00000c25 	.word	0x00000c25
     4c8:	40080000 	.word	0x40080000
     4cc:	000016f1 	.word	0x000016f1

000004d0 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     4d0:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     4d2:	7e1a      	ldrb	r2, [r3, #24]
     4d4:	0792      	lsls	r2, r2, #30
     4d6:	d507      	bpl.n	4e8 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     4d8:	2202      	movs	r2, #2
     4da:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     4dc:	8b5b      	ldrh	r3, [r3, #26]
     4de:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     4e0:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     4e2:	17db      	asrs	r3, r3, #31
     4e4:	4018      	ands	r0, r3
}
     4e6:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     4e8:	8b5a      	ldrh	r2, [r3, #26]
     4ea:	0752      	lsls	r2, r2, #29
     4ec:	d506      	bpl.n	4fc <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     4ee:	6859      	ldr	r1, [r3, #4]
     4f0:	22c0      	movs	r2, #192	; 0xc0
     4f2:	0292      	lsls	r2, r2, #10
     4f4:	430a      	orrs	r2, r1
     4f6:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     4f8:	2018      	movs	r0, #24
     4fa:	e7f4      	b.n	4e6 <_i2c_master_address_response+0x16>
	return STATUS_OK;
     4fc:	2000      	movs	r0, #0
     4fe:	e7f2      	b.n	4e6 <_i2c_master_address_response+0x16>

00000500 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     500:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     502:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     504:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     506:	2401      	movs	r4, #1
     508:	2502      	movs	r5, #2
     50a:	7e11      	ldrb	r1, [r2, #24]
     50c:	4221      	tst	r1, r4
     50e:	d10b      	bne.n	528 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     510:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     512:	4229      	tst	r1, r5
     514:	d106      	bne.n	524 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     516:	3301      	adds	r3, #1
     518:	b29b      	uxth	r3, r3
     51a:	8901      	ldrh	r1, [r0, #8]
     51c:	4299      	cmp	r1, r3
     51e:	d8f4      	bhi.n	50a <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     520:	2012      	movs	r0, #18
     522:	e002      	b.n	52a <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     524:	2000      	movs	r0, #0
     526:	e000      	b.n	52a <_i2c_master_wait_for_bus+0x2a>
     528:	2000      	movs	r0, #0
}
     52a:	bd30      	pop	{r4, r5, pc}

0000052c <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     52c:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     52e:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     530:	6862      	ldr	r2, [r4, #4]
     532:	2380      	movs	r3, #128	; 0x80
     534:	02db      	lsls	r3, r3, #11
     536:	4313      	orrs	r3, r2
     538:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     53a:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     53c:	4b02      	ldr	r3, [pc, #8]	; (548 <_i2c_master_send_hs_master_code+0x1c>)
     53e:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     540:	2301      	movs	r3, #1
     542:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     544:	bd10      	pop	{r4, pc}
     546:	46c0      	nop			; (mov r8, r8)
     548:	00000501 	.word	0x00000501

0000054c <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     54c:	b5f0      	push	{r4, r5, r6, r7, lr}
     54e:	46de      	mov	lr, fp
     550:	4657      	mov	r7, sl
     552:	464e      	mov	r6, r9
     554:	4645      	mov	r5, r8
     556:	b5e0      	push	{r5, r6, r7, lr}
     558:	b083      	sub	sp, #12
     55a:	0006      	movs	r6, r0
     55c:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     55e:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     560:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     562:	682b      	ldr	r3, [r5, #0]
     564:	011b      	lsls	r3, r3, #4
     566:	0fdb      	lsrs	r3, r3, #31
     568:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     56a:	7a4b      	ldrb	r3, [r1, #9]
     56c:	2b00      	cmp	r3, #0
     56e:	d12b      	bne.n	5c8 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     570:	686b      	ldr	r3, [r5, #4]
     572:	4a58      	ldr	r2, [pc, #352]	; (6d4 <_i2c_master_read_packet+0x188>)
     574:	4013      	ands	r3, r2
     576:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     578:	464b      	mov	r3, r9
     57a:	7a1b      	ldrb	r3, [r3, #8]
     57c:	2b00      	cmp	r3, #0
     57e:	d127      	bne.n	5d0 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     580:	464b      	mov	r3, r9
     582:	881b      	ldrh	r3, [r3, #0]
     584:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     586:	464a      	mov	r2, r9
     588:	7a52      	ldrb	r2, [r2, #9]
     58a:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     58c:	4313      	orrs	r3, r2
     58e:	2201      	movs	r2, #1
     590:	4313      	orrs	r3, r2
     592:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     594:	0030      	movs	r0, r6
     596:	4b50      	ldr	r3, [pc, #320]	; (6d8 <_i2c_master_read_packet+0x18c>)
     598:	4798      	blx	r3
     59a:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     59c:	4653      	mov	r3, sl
     59e:	2b00      	cmp	r3, #0
     5a0:	d003      	beq.n	5aa <_i2c_master_read_packet+0x5e>
     5a2:	464b      	mov	r3, r9
     5a4:	885b      	ldrh	r3, [r3, #2]
     5a6:	2b01      	cmp	r3, #1
     5a8:	d03b      	beq.n	622 <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
     5aa:	686b      	ldr	r3, [r5, #4]
     5ac:	4a49      	ldr	r2, [pc, #292]	; (6d4 <_i2c_master_read_packet+0x188>)
     5ae:	4013      	ands	r3, r2
     5b0:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     5b2:	9b01      	ldr	r3, [sp, #4]
     5b4:	2b00      	cmp	r3, #0
     5b6:	d03a      	beq.n	62e <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
     5b8:	9801      	ldr	r0, [sp, #4]
     5ba:	b003      	add	sp, #12
     5bc:	bc3c      	pop	{r2, r3, r4, r5}
     5be:	4690      	mov	r8, r2
     5c0:	4699      	mov	r9, r3
     5c2:	46a2      	mov	sl, r4
     5c4:	46ab      	mov	fp, r5
     5c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     5c8:	7a89      	ldrb	r1, [r1, #10]
     5ca:	4b44      	ldr	r3, [pc, #272]	; (6dc <_i2c_master_read_packet+0x190>)
     5cc:	4798      	blx	r3
     5ce:	e7cf      	b.n	570 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
     5d0:	464b      	mov	r3, r9
     5d2:	881b      	ldrh	r3, [r3, #0]
     5d4:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     5d6:	464a      	mov	r2, r9
     5d8:	7a52      	ldrb	r2, [r2, #9]
     5da:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     5dc:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     5de:	2280      	movs	r2, #128	; 0x80
     5e0:	0212      	lsls	r2, r2, #8
     5e2:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     5e4:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     5e6:	0030      	movs	r0, r6
     5e8:	4b3b      	ldr	r3, [pc, #236]	; (6d8 <_i2c_master_read_packet+0x18c>)
     5ea:	4798      	blx	r3
     5ec:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     5ee:	686b      	ldr	r3, [r5, #4]
     5f0:	4a38      	ldr	r2, [pc, #224]	; (6d4 <_i2c_master_read_packet+0x188>)
     5f2:	4013      	ands	r3, r2
     5f4:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
     5f6:	2800      	cmp	r0, #0
     5f8:	d1de      	bne.n	5b8 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
     5fa:	0030      	movs	r0, r6
     5fc:	4b38      	ldr	r3, [pc, #224]	; (6e0 <_i2c_master_read_packet+0x194>)
     5fe:	4798      	blx	r3
     600:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
     602:	2800      	cmp	r0, #0
     604:	d1d8      	bne.n	5b8 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     606:	464b      	mov	r3, r9
     608:	881b      	ldrh	r3, [r3, #0]
     60a:	0a1b      	lsrs	r3, r3, #8
     60c:	2278      	movs	r2, #120	; 0x78
     60e:	4313      	orrs	r3, r2
     610:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     612:	464a      	mov	r2, r9
     614:	7a52      	ldrb	r2, [r2, #9]
     616:	0392      	lsls	r2, r2, #14
     618:	2101      	movs	r1, #1
     61a:	430a      	orrs	r2, r1
     61c:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     61e:	626b      	str	r3, [r5, #36]	; 0x24
     620:	e7b8      	b.n	594 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     622:	686a      	ldr	r2, [r5, #4]
     624:	2380      	movs	r3, #128	; 0x80
     626:	02db      	lsls	r3, r3, #11
     628:	4313      	orrs	r3, r2
     62a:	606b      	str	r3, [r5, #4]
     62c:	e7c1      	b.n	5b2 <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
     62e:	0030      	movs	r0, r6
     630:	4b2b      	ldr	r3, [pc, #172]	; (6e0 <_i2c_master_read_packet+0x194>)
     632:	4798      	blx	r3
     634:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     636:	2800      	cmp	r0, #0
     638:	d1be      	bne.n	5b8 <_i2c_master_read_packet+0x6c>
     63a:	3c01      	subs	r4, #1
     63c:	b2a4      	uxth	r4, r4
     63e:	4680      	mov	r8, r0
		while (tmp_data_length--) {
     640:	4b28      	ldr	r3, [pc, #160]	; (6e4 <_i2c_master_read_packet+0x198>)
     642:	469b      	mov	fp, r3
     644:	e015      	b.n	672 <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
     646:	2c01      	cmp	r4, #1
     648:	d020      	beq.n	68c <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
     64a:	0030      	movs	r0, r6
     64c:	4b26      	ldr	r3, [pc, #152]	; (6e8 <_i2c_master_read_packet+0x19c>)
     64e:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     650:	4643      	mov	r3, r8
     652:	1c5f      	adds	r7, r3, #1
     654:	b2bf      	uxth	r7, r7
     656:	2328      	movs	r3, #40	; 0x28
     658:	5ceb      	ldrb	r3, [r5, r3]
     65a:	464a      	mov	r2, r9
     65c:	6852      	ldr	r2, [r2, #4]
     65e:	4641      	mov	r1, r8
     660:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
     662:	0030      	movs	r0, r6
     664:	4b1c      	ldr	r3, [pc, #112]	; (6d8 <_i2c_master_read_packet+0x18c>)
     666:	4798      	blx	r3
     668:	3c01      	subs	r4, #1
     66a:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
     66c:	2800      	cmp	r0, #0
     66e:	d115      	bne.n	69c <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
     670:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
     672:	455c      	cmp	r4, fp
     674:	d014      	beq.n	6a0 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     676:	8b6b      	ldrh	r3, [r5, #26]
     678:	069b      	lsls	r3, r3, #26
     67a:	d527      	bpl.n	6cc <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
     67c:	7af3      	ldrb	r3, [r6, #11]
     67e:	2b00      	cmp	r3, #0
     680:	d0e3      	beq.n	64a <_i2c_master_read_packet+0xfe>
     682:	4653      	mov	r3, sl
     684:	2b00      	cmp	r3, #0
     686:	d1de      	bne.n	646 <_i2c_master_read_packet+0xfa>
     688:	2c00      	cmp	r4, #0
     68a:	d1de      	bne.n	64a <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     68c:	686a      	ldr	r2, [r5, #4]
     68e:	2380      	movs	r3, #128	; 0x80
     690:	02db      	lsls	r3, r3, #11
     692:	4313      	orrs	r3, r2
     694:	606b      	str	r3, [r5, #4]
     696:	3c01      	subs	r4, #1
     698:	b2a4      	uxth	r4, r4
     69a:	e7ea      	b.n	672 <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
     69c:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
     69e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     6a0:	7ab3      	ldrb	r3, [r6, #10]
     6a2:	2b00      	cmp	r3, #0
     6a4:	d109      	bne.n	6ba <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
     6a6:	0030      	movs	r0, r6
     6a8:	4b0f      	ldr	r3, [pc, #60]	; (6e8 <_i2c_master_read_packet+0x19c>)
     6aa:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     6ac:	2328      	movs	r3, #40	; 0x28
     6ae:	5cea      	ldrb	r2, [r5, r3]
     6b0:	464b      	mov	r3, r9
     6b2:	685b      	ldr	r3, [r3, #4]
     6b4:	4641      	mov	r1, r8
     6b6:	545a      	strb	r2, [r3, r1]
     6b8:	e77e      	b.n	5b8 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
     6ba:	0030      	movs	r0, r6
     6bc:	4b0a      	ldr	r3, [pc, #40]	; (6e8 <_i2c_master_read_packet+0x19c>)
     6be:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     6c0:	686a      	ldr	r2, [r5, #4]
     6c2:	23c0      	movs	r3, #192	; 0xc0
     6c4:	029b      	lsls	r3, r3, #10
     6c6:	4313      	orrs	r3, r2
     6c8:	606b      	str	r3, [r5, #4]
     6ca:	e7ec      	b.n	6a6 <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
     6cc:	2341      	movs	r3, #65	; 0x41
     6ce:	9301      	str	r3, [sp, #4]
     6d0:	e772      	b.n	5b8 <_i2c_master_read_packet+0x6c>
     6d2:	46c0      	nop			; (mov r8, r8)
     6d4:	fffbffff 	.word	0xfffbffff
     6d8:	00000501 	.word	0x00000501
     6dc:	0000052d 	.word	0x0000052d
     6e0:	000004d1 	.word	0x000004d1
     6e4:	0000ffff 	.word	0x0000ffff
     6e8:	000001fd 	.word	0x000001fd

000006ec <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     6ec:	b5f0      	push	{r4, r5, r6, r7, lr}
     6ee:	46de      	mov	lr, fp
     6f0:	4657      	mov	r7, sl
     6f2:	464e      	mov	r6, r9
     6f4:	4645      	mov	r5, r8
     6f6:	b5e0      	push	{r5, r6, r7, lr}
     6f8:	b083      	sub	sp, #12
     6fa:	0006      	movs	r6, r0
     6fc:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     6fe:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     700:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     702:	4b32      	ldr	r3, [pc, #200]	; (7cc <_i2c_master_write_packet+0xe0>)
     704:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     706:	7a7b      	ldrb	r3, [r7, #9]
     708:	2b00      	cmp	r3, #0
     70a:	d11d      	bne.n	748 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     70c:	686b      	ldr	r3, [r5, #4]
     70e:	4a30      	ldr	r2, [pc, #192]	; (7d0 <_i2c_master_write_packet+0xe4>)
     710:	4013      	ands	r3, r2
     712:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     714:	7a3b      	ldrb	r3, [r7, #8]
     716:	2b00      	cmp	r3, #0
     718:	d01b      	beq.n	752 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     71a:	883b      	ldrh	r3, [r7, #0]
     71c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     71e:	7a7a      	ldrb	r2, [r7, #9]
     720:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     722:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     724:	2280      	movs	r2, #128	; 0x80
     726:	0212      	lsls	r2, r2, #8
     728:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     72a:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     72c:	0030      	movs	r0, r6
     72e:	4b29      	ldr	r3, [pc, #164]	; (7d4 <_i2c_master_write_packet+0xe8>)
     730:	4798      	blx	r3
     732:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     734:	2800      	cmp	r0, #0
     736:	d013      	beq.n	760 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     738:	9801      	ldr	r0, [sp, #4]
     73a:	b003      	add	sp, #12
     73c:	bc3c      	pop	{r2, r3, r4, r5}
     73e:	4690      	mov	r8, r2
     740:	4699      	mov	r9, r3
     742:	46a2      	mov	sl, r4
     744:	46ab      	mov	fp, r5
     746:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     748:	7ab9      	ldrb	r1, [r7, #10]
     74a:	0030      	movs	r0, r6
     74c:	4b22      	ldr	r3, [pc, #136]	; (7d8 <_i2c_master_write_packet+0xec>)
     74e:	4798      	blx	r3
     750:	e7dc      	b.n	70c <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     752:	883b      	ldrh	r3, [r7, #0]
     754:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     756:	7a7a      	ldrb	r2, [r7, #9]
     758:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     75a:	4313      	orrs	r3, r2
     75c:	626b      	str	r3, [r5, #36]	; 0x24
     75e:	e7e5      	b.n	72c <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     760:	0030      	movs	r0, r6
     762:	4b1e      	ldr	r3, [pc, #120]	; (7dc <_i2c_master_write_packet+0xf0>)
     764:	4798      	blx	r3
     766:	1e03      	subs	r3, r0, #0
     768:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     76a:	d1e5      	bne.n	738 <_i2c_master_write_packet+0x4c>
     76c:	46a0      	mov	r8, r4
     76e:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     770:	3320      	adds	r3, #32
     772:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     774:	4b15      	ldr	r3, [pc, #84]	; (7cc <_i2c_master_write_packet+0xe0>)
     776:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     778:	4b16      	ldr	r3, [pc, #88]	; (7d4 <_i2c_master_write_packet+0xe8>)
     77a:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     77c:	4544      	cmp	r4, r8
     77e:	d015      	beq.n	7ac <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     780:	8b6b      	ldrh	r3, [r5, #26]
     782:	464a      	mov	r2, r9
     784:	4213      	tst	r3, r2
     786:	d01d      	beq.n	7c4 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     788:	0030      	movs	r0, r6
     78a:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     78c:	687b      	ldr	r3, [r7, #4]
     78e:	5d1a      	ldrb	r2, [r3, r4]
     790:	2328      	movs	r3, #40	; 0x28
     792:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     794:	0030      	movs	r0, r6
     796:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     798:	2800      	cmp	r0, #0
     79a:	d106      	bne.n	7aa <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     79c:	8b6b      	ldrh	r3, [r5, #26]
     79e:	3401      	adds	r4, #1
     7a0:	075b      	lsls	r3, r3, #29
     7a2:	d5eb      	bpl.n	77c <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     7a4:	231e      	movs	r3, #30
     7a6:	9301      	str	r3, [sp, #4]
     7a8:	e000      	b.n	7ac <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     7aa:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     7ac:	7ab3      	ldrb	r3, [r6, #10]
     7ae:	2b00      	cmp	r3, #0
     7b0:	d0c2      	beq.n	738 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     7b2:	0030      	movs	r0, r6
     7b4:	4b05      	ldr	r3, [pc, #20]	; (7cc <_i2c_master_write_packet+0xe0>)
     7b6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     7b8:	686a      	ldr	r2, [r5, #4]
     7ba:	23c0      	movs	r3, #192	; 0xc0
     7bc:	029b      	lsls	r3, r3, #10
     7be:	4313      	orrs	r3, r2
     7c0:	606b      	str	r3, [r5, #4]
     7c2:	e7b9      	b.n	738 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     7c4:	2341      	movs	r3, #65	; 0x41
     7c6:	9301      	str	r3, [sp, #4]
     7c8:	e7b6      	b.n	738 <_i2c_master_write_packet+0x4c>
     7ca:	46c0      	nop			; (mov r8, r8)
     7cc:	000001fd 	.word	0x000001fd
     7d0:	fffbffff 	.word	0xfffbffff
     7d4:	00000501 	.word	0x00000501
     7d8:	0000052d 	.word	0x0000052d
     7dc:	000004d1 	.word	0x000004d1

000007e0 <i2c_master_read_packet_wait>:
{
     7e0:	b510      	push	{r4, lr}
	module->send_stop = true;
     7e2:	2301      	movs	r3, #1
     7e4:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     7e6:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     7e8:	4b01      	ldr	r3, [pc, #4]	; (7f0 <i2c_master_read_packet_wait+0x10>)
     7ea:	4798      	blx	r3
}
     7ec:	bd10      	pop	{r4, pc}
     7ee:	46c0      	nop			; (mov r8, r8)
     7f0:	0000054d 	.word	0x0000054d

000007f4 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     7f4:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     7f6:	2301      	movs	r3, #1
     7f8:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     7fa:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     7fc:	4b01      	ldr	r3, [pc, #4]	; (804 <i2c_master_write_packet_wait+0x10>)
     7fe:	4798      	blx	r3
}
     800:	bd10      	pop	{r4, pc}
     802:	46c0      	nop			; (mov r8, r8)
     804:	000006ed 	.word	0x000006ed

00000808 <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     808:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     80a:	2203      	movs	r2, #3
     80c:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
     80e:	421a      	tst	r2, r3
     810:	d1fc      	bne.n	80c <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
     812:	4770      	bx	lr

00000814 <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
     814:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     816:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
     818:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     81a:	2404      	movs	r4, #4
     81c:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     81e:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     820:	7e11      	ldrb	r1, [r2, #24]
     822:	4221      	tst	r1, r4
     824:	d10e      	bne.n	844 <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     826:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     828:	4229      	tst	r1, r5
     82a:	d10d      	bne.n	848 <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
     82c:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     82e:	4231      	tst	r1, r6
     830:	d106      	bne.n	840 <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
     832:	3301      	adds	r3, #1
     834:	b29b      	uxth	r3, r3
     836:	88c1      	ldrh	r1, [r0, #6]
     838:	4299      	cmp	r1, r3
     83a:	d8f1      	bhi.n	820 <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
     83c:	2012      	movs	r0, #18
     83e:	e002      	b.n	846 <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
     840:	2000      	movs	r0, #0
     842:	e000      	b.n	846 <_i2c_slave_wait_for_bus+0x32>
     844:	2000      	movs	r0, #0
}
     846:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
     848:	2000      	movs	r0, #0
     84a:	e7fc      	b.n	846 <_i2c_slave_wait_for_bus+0x32>

0000084c <i2c_slave_init>:
{
     84c:	b5f0      	push	{r4, r5, r6, r7, lr}
     84e:	b085      	sub	sp, #20
     850:	0005      	movs	r5, r0
     852:	000c      	movs	r4, r1
     854:	0016      	movs	r6, r2
	module->hw = hw;
     856:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     858:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     85a:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     85c:	079b      	lsls	r3, r3, #30
     85e:	d501      	bpl.n	864 <i2c_slave_init+0x18>
}
     860:	b005      	add	sp, #20
     862:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     864:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     866:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     868:	07db      	lsls	r3, r3, #31
     86a:	d4f9      	bmi.n	860 <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     86c:	0008      	movs	r0, r1
     86e:	4b43      	ldr	r3, [pc, #268]	; (97c <i2c_slave_init+0x130>)
     870:	4798      	blx	r3
     872:	4b43      	ldr	r3, [pc, #268]	; (980 <i2c_slave_init+0x134>)
     874:	469c      	mov	ip, r3
     876:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     878:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     87a:	2701      	movs	r7, #1
     87c:	003a      	movs	r2, r7
     87e:	409a      	lsls	r2, r3
     880:	0013      	movs	r3, r2
     882:	430b      	orrs	r3, r1
     884:	4662      	mov	r2, ip
     886:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     888:	a903      	add	r1, sp, #12
     88a:	7e33      	ldrb	r3, [r6, #24]
     88c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     88e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     890:	b2c3      	uxtb	r3, r0
     892:	9301      	str	r3, [sp, #4]
     894:	0018      	movs	r0, r3
     896:	4b3b      	ldr	r3, [pc, #236]	; (984 <i2c_slave_init+0x138>)
     898:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     89a:	9801      	ldr	r0, [sp, #4]
     89c:	4b3a      	ldr	r3, [pc, #232]	; (988 <i2c_slave_init+0x13c>)
     89e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     8a0:	7e30      	ldrb	r0, [r6, #24]
     8a2:	2100      	movs	r1, #0
     8a4:	4b39      	ldr	r3, [pc, #228]	; (98c <i2c_slave_init+0x140>)
     8a6:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     8a8:	2310      	movs	r3, #16
     8aa:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     8ac:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     8ae:	8933      	ldrh	r3, [r6, #8]
     8b0:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     8b2:	7c33      	ldrb	r3, [r6, #16]
     8b4:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     8b6:	2380      	movs	r3, #128	; 0x80
     8b8:	aa02      	add	r2, sp, #8
     8ba:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     8bc:	2300      	movs	r3, #0
     8be:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     8c0:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
     8c2:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     8c4:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     8c6:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     8c8:	2800      	cmp	r0, #0
     8ca:	d04b      	beq.n	964 <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
     8cc:	ab02      	add	r3, sp, #8
     8ce:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     8d0:	2302      	movs	r3, #2
     8d2:	aa02      	add	r2, sp, #8
     8d4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     8d6:	0c00      	lsrs	r0, r0, #16
     8d8:	b2c0      	uxtb	r0, r0
     8da:	0011      	movs	r1, r2
     8dc:	4b2c      	ldr	r3, [pc, #176]	; (990 <i2c_slave_init+0x144>)
     8de:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     8e0:	2d00      	cmp	r5, #0
     8e2:	d044      	beq.n	96e <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
     8e4:	ab02      	add	r3, sp, #8
     8e6:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     8e8:	2302      	movs	r3, #2
     8ea:	aa02      	add	r2, sp, #8
     8ec:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     8ee:	0c2d      	lsrs	r5, r5, #16
     8f0:	b2e8      	uxtb	r0, r5
     8f2:	0011      	movs	r1, r2
     8f4:	4b26      	ldr	r3, [pc, #152]	; (990 <i2c_slave_init+0x144>)
     8f6:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     8f8:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     8fa:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     8fc:	2b00      	cmp	r3, #0
     8fe:	d104      	bne.n	90a <i2c_slave_init+0xbe>
     900:	4b24      	ldr	r3, [pc, #144]	; (994 <i2c_slave_init+0x148>)
     902:	789b      	ldrb	r3, [r3, #2]
     904:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     906:	0fdb      	lsrs	r3, r3, #31
     908:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     90a:	2325      	movs	r3, #37	; 0x25
     90c:	5cf3      	ldrb	r3, [r6, r3]
     90e:	2b00      	cmp	r3, #0
     910:	d104      	bne.n	91c <i2c_slave_init+0xd0>
     912:	2380      	movs	r3, #128	; 0x80
     914:	049b      	lsls	r3, r3, #18
     916:	6971      	ldr	r1, [r6, #20]
     918:	4299      	cmp	r1, r3
     91a:	d102      	bne.n	922 <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     91c:	2380      	movs	r3, #128	; 0x80
     91e:	051b      	lsls	r3, r3, #20
     920:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     922:	6820      	ldr	r0, [r4, #0]
     924:	6873      	ldr	r3, [r6, #4]
     926:	6971      	ldr	r1, [r6, #20]
     928:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     92a:	2124      	movs	r1, #36	; 0x24
     92c:	5c71      	ldrb	r1, [r6, r1]
     92e:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     930:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     932:	2126      	movs	r1, #38	; 0x26
     934:	5c71      	ldrb	r1, [r6, r1]
     936:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     938:	430b      	orrs	r3, r1
     93a:	4303      	orrs	r3, r0
     93c:	4313      	orrs	r3, r2
     93e:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     940:	8972      	ldrh	r2, [r6, #10]
     942:	2380      	movs	r3, #128	; 0x80
     944:	005b      	lsls	r3, r3, #1
     946:	4313      	orrs	r3, r2
     948:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     94a:	89b3      	ldrh	r3, [r6, #12]
     94c:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     94e:	89f2      	ldrh	r2, [r6, #14]
     950:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     952:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     954:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     956:	4313      	orrs	r3, r2
     958:	7c32      	ldrb	r2, [r6, #16]
     95a:	03d2      	lsls	r2, r2, #15
     95c:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     95e:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     960:	2000      	movs	r0, #0
     962:	e77d      	b.n	860 <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     964:	2100      	movs	r1, #0
     966:	0020      	movs	r0, r4
     968:	4b0b      	ldr	r3, [pc, #44]	; (998 <i2c_slave_init+0x14c>)
     96a:	4798      	blx	r3
     96c:	e7ae      	b.n	8cc <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     96e:	2101      	movs	r1, #1
     970:	0020      	movs	r0, r4
     972:	4b09      	ldr	r3, [pc, #36]	; (998 <i2c_slave_init+0x14c>)
     974:	4798      	blx	r3
     976:	0005      	movs	r5, r0
     978:	e7b4      	b.n	8e4 <i2c_slave_init+0x98>
     97a:	46c0      	nop			; (mov r8, r8)
     97c:	00000d9d 	.word	0x00000d9d
     980:	40000400 	.word	0x40000400
     984:	00001355 	.word	0x00001355
     988:	000012c9 	.word	0x000012c9
     98c:	00000bd9 	.word	0x00000bd9
     990:	0000144d 	.word	0x0000144d
     994:	41002000 	.word	0x41002000
     998:	00000c25 	.word	0x00000c25

0000099c <i2c_slave_write_packet_wait>:
 *                                  period
 */
enum status_code i2c_slave_write_packet_wait(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
     99c:	b5f0      	push	{r4, r5, r6, r7, lr}
     99e:	46de      	mov	lr, fp
     9a0:	4657      	mov	r7, sl
     9a2:	464e      	mov	r6, r9
     9a4:	4645      	mov	r5, r8
     9a6:	b5e0      	push	{r5, r6, r7, lr}
     9a8:	b083      	sub	sp, #12
     9aa:	0006      	movs	r6, r0
     9ac:	000d      	movs	r5, r1
	Assert(module->hw);
	Assert(packet);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	uint16_t length = packet->data_length;
     9ae:	880c      	ldrh	r4, [r1, #0]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     9b0:	2017      	movs	r0, #23
	if (length == 0) {
     9b2:	2c00      	cmp	r4, #0
     9b4:	d106      	bne.n	9c4 <i2c_slave_write_packet_wait+0x28>

	/* Release line */
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x02);

	return STATUS_OK;
}
     9b6:	b003      	add	sp, #12
     9b8:	bc3c      	pop	{r2, r3, r4, r5}
     9ba:	4690      	mov	r8, r2
     9bc:	4699      	mov	r9, r3
     9be:	46a2      	mov	sl, r4
     9c0:	46ab      	mov	fp, r5
     9c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     9c4:	6837      	ldr	r7, [r6, #0]
	status = _i2c_slave_wait_for_bus(module);
     9c6:	0030      	movs	r0, r6
     9c8:	4b3a      	ldr	r3, [pc, #232]	; (ab4 <i2c_slave_write_packet_wait+0x118>)
     9ca:	4798      	blx	r3
	if (status != STATUS_OK) {
     9cc:	2800      	cmp	r0, #0
     9ce:	d1f2      	bne.n	9b6 <i2c_slave_write_packet_wait+0x1a>
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     9d0:	7e3b      	ldrb	r3, [r7, #24]
		return STATUS_ERR_DENIED;
     9d2:	301c      	adds	r0, #28
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     9d4:	079b      	lsls	r3, r3, #30
     9d6:	d5ee      	bpl.n	9b6 <i2c_slave_write_packet_wait+0x1a>
	if (module->ten_bit_address) {
     9d8:	7a33      	ldrb	r3, [r6, #8]
     9da:	2b00      	cmp	r3, #0
     9dc:	d113      	bne.n	a06 <i2c_slave_write_packet_wait+0x6a>
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     9de:	8b7a      	ldrh	r2, [r7, #26]
     9e0:	2343      	movs	r3, #67	; 0x43
		return STATUS_ERR_IO;
     9e2:	2010      	movs	r0, #16
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     9e4:	421a      	tst	r2, r3
     9e6:	d1e6      	bne.n	9b6 <i2c_slave_write_packet_wait+0x1a>
	if (!(i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     9e8:	8b7b      	ldrh	r3, [r7, #26]
     9ea:	071b      	lsls	r3, r3, #28
     9ec:	d420      	bmi.n	a30 <i2c_slave_write_packet_wait+0x94>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     9ee:	687a      	ldr	r2, [r7, #4]
     9f0:	2380      	movs	r3, #128	; 0x80
     9f2:	02db      	lsls	r3, r3, #11
     9f4:	4313      	orrs	r3, r2
     9f6:	607b      	str	r3, [r7, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     9f8:	687a      	ldr	r2, [r7, #4]
     9fa:	23c0      	movs	r3, #192	; 0xc0
     9fc:	029b      	lsls	r3, r3, #10
     9fe:	4313      	orrs	r3, r2
     a00:	607b      	str	r3, [r7, #4]
		return STATUS_ERR_BAD_FORMAT;
     a02:	300a      	adds	r0, #10
     a04:	e7d7      	b.n	9b6 <i2c_slave_write_packet_wait+0x1a>
		i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
     a06:	687b      	ldr	r3, [r7, #4]
     a08:	4a2b      	ldr	r2, [pc, #172]	; (ab8 <i2c_slave_write_packet_wait+0x11c>)
     a0a:	4013      	ands	r3, r2
     a0c:	607b      	str	r3, [r7, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     a0e:	687a      	ldr	r2, [r7, #4]
     a10:	23c0      	movs	r3, #192	; 0xc0
     a12:	029b      	lsls	r3, r3, #10
     a14:	4313      	orrs	r3, r2
     a16:	607b      	str	r3, [r7, #4]
		status = _i2c_slave_wait_for_bus(module);
     a18:	0030      	movs	r0, r6
     a1a:	4b26      	ldr	r3, [pc, #152]	; (ab4 <i2c_slave_write_packet_wait+0x118>)
     a1c:	4798      	blx	r3
     a1e:	0003      	movs	r3, r0
			return STATUS_ERR_TIMEOUT;
     a20:	2012      	movs	r0, #18
		if (status != STATUS_OK) {
     a22:	2b00      	cmp	r3, #0
     a24:	d1c7      	bne.n	9b6 <i2c_slave_write_packet_wait+0x1a>
		if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     a26:	7e3b      	ldrb	r3, [r7, #24]
			return STATUS_ERR_DENIED;
     a28:	300a      	adds	r0, #10
		if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     a2a:	079b      	lsls	r3, r3, #30
     a2c:	d5c3      	bpl.n	9b6 <i2c_slave_write_packet_wait+0x1a>
     a2e:	e7d6      	b.n	9de <i2c_slave_write_packet_wait+0x42>
	i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
     a30:	687b      	ldr	r3, [r7, #4]
     a32:	4a21      	ldr	r2, [pc, #132]	; (ab8 <i2c_slave_write_packet_wait+0x11c>)
     a34:	4013      	ands	r3, r2
     a36:	607b      	str	r3, [r7, #4]
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     a38:	687a      	ldr	r2, [r7, #4]
     a3a:	23c0      	movs	r3, #192	; 0xc0
     a3c:	029b      	lsls	r3, r3, #10
     a3e:	4313      	orrs	r3, r2
     a40:	607b      	str	r3, [r7, #4]
	status = _i2c_slave_wait_for_bus(module);
     a42:	0030      	movs	r0, r6
     a44:	4b1b      	ldr	r3, [pc, #108]	; (ab4 <i2c_slave_write_packet_wait+0x118>)
     a46:	4798      	blx	r3
	if (status != STATUS_OK) {
     a48:	2800      	cmp	r0, #0
     a4a:	d1b4      	bne.n	9b6 <i2c_slave_write_packet_wait+0x1a>
	while (length--) {
     a4c:	3c01      	subs	r4, #1
     a4e:	b2a4      	uxth	r4, r4
     a50:	2300      	movs	r3, #0
     a52:	4699      	mov	r9, r3
		_i2c_slave_wait_for_sync(module);
     a54:	4b19      	ldr	r3, [pc, #100]	; (abc <i2c_slave_write_packet_wait+0x120>)
     a56:	469b      	mov	fp, r3
		i2c_hw->DATA.reg = packet->data[i++];
     a58:	2328      	movs	r3, #40	; 0x28
     a5a:	4698      	mov	r8, r3
		status = _i2c_slave_wait_for_bus(module);
     a5c:	4b15      	ldr	r3, [pc, #84]	; (ab4 <i2c_slave_write_packet_wait+0x118>)
     a5e:	469a      	mov	sl, r3
     a60:	e00d      	b.n	a7e <i2c_slave_write_packet_wait+0xe2>
			i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x02);
     a62:	687a      	ldr	r2, [r7, #4]
     a64:	2380      	movs	r3, #128	; 0x80
     a66:	029b      	lsls	r3, r3, #10
     a68:	4313      	orrs	r3, r2
     a6a:	607b      	str	r3, [r7, #4]
			return STATUS_ERR_OVERFLOW;
     a6c:	301e      	adds	r0, #30
     a6e:	e7a2      	b.n	9b6 <i2c_slave_write_packet_wait+0x1a>
	while (length--) {
     a70:	1e63      	subs	r3, r4, #1
     a72:	b29b      	uxth	r3, r3
     a74:	9a01      	ldr	r2, [sp, #4]
     a76:	4691      	mov	r9, r2
     a78:	2c00      	cmp	r4, #0
     a7a:	d015      	beq.n	aa8 <i2c_slave_write_packet_wait+0x10c>
     a7c:	001c      	movs	r4, r3
		_i2c_slave_wait_for_sync(module);
     a7e:	0030      	movs	r0, r6
     a80:	47d8      	blx	fp
		i2c_hw->DATA.reg = packet->data[i++];
     a82:	464b      	mov	r3, r9
     a84:	3301      	adds	r3, #1
     a86:	b29b      	uxth	r3, r3
     a88:	9301      	str	r3, [sp, #4]
     a8a:	686b      	ldr	r3, [r5, #4]
     a8c:	464a      	mov	r2, r9
     a8e:	5c9b      	ldrb	r3, [r3, r2]
     a90:	4642      	mov	r2, r8
     a92:	54bb      	strb	r3, [r7, r2]
		status = _i2c_slave_wait_for_bus(module);
     a94:	0030      	movs	r0, r6
     a96:	47d0      	blx	sl
		if (status != STATUS_OK) {
     a98:	2800      	cmp	r0, #0
     a9a:	d000      	beq.n	a9e <i2c_slave_write_packet_wait+0x102>
     a9c:	e78b      	b.n	9b6 <i2c_slave_write_packet_wait+0x1a>
		if (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_RXNACK &&
     a9e:	8b7b      	ldrh	r3, [r7, #26]
     aa0:	075b      	lsls	r3, r3, #29
     aa2:	d5e5      	bpl.n	a70 <i2c_slave_write_packet_wait+0xd4>
     aa4:	2c00      	cmp	r4, #0
     aa6:	d1dc      	bne.n	a62 <i2c_slave_write_packet_wait+0xc6>
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x02);
     aa8:	687a      	ldr	r2, [r7, #4]
     aaa:	2380      	movs	r3, #128	; 0x80
     aac:	029b      	lsls	r3, r3, #10
     aae:	4313      	orrs	r3, r2
     ab0:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
     ab2:	e780      	b.n	9b6 <i2c_slave_write_packet_wait+0x1a>
     ab4:	00000815 	.word	0x00000815
     ab8:	fffbffff 	.word	0xfffbffff
     abc:	00000809 	.word	0x00000809

00000ac0 <i2c_slave_read_packet_wait>:
 * \retval STATUS_ERR_ERR_OVERFLOW  Last byte received overflows buffer
 */
enum status_code i2c_slave_read_packet_wait(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
     ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ac2:	46de      	mov	lr, fp
     ac4:	4657      	mov	r7, sl
     ac6:	464e      	mov	r6, r9
     ac8:	4645      	mov	r5, r8
     aca:	b5e0      	push	{r5, r6, r7, lr}
     acc:	0007      	movs	r7, r0
     ace:	000e      	movs	r6, r1
	Assert(module->hw);
	Assert(packet);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	uint16_t length = packet->data_length;
     ad0:	880d      	ldrh	r5, [r1, #0]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     ad2:	2417      	movs	r4, #23
	if (length == 0) {
     ad4:	2d00      	cmp	r5, #0
     ad6:	d106      	bne.n	ae6 <i2c_slave_read_packet_wait+0x26>
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
		/* Clear stop flag */
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
	}
	return STATUS_OK;
}
     ad8:	0020      	movs	r0, r4
     ada:	bc3c      	pop	{r2, r3, r4, r5}
     adc:	4690      	mov	r8, r2
     ade:	4699      	mov	r9, r3
     ae0:	46a2      	mov	sl, r4
     ae2:	46ab      	mov	fp, r5
     ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     ae6:	6803      	ldr	r3, [r0, #0]
     ae8:	4698      	mov	r8, r3
	status = _i2c_slave_wait_for_bus(module);
     aea:	4b38      	ldr	r3, [pc, #224]	; (bcc <i2c_slave_read_packet_wait+0x10c>)
     aec:	4798      	blx	r3
     aee:	1e04      	subs	r4, r0, #0
	if (status != STATUS_OK) {
     af0:	d1f2      	bne.n	ad8 <i2c_slave_read_packet_wait+0x18>
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     af2:	4643      	mov	r3, r8
     af4:	7e1b      	ldrb	r3, [r3, #24]
		return STATUS_ERR_DENIED;
     af6:	341c      	adds	r4, #28
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     af8:	079b      	lsls	r3, r3, #30
     afa:	d5ed      	bpl.n	ad8 <i2c_slave_read_packet_wait+0x18>
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     afc:	4643      	mov	r3, r8
     afe:	8b5a      	ldrh	r2, [r3, #26]
     b00:	2343      	movs	r3, #67	; 0x43
		return STATUS_ERR_IO;
     b02:	3c0c      	subs	r4, #12
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     b04:	421a      	tst	r2, r3
     b06:	d1e7      	bne.n	ad8 <i2c_slave_read_packet_wait+0x18>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     b08:	4643      	mov	r3, r8
     b0a:	8b5b      	ldrh	r3, [r3, #26]
     b0c:	071b      	lsls	r3, r3, #28
     b0e:	d50e      	bpl.n	b2e <i2c_slave_read_packet_wait+0x6e>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     b10:	4643      	mov	r3, r8
     b12:	685a      	ldr	r2, [r3, #4]
     b14:	2380      	movs	r3, #128	; 0x80
     b16:	02db      	lsls	r3, r3, #11
     b18:	4313      	orrs	r3, r2
     b1a:	4642      	mov	r2, r8
     b1c:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     b1e:	6852      	ldr	r2, [r2, #4]
     b20:	23c0      	movs	r3, #192	; 0xc0
     b22:	029b      	lsls	r3, r3, #10
     b24:	4313      	orrs	r3, r2
     b26:	4642      	mov	r2, r8
     b28:	6053      	str	r3, [r2, #4]
		return STATUS_ERR_BAD_FORMAT;
     b2a:	340a      	adds	r4, #10
     b2c:	e7d4      	b.n	ad8 <i2c_slave_read_packet_wait+0x18>
	i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
     b2e:	4643      	mov	r3, r8
     b30:	685b      	ldr	r3, [r3, #4]
     b32:	4a27      	ldr	r2, [pc, #156]	; (bd0 <i2c_slave_read_packet_wait+0x110>)
     b34:	4013      	ands	r3, r2
     b36:	4642      	mov	r2, r8
     b38:	6053      	str	r3, [r2, #4]
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     b3a:	6852      	ldr	r2, [r2, #4]
     b3c:	23c0      	movs	r3, #192	; 0xc0
     b3e:	029b      	lsls	r3, r3, #10
     b40:	4313      	orrs	r3, r2
     b42:	4642      	mov	r2, r8
     b44:	6053      	str	r3, [r2, #4]
	while (length--) {
     b46:	3d01      	subs	r5, #1
     b48:	b2ad      	uxth	r5, r5
     b4a:	1c6b      	adds	r3, r5, #1
     b4c:	4699      	mov	r9, r3
     b4e:	2500      	movs	r5, #0
		status = _i2c_slave_wait_for_bus(module);
     b50:	4b1e      	ldr	r3, [pc, #120]	; (bcc <i2c_slave_read_packet_wait+0x10c>)
     b52:	469a      	mov	sl, r3
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b54:	2301      	movs	r3, #1
     b56:	469b      	mov	fp, r3
		status = _i2c_slave_wait_for_bus(module);
     b58:	0038      	movs	r0, r7
     b5a:	47d0      	blx	sl
     b5c:	1e04      	subs	r4, r0, #0
		if (status != STATUS_OK) {
     b5e:	d1bb      	bne.n	ad8 <i2c_slave_read_packet_wait+0x18>
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b60:	4643      	mov	r3, r8
     b62:	7e1b      	ldrb	r3, [r3, #24]
     b64:	465a      	mov	r2, fp
     b66:	4213      	tst	r3, r2
     b68:	d12b      	bne.n	bc2 <i2c_slave_read_packet_wait+0x102>
				i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     b6a:	4643      	mov	r3, r8
     b6c:	7e1b      	ldrb	r3, [r3, #24]
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b6e:	079b      	lsls	r3, r3, #30
     b70:	d427      	bmi.n	bc2 <i2c_slave_read_packet_wait+0x102>
		_i2c_slave_wait_for_sync(module);
     b72:	0038      	movs	r0, r7
     b74:	4b17      	ldr	r3, [pc, #92]	; (bd4 <i2c_slave_read_packet_wait+0x114>)
     b76:	4798      	blx	r3
		packet->data[i++] = i2c_hw->DATA.reg;
     b78:	2328      	movs	r3, #40	; 0x28
     b7a:	4642      	mov	r2, r8
     b7c:	5cd3      	ldrb	r3, [r2, r3]
     b7e:	6872      	ldr	r2, [r6, #4]
     b80:	5553      	strb	r3, [r2, r5]
     b82:	3501      	adds	r5, #1
	while (length--) {
     b84:	454d      	cmp	r5, r9
     b86:	d1e7      	bne.n	b58 <i2c_slave_read_packet_wait+0x98>
	status = _i2c_slave_wait_for_bus(module);
     b88:	0038      	movs	r0, r7
     b8a:	4b10      	ldr	r3, [pc, #64]	; (bcc <i2c_slave_read_packet_wait+0x10c>)
     b8c:	4798      	blx	r3
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     b8e:	4643      	mov	r3, r8
     b90:	7e1b      	ldrb	r3, [r3, #24]
     b92:	075b      	lsls	r3, r3, #29
     b94:	d50c      	bpl.n	bb0 <i2c_slave_read_packet_wait+0xf0>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     b96:	4643      	mov	r3, r8
     b98:	685a      	ldr	r2, [r3, #4]
     b9a:	2380      	movs	r3, #128	; 0x80
     b9c:	02db      	lsls	r3, r3, #11
     b9e:	4313      	orrs	r3, r2
     ba0:	4642      	mov	r2, r8
     ba2:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     ba4:	6852      	ldr	r2, [r2, #4]
     ba6:	2380      	movs	r3, #128	; 0x80
     ba8:	029b      	lsls	r3, r3, #10
     baa:	4313      	orrs	r3, r2
     bac:	4642      	mov	r2, r8
     bae:	6053      	str	r3, [r2, #4]
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     bb0:	4643      	mov	r3, r8
     bb2:	7e1b      	ldrb	r3, [r3, #24]
     bb4:	07db      	lsls	r3, r3, #31
     bb6:	d400      	bmi.n	bba <i2c_slave_read_packet_wait+0xfa>
     bb8:	e78e      	b.n	ad8 <i2c_slave_read_packet_wait+0x18>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     bba:	2301      	movs	r3, #1
     bbc:	4642      	mov	r2, r8
     bbe:	7613      	strb	r3, [r2, #24]
     bc0:	e78a      	b.n	ad8 <i2c_slave_read_packet_wait+0x18>
			i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     bc2:	2301      	movs	r3, #1
     bc4:	4642      	mov	r2, r8
     bc6:	7613      	strb	r3, [r2, #24]
			return STATUS_ABORTED;
     bc8:	2404      	movs	r4, #4
     bca:	e785      	b.n	ad8 <i2c_slave_read_packet_wait+0x18>
     bcc:	00000815 	.word	0x00000815
     bd0:	fffbffff 	.word	0xfffbffff
     bd4:	00000809 	.word	0x00000809

00000bd8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     bd8:	b510      	push	{r4, lr}
     bda:	b082      	sub	sp, #8
     bdc:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     bde:	4b0e      	ldr	r3, [pc, #56]	; (c18 <sercom_set_gclk_generator+0x40>)
     be0:	781b      	ldrb	r3, [r3, #0]
     be2:	2b00      	cmp	r3, #0
     be4:	d007      	beq.n	bf6 <sercom_set_gclk_generator+0x1e>
     be6:	2900      	cmp	r1, #0
     be8:	d105      	bne.n	bf6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     bea:	4b0b      	ldr	r3, [pc, #44]	; (c18 <sercom_set_gclk_generator+0x40>)
     bec:	785b      	ldrb	r3, [r3, #1]
     bee:	4283      	cmp	r3, r0
     bf0:	d010      	beq.n	c14 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     bf2:	201d      	movs	r0, #29
     bf4:	e00c      	b.n	c10 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     bf6:	a901      	add	r1, sp, #4
     bf8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     bfa:	2013      	movs	r0, #19
     bfc:	4b07      	ldr	r3, [pc, #28]	; (c1c <sercom_set_gclk_generator+0x44>)
     bfe:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     c00:	2013      	movs	r0, #19
     c02:	4b07      	ldr	r3, [pc, #28]	; (c20 <sercom_set_gclk_generator+0x48>)
     c04:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     c06:	4b04      	ldr	r3, [pc, #16]	; (c18 <sercom_set_gclk_generator+0x40>)
     c08:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     c0a:	2201      	movs	r2, #1
     c0c:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     c0e:	2000      	movs	r0, #0
}
     c10:	b002      	add	sp, #8
     c12:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     c14:	2000      	movs	r0, #0
     c16:	e7fb      	b.n	c10 <sercom_set_gclk_generator+0x38>
     c18:	2000002c 	.word	0x2000002c
     c1c:	00001355 	.word	0x00001355
     c20:	000012c9 	.word	0x000012c9

00000c24 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     c24:	4b40      	ldr	r3, [pc, #256]	; (d28 <_sercom_get_default_pad+0x104>)
     c26:	4298      	cmp	r0, r3
     c28:	d031      	beq.n	c8e <_sercom_get_default_pad+0x6a>
     c2a:	d90a      	bls.n	c42 <_sercom_get_default_pad+0x1e>
     c2c:	4b3f      	ldr	r3, [pc, #252]	; (d2c <_sercom_get_default_pad+0x108>)
     c2e:	4298      	cmp	r0, r3
     c30:	d04d      	beq.n	cce <_sercom_get_default_pad+0xaa>
     c32:	4b3f      	ldr	r3, [pc, #252]	; (d30 <_sercom_get_default_pad+0x10c>)
     c34:	4298      	cmp	r0, r3
     c36:	d05a      	beq.n	cee <_sercom_get_default_pad+0xca>
     c38:	4b3e      	ldr	r3, [pc, #248]	; (d34 <_sercom_get_default_pad+0x110>)
     c3a:	4298      	cmp	r0, r3
     c3c:	d037      	beq.n	cae <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     c3e:	2000      	movs	r0, #0
}
     c40:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     c42:	4b3d      	ldr	r3, [pc, #244]	; (d38 <_sercom_get_default_pad+0x114>)
     c44:	4298      	cmp	r0, r3
     c46:	d00c      	beq.n	c62 <_sercom_get_default_pad+0x3e>
     c48:	4b3c      	ldr	r3, [pc, #240]	; (d3c <_sercom_get_default_pad+0x118>)
     c4a:	4298      	cmp	r0, r3
     c4c:	d1f7      	bne.n	c3e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c4e:	2901      	cmp	r1, #1
     c50:	d017      	beq.n	c82 <_sercom_get_default_pad+0x5e>
     c52:	2900      	cmp	r1, #0
     c54:	d05d      	beq.n	d12 <_sercom_get_default_pad+0xee>
     c56:	2902      	cmp	r1, #2
     c58:	d015      	beq.n	c86 <_sercom_get_default_pad+0x62>
     c5a:	2903      	cmp	r1, #3
     c5c:	d015      	beq.n	c8a <_sercom_get_default_pad+0x66>
	return 0;
     c5e:	2000      	movs	r0, #0
     c60:	e7ee      	b.n	c40 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c62:	2901      	cmp	r1, #1
     c64:	d007      	beq.n	c76 <_sercom_get_default_pad+0x52>
     c66:	2900      	cmp	r1, #0
     c68:	d051      	beq.n	d0e <_sercom_get_default_pad+0xea>
     c6a:	2902      	cmp	r1, #2
     c6c:	d005      	beq.n	c7a <_sercom_get_default_pad+0x56>
     c6e:	2903      	cmp	r1, #3
     c70:	d005      	beq.n	c7e <_sercom_get_default_pad+0x5a>
	return 0;
     c72:	2000      	movs	r0, #0
     c74:	e7e4      	b.n	c40 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c76:	4832      	ldr	r0, [pc, #200]	; (d40 <_sercom_get_default_pad+0x11c>)
     c78:	e7e2      	b.n	c40 <_sercom_get_default_pad+0x1c>
     c7a:	4832      	ldr	r0, [pc, #200]	; (d44 <_sercom_get_default_pad+0x120>)
     c7c:	e7e0      	b.n	c40 <_sercom_get_default_pad+0x1c>
     c7e:	4832      	ldr	r0, [pc, #200]	; (d48 <_sercom_get_default_pad+0x124>)
     c80:	e7de      	b.n	c40 <_sercom_get_default_pad+0x1c>
     c82:	4832      	ldr	r0, [pc, #200]	; (d4c <_sercom_get_default_pad+0x128>)
     c84:	e7dc      	b.n	c40 <_sercom_get_default_pad+0x1c>
     c86:	4832      	ldr	r0, [pc, #200]	; (d50 <_sercom_get_default_pad+0x12c>)
     c88:	e7da      	b.n	c40 <_sercom_get_default_pad+0x1c>
     c8a:	4832      	ldr	r0, [pc, #200]	; (d54 <_sercom_get_default_pad+0x130>)
     c8c:	e7d8      	b.n	c40 <_sercom_get_default_pad+0x1c>
     c8e:	2901      	cmp	r1, #1
     c90:	d007      	beq.n	ca2 <_sercom_get_default_pad+0x7e>
     c92:	2900      	cmp	r1, #0
     c94:	d03f      	beq.n	d16 <_sercom_get_default_pad+0xf2>
     c96:	2902      	cmp	r1, #2
     c98:	d005      	beq.n	ca6 <_sercom_get_default_pad+0x82>
     c9a:	2903      	cmp	r1, #3
     c9c:	d005      	beq.n	caa <_sercom_get_default_pad+0x86>
	return 0;
     c9e:	2000      	movs	r0, #0
     ca0:	e7ce      	b.n	c40 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ca2:	482d      	ldr	r0, [pc, #180]	; (d58 <_sercom_get_default_pad+0x134>)
     ca4:	e7cc      	b.n	c40 <_sercom_get_default_pad+0x1c>
     ca6:	482d      	ldr	r0, [pc, #180]	; (d5c <_sercom_get_default_pad+0x138>)
     ca8:	e7ca      	b.n	c40 <_sercom_get_default_pad+0x1c>
     caa:	482d      	ldr	r0, [pc, #180]	; (d60 <_sercom_get_default_pad+0x13c>)
     cac:	e7c8      	b.n	c40 <_sercom_get_default_pad+0x1c>
     cae:	2901      	cmp	r1, #1
     cb0:	d007      	beq.n	cc2 <_sercom_get_default_pad+0x9e>
     cb2:	2900      	cmp	r1, #0
     cb4:	d031      	beq.n	d1a <_sercom_get_default_pad+0xf6>
     cb6:	2902      	cmp	r1, #2
     cb8:	d005      	beq.n	cc6 <_sercom_get_default_pad+0xa2>
     cba:	2903      	cmp	r1, #3
     cbc:	d005      	beq.n	cca <_sercom_get_default_pad+0xa6>
	return 0;
     cbe:	2000      	movs	r0, #0
     cc0:	e7be      	b.n	c40 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     cc2:	4828      	ldr	r0, [pc, #160]	; (d64 <_sercom_get_default_pad+0x140>)
     cc4:	e7bc      	b.n	c40 <_sercom_get_default_pad+0x1c>
     cc6:	4828      	ldr	r0, [pc, #160]	; (d68 <_sercom_get_default_pad+0x144>)
     cc8:	e7ba      	b.n	c40 <_sercom_get_default_pad+0x1c>
     cca:	4828      	ldr	r0, [pc, #160]	; (d6c <_sercom_get_default_pad+0x148>)
     ccc:	e7b8      	b.n	c40 <_sercom_get_default_pad+0x1c>
     cce:	2901      	cmp	r1, #1
     cd0:	d007      	beq.n	ce2 <_sercom_get_default_pad+0xbe>
     cd2:	2900      	cmp	r1, #0
     cd4:	d023      	beq.n	d1e <_sercom_get_default_pad+0xfa>
     cd6:	2902      	cmp	r1, #2
     cd8:	d005      	beq.n	ce6 <_sercom_get_default_pad+0xc2>
     cda:	2903      	cmp	r1, #3
     cdc:	d005      	beq.n	cea <_sercom_get_default_pad+0xc6>
	return 0;
     cde:	2000      	movs	r0, #0
     ce0:	e7ae      	b.n	c40 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ce2:	4823      	ldr	r0, [pc, #140]	; (d70 <_sercom_get_default_pad+0x14c>)
     ce4:	e7ac      	b.n	c40 <_sercom_get_default_pad+0x1c>
     ce6:	4823      	ldr	r0, [pc, #140]	; (d74 <_sercom_get_default_pad+0x150>)
     ce8:	e7aa      	b.n	c40 <_sercom_get_default_pad+0x1c>
     cea:	4823      	ldr	r0, [pc, #140]	; (d78 <_sercom_get_default_pad+0x154>)
     cec:	e7a8      	b.n	c40 <_sercom_get_default_pad+0x1c>
     cee:	2901      	cmp	r1, #1
     cf0:	d007      	beq.n	d02 <_sercom_get_default_pad+0xde>
     cf2:	2900      	cmp	r1, #0
     cf4:	d015      	beq.n	d22 <_sercom_get_default_pad+0xfe>
     cf6:	2902      	cmp	r1, #2
     cf8:	d005      	beq.n	d06 <_sercom_get_default_pad+0xe2>
     cfa:	2903      	cmp	r1, #3
     cfc:	d005      	beq.n	d0a <_sercom_get_default_pad+0xe6>
	return 0;
     cfe:	2000      	movs	r0, #0
     d00:	e79e      	b.n	c40 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     d02:	481e      	ldr	r0, [pc, #120]	; (d7c <_sercom_get_default_pad+0x158>)
     d04:	e79c      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d06:	481e      	ldr	r0, [pc, #120]	; (d80 <_sercom_get_default_pad+0x15c>)
     d08:	e79a      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d0a:	481e      	ldr	r0, [pc, #120]	; (d84 <_sercom_get_default_pad+0x160>)
     d0c:	e798      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d0e:	481e      	ldr	r0, [pc, #120]	; (d88 <_sercom_get_default_pad+0x164>)
     d10:	e796      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d12:	2003      	movs	r0, #3
     d14:	e794      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d16:	481d      	ldr	r0, [pc, #116]	; (d8c <_sercom_get_default_pad+0x168>)
     d18:	e792      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d1a:	481d      	ldr	r0, [pc, #116]	; (d90 <_sercom_get_default_pad+0x16c>)
     d1c:	e790      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d1e:	481d      	ldr	r0, [pc, #116]	; (d94 <_sercom_get_default_pad+0x170>)
     d20:	e78e      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d22:	481d      	ldr	r0, [pc, #116]	; (d98 <_sercom_get_default_pad+0x174>)
     d24:	e78c      	b.n	c40 <_sercom_get_default_pad+0x1c>
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	42001000 	.word	0x42001000
     d2c:	42001800 	.word	0x42001800
     d30:	42001c00 	.word	0x42001c00
     d34:	42001400 	.word	0x42001400
     d38:	42000800 	.word	0x42000800
     d3c:	42000c00 	.word	0x42000c00
     d40:	00050003 	.word	0x00050003
     d44:	00060003 	.word	0x00060003
     d48:	00070003 	.word	0x00070003
     d4c:	00010003 	.word	0x00010003
     d50:	001e0003 	.word	0x001e0003
     d54:	001f0003 	.word	0x001f0003
     d58:	000d0002 	.word	0x000d0002
     d5c:	000e0002 	.word	0x000e0002
     d60:	000f0002 	.word	0x000f0002
     d64:	00110003 	.word	0x00110003
     d68:	00120003 	.word	0x00120003
     d6c:	00130003 	.word	0x00130003
     d70:	003f0005 	.word	0x003f0005
     d74:	003e0005 	.word	0x003e0005
     d78:	00520005 	.word	0x00520005
     d7c:	00170003 	.word	0x00170003
     d80:	00180003 	.word	0x00180003
     d84:	00190003 	.word	0x00190003
     d88:	00040003 	.word	0x00040003
     d8c:	000c0002 	.word	0x000c0002
     d90:	00100003 	.word	0x00100003
     d94:	00530005 	.word	0x00530005
     d98:	00160003 	.word	0x00160003

00000d9c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     d9c:	b530      	push	{r4, r5, lr}
     d9e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     da0:	4b0b      	ldr	r3, [pc, #44]	; (dd0 <_sercom_get_sercom_inst_index+0x34>)
     da2:	466a      	mov	r2, sp
     da4:	cb32      	ldmia	r3!, {r1, r4, r5}
     da6:	c232      	stmia	r2!, {r1, r4, r5}
     da8:	cb32      	ldmia	r3!, {r1, r4, r5}
     daa:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     dac:	9b00      	ldr	r3, [sp, #0]
     dae:	4283      	cmp	r3, r0
     db0:	d00b      	beq.n	dca <_sercom_get_sercom_inst_index+0x2e>
     db2:	2301      	movs	r3, #1
     db4:	009a      	lsls	r2, r3, #2
     db6:	4669      	mov	r1, sp
     db8:	5852      	ldr	r2, [r2, r1]
     dba:	4282      	cmp	r2, r0
     dbc:	d006      	beq.n	dcc <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     dbe:	3301      	adds	r3, #1
     dc0:	2b06      	cmp	r3, #6
     dc2:	d1f7      	bne.n	db4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     dc4:	2000      	movs	r0, #0
}
     dc6:	b007      	add	sp, #28
     dc8:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     dca:	2300      	movs	r3, #0
			return i;
     dcc:	b2d8      	uxtb	r0, r3
     dce:	e7fa      	b.n	dc6 <_sercom_get_sercom_inst_index+0x2a>
     dd0:	00003118 	.word	0x00003118

00000dd4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     dd4:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     dd6:	2000      	movs	r0, #0
     dd8:	4b08      	ldr	r3, [pc, #32]	; (dfc <delay_init+0x28>)
     dda:	4798      	blx	r3
     ddc:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     dde:	4c08      	ldr	r4, [pc, #32]	; (e00 <delay_init+0x2c>)
     de0:	21fa      	movs	r1, #250	; 0xfa
     de2:	0089      	lsls	r1, r1, #2
     de4:	47a0      	blx	r4
     de6:	4b07      	ldr	r3, [pc, #28]	; (e04 <delay_init+0x30>)
     de8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     dea:	4907      	ldr	r1, [pc, #28]	; (e08 <delay_init+0x34>)
     dec:	0028      	movs	r0, r5
     dee:	47a0      	blx	r4
     df0:	4b06      	ldr	r3, [pc, #24]	; (e0c <delay_init+0x38>)
     df2:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     df4:	2205      	movs	r2, #5
     df6:	4b06      	ldr	r3, [pc, #24]	; (e10 <delay_init+0x3c>)
     df8:	601a      	str	r2, [r3, #0]
}
     dfa:	bd70      	pop	{r4, r5, r6, pc}
     dfc:	0000123d 	.word	0x0000123d
     e00:	000016f1 	.word	0x000016f1
     e04:	20000000 	.word	0x20000000
     e08:	000f4240 	.word	0x000f4240
     e0c:	20000004 	.word	0x20000004
     e10:	e000e010 	.word	0xe000e010

00000e14 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     e14:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     e16:	4b08      	ldr	r3, [pc, #32]	; (e38 <delay_cycles_ms+0x24>)
     e18:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     e1a:	4a08      	ldr	r2, [pc, #32]	; (e3c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     e1c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e1e:	2180      	movs	r1, #128	; 0x80
     e20:	0249      	lsls	r1, r1, #9
	while (n--) {
     e22:	3801      	subs	r0, #1
     e24:	d307      	bcc.n	e36 <delay_cycles_ms+0x22>
	if (n > 0) {
     e26:	2c00      	cmp	r4, #0
     e28:	d0fb      	beq.n	e22 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     e2a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e2c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e2e:	6813      	ldr	r3, [r2, #0]
     e30:	420b      	tst	r3, r1
     e32:	d0fc      	beq.n	e2e <delay_cycles_ms+0x1a>
     e34:	e7f5      	b.n	e22 <delay_cycles_ms+0xe>
	}
}
     e36:	bd30      	pop	{r4, r5, pc}
     e38:	20000000 	.word	0x20000000
     e3c:	e000e010 	.word	0xe000e010

00000e40 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e40:	4b0c      	ldr	r3, [pc, #48]	; (e74 <cpu_irq_enter_critical+0x34>)
     e42:	681b      	ldr	r3, [r3, #0]
     e44:	2b00      	cmp	r3, #0
     e46:	d106      	bne.n	e56 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     e48:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     e4c:	2b00      	cmp	r3, #0
     e4e:	d007      	beq.n	e60 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e50:	2200      	movs	r2, #0
     e52:	4b09      	ldr	r3, [pc, #36]	; (e78 <cpu_irq_enter_critical+0x38>)
     e54:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e56:	4a07      	ldr	r2, [pc, #28]	; (e74 <cpu_irq_enter_critical+0x34>)
     e58:	6813      	ldr	r3, [r2, #0]
     e5a:	3301      	adds	r3, #1
     e5c:	6013      	str	r3, [r2, #0]
}
     e5e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     e60:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     e62:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     e66:	2200      	movs	r2, #0
     e68:	4b04      	ldr	r3, [pc, #16]	; (e7c <cpu_irq_enter_critical+0x3c>)
     e6a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     e6c:	3201      	adds	r2, #1
     e6e:	4b02      	ldr	r3, [pc, #8]	; (e78 <cpu_irq_enter_critical+0x38>)
     e70:	701a      	strb	r2, [r3, #0]
     e72:	e7f0      	b.n	e56 <cpu_irq_enter_critical+0x16>
     e74:	20000030 	.word	0x20000030
     e78:	20000034 	.word	0x20000034
     e7c:	20000008 	.word	0x20000008

00000e80 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     e80:	4b08      	ldr	r3, [pc, #32]	; (ea4 <cpu_irq_leave_critical+0x24>)
     e82:	681a      	ldr	r2, [r3, #0]
     e84:	3a01      	subs	r2, #1
     e86:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     e88:	681b      	ldr	r3, [r3, #0]
     e8a:	2b00      	cmp	r3, #0
     e8c:	d109      	bne.n	ea2 <cpu_irq_leave_critical+0x22>
     e8e:	4b06      	ldr	r3, [pc, #24]	; (ea8 <cpu_irq_leave_critical+0x28>)
     e90:	781b      	ldrb	r3, [r3, #0]
     e92:	2b00      	cmp	r3, #0
     e94:	d005      	beq.n	ea2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     e96:	2201      	movs	r2, #1
     e98:	4b04      	ldr	r3, [pc, #16]	; (eac <cpu_irq_leave_critical+0x2c>)
     e9a:	701a      	strb	r2, [r3, #0]
     e9c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     ea0:	b662      	cpsie	i
	}
}
     ea2:	4770      	bx	lr
     ea4:	20000030 	.word	0x20000030
     ea8:	20000034 	.word	0x20000034
     eac:	20000008 	.word	0x20000008

00000eb0 <system_board_init>:




void system_board_init(void)
{
     eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
     eb2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     eb4:	ac01      	add	r4, sp, #4
     eb6:	2501      	movs	r5, #1
     eb8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     eba:	2700      	movs	r7, #0
     ebc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     ebe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     ec0:	0021      	movs	r1, r4
     ec2:	2013      	movs	r0, #19
     ec4:	4e06      	ldr	r6, [pc, #24]	; (ee0 <system_board_init+0x30>)
     ec6:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     ec8:	2280      	movs	r2, #128	; 0x80
     eca:	0312      	lsls	r2, r2, #12
     ecc:	4b05      	ldr	r3, [pc, #20]	; (ee4 <system_board_init+0x34>)
     ece:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     ed0:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     ed2:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     ed4:	0021      	movs	r1, r4
     ed6:	201c      	movs	r0, #28
     ed8:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     eda:	b003      	add	sp, #12
     edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ede:	46c0      	nop			; (mov r8, r8)
     ee0:	00000ee9 	.word	0x00000ee9
     ee4:	41004400 	.word	0x41004400

00000ee8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     ee8:	b500      	push	{lr}
     eea:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     eec:	ab01      	add	r3, sp, #4
     eee:	2280      	movs	r2, #128	; 0x80
     ef0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     ef2:	780a      	ldrb	r2, [r1, #0]
     ef4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     ef6:	784a      	ldrb	r2, [r1, #1]
     ef8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     efa:	788a      	ldrb	r2, [r1, #2]
     efc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     efe:	0019      	movs	r1, r3
     f00:	4b01      	ldr	r3, [pc, #4]	; (f08 <port_pin_set_config+0x20>)
     f02:	4798      	blx	r3
}
     f04:	b003      	add	sp, #12
     f06:	bd00      	pop	{pc}
     f08:	0000144d 	.word	0x0000144d

00000f0c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     f0c:	b510      	push	{r4, lr}
	switch (clock_source) {
     f0e:	2808      	cmp	r0, #8
     f10:	d803      	bhi.n	f1a <system_clock_source_get_hz+0xe>
     f12:	0080      	lsls	r0, r0, #2
     f14:	4b1c      	ldr	r3, [pc, #112]	; (f88 <system_clock_source_get_hz+0x7c>)
     f16:	581b      	ldr	r3, [r3, r0]
     f18:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     f1a:	2000      	movs	r0, #0
     f1c:	e032      	b.n	f84 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     f1e:	4b1b      	ldr	r3, [pc, #108]	; (f8c <system_clock_source_get_hz+0x80>)
     f20:	6918      	ldr	r0, [r3, #16]
     f22:	e02f      	b.n	f84 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     f24:	4b1a      	ldr	r3, [pc, #104]	; (f90 <system_clock_source_get_hz+0x84>)
     f26:	6a1b      	ldr	r3, [r3, #32]
     f28:	059b      	lsls	r3, r3, #22
     f2a:	0f9b      	lsrs	r3, r3, #30
     f2c:	4819      	ldr	r0, [pc, #100]	; (f94 <system_clock_source_get_hz+0x88>)
     f2e:	40d8      	lsrs	r0, r3
     f30:	e028      	b.n	f84 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     f32:	4b16      	ldr	r3, [pc, #88]	; (f8c <system_clock_source_get_hz+0x80>)
     f34:	6958      	ldr	r0, [r3, #20]
     f36:	e025      	b.n	f84 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     f38:	4b14      	ldr	r3, [pc, #80]	; (f8c <system_clock_source_get_hz+0x80>)
     f3a:	681b      	ldr	r3, [r3, #0]
			return 0;
     f3c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     f3e:	079b      	lsls	r3, r3, #30
     f40:	d520      	bpl.n	f84 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f42:	4913      	ldr	r1, [pc, #76]	; (f90 <system_clock_source_get_hz+0x84>)
     f44:	2210      	movs	r2, #16
     f46:	68cb      	ldr	r3, [r1, #12]
     f48:	421a      	tst	r2, r3
     f4a:	d0fc      	beq.n	f46 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     f4c:	4b0f      	ldr	r3, [pc, #60]	; (f8c <system_clock_source_get_hz+0x80>)
     f4e:	681a      	ldr	r2, [r3, #0]
     f50:	2324      	movs	r3, #36	; 0x24
     f52:	4013      	ands	r3, r2
     f54:	2b04      	cmp	r3, #4
     f56:	d001      	beq.n	f5c <system_clock_source_get_hz+0x50>
			return 48000000UL;
     f58:	480f      	ldr	r0, [pc, #60]	; (f98 <system_clock_source_get_hz+0x8c>)
     f5a:	e013      	b.n	f84 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     f5c:	2000      	movs	r0, #0
     f5e:	4b0f      	ldr	r3, [pc, #60]	; (f9c <system_clock_source_get_hz+0x90>)
     f60:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     f62:	4b0a      	ldr	r3, [pc, #40]	; (f8c <system_clock_source_get_hz+0x80>)
     f64:	689b      	ldr	r3, [r3, #8]
     f66:	041b      	lsls	r3, r3, #16
     f68:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     f6a:	4358      	muls	r0, r3
     f6c:	e00a      	b.n	f84 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     f6e:	2350      	movs	r3, #80	; 0x50
     f70:	4a07      	ldr	r2, [pc, #28]	; (f90 <system_clock_source_get_hz+0x84>)
     f72:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     f74:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     f76:	075b      	lsls	r3, r3, #29
     f78:	d504      	bpl.n	f84 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     f7a:	4b04      	ldr	r3, [pc, #16]	; (f8c <system_clock_source_get_hz+0x80>)
     f7c:	68d8      	ldr	r0, [r3, #12]
     f7e:	e001      	b.n	f84 <system_clock_source_get_hz+0x78>
		return 32768UL;
     f80:	2080      	movs	r0, #128	; 0x80
     f82:	0200      	lsls	r0, r0, #8
	}
}
     f84:	bd10      	pop	{r4, pc}
     f86:	46c0      	nop			; (mov r8, r8)
     f88:	00003130 	.word	0x00003130
     f8c:	20000038 	.word	0x20000038
     f90:	40000800 	.word	0x40000800
     f94:	007a1200 	.word	0x007a1200
     f98:	02dc6c00 	.word	0x02dc6c00
     f9c:	00001371 	.word	0x00001371

00000fa0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     fa0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     fa2:	490c      	ldr	r1, [pc, #48]	; (fd4 <system_clock_source_osc8m_set_config+0x34>)
     fa4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     fa6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     fa8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     faa:	7840      	ldrb	r0, [r0, #1]
     fac:	2201      	movs	r2, #1
     fae:	4010      	ands	r0, r2
     fb0:	0180      	lsls	r0, r0, #6
     fb2:	2640      	movs	r6, #64	; 0x40
     fb4:	43b3      	bics	r3, r6
     fb6:	4303      	orrs	r3, r0
     fb8:	402a      	ands	r2, r5
     fba:	01d2      	lsls	r2, r2, #7
     fbc:	2080      	movs	r0, #128	; 0x80
     fbe:	4383      	bics	r3, r0
     fc0:	4313      	orrs	r3, r2
     fc2:	2203      	movs	r2, #3
     fc4:	4022      	ands	r2, r4
     fc6:	0212      	lsls	r2, r2, #8
     fc8:	4803      	ldr	r0, [pc, #12]	; (fd8 <system_clock_source_osc8m_set_config+0x38>)
     fca:	4003      	ands	r3, r0
     fcc:	4313      	orrs	r3, r2
     fce:	620b      	str	r3, [r1, #32]
}
     fd0:	bd70      	pop	{r4, r5, r6, pc}
     fd2:	46c0      	nop			; (mov r8, r8)
     fd4:	40000800 	.word	0x40000800
     fd8:	fffffcff 	.word	0xfffffcff

00000fdc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     fdc:	2808      	cmp	r0, #8
     fde:	d803      	bhi.n	fe8 <system_clock_source_enable+0xc>
     fe0:	0080      	lsls	r0, r0, #2
     fe2:	4b25      	ldr	r3, [pc, #148]	; (1078 <system_clock_source_enable+0x9c>)
     fe4:	581b      	ldr	r3, [r3, r0]
     fe6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     fe8:	2017      	movs	r0, #23
     fea:	e044      	b.n	1076 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     fec:	4a23      	ldr	r2, [pc, #140]	; (107c <system_clock_source_enable+0xa0>)
     fee:	6a13      	ldr	r3, [r2, #32]
     ff0:	2102      	movs	r1, #2
     ff2:	430b      	orrs	r3, r1
     ff4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     ff6:	2000      	movs	r0, #0
     ff8:	e03d      	b.n	1076 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     ffa:	4a20      	ldr	r2, [pc, #128]	; (107c <system_clock_source_enable+0xa0>)
     ffc:	6993      	ldr	r3, [r2, #24]
     ffe:	2102      	movs	r1, #2
    1000:	430b      	orrs	r3, r1
    1002:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1004:	2000      	movs	r0, #0
		break;
    1006:	e036      	b.n	1076 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1008:	4a1c      	ldr	r2, [pc, #112]	; (107c <system_clock_source_enable+0xa0>)
    100a:	8a13      	ldrh	r3, [r2, #16]
    100c:	2102      	movs	r1, #2
    100e:	430b      	orrs	r3, r1
    1010:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1012:	2000      	movs	r0, #0
		break;
    1014:	e02f      	b.n	1076 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1016:	4a19      	ldr	r2, [pc, #100]	; (107c <system_clock_source_enable+0xa0>)
    1018:	8a93      	ldrh	r3, [r2, #20]
    101a:	2102      	movs	r1, #2
    101c:	430b      	orrs	r3, r1
    101e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1020:	2000      	movs	r0, #0
		break;
    1022:	e028      	b.n	1076 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1024:	4916      	ldr	r1, [pc, #88]	; (1080 <system_clock_source_enable+0xa4>)
    1026:	680b      	ldr	r3, [r1, #0]
    1028:	2202      	movs	r2, #2
    102a:	4313      	orrs	r3, r2
    102c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    102e:	4b13      	ldr	r3, [pc, #76]	; (107c <system_clock_source_enable+0xa0>)
    1030:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1032:	0019      	movs	r1, r3
    1034:	320e      	adds	r2, #14
    1036:	68cb      	ldr	r3, [r1, #12]
    1038:	421a      	tst	r2, r3
    103a:	d0fc      	beq.n	1036 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    103c:	4a10      	ldr	r2, [pc, #64]	; (1080 <system_clock_source_enable+0xa4>)
    103e:	6891      	ldr	r1, [r2, #8]
    1040:	4b0e      	ldr	r3, [pc, #56]	; (107c <system_clock_source_enable+0xa0>)
    1042:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1044:	6852      	ldr	r2, [r2, #4]
    1046:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1048:	2200      	movs	r2, #0
    104a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    104c:	0019      	movs	r1, r3
    104e:	3210      	adds	r2, #16
    1050:	68cb      	ldr	r3, [r1, #12]
    1052:	421a      	tst	r2, r3
    1054:	d0fc      	beq.n	1050 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1056:	4b0a      	ldr	r3, [pc, #40]	; (1080 <system_clock_source_enable+0xa4>)
    1058:	681b      	ldr	r3, [r3, #0]
    105a:	b29b      	uxth	r3, r3
    105c:	4a07      	ldr	r2, [pc, #28]	; (107c <system_clock_source_enable+0xa0>)
    105e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1060:	2000      	movs	r0, #0
    1062:	e008      	b.n	1076 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1064:	4905      	ldr	r1, [pc, #20]	; (107c <system_clock_source_enable+0xa0>)
    1066:	2244      	movs	r2, #68	; 0x44
    1068:	5c8b      	ldrb	r3, [r1, r2]
    106a:	2002      	movs	r0, #2
    106c:	4303      	orrs	r3, r0
    106e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1070:	2000      	movs	r0, #0
		break;
    1072:	e000      	b.n	1076 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1074:	2000      	movs	r0, #0
}
    1076:	4770      	bx	lr
    1078:	00003154 	.word	0x00003154
    107c:	40000800 	.word	0x40000800
    1080:	20000038 	.word	0x20000038

00001084 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1084:	b530      	push	{r4, r5, lr}
    1086:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1088:	22c2      	movs	r2, #194	; 0xc2
    108a:	00d2      	lsls	r2, r2, #3
    108c:	4b1a      	ldr	r3, [pc, #104]	; (10f8 <system_clock_init+0x74>)
    108e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1090:	4a1a      	ldr	r2, [pc, #104]	; (10fc <system_clock_init+0x78>)
    1092:	6853      	ldr	r3, [r2, #4]
    1094:	211e      	movs	r1, #30
    1096:	438b      	bics	r3, r1
    1098:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    109a:	2301      	movs	r3, #1
    109c:	466a      	mov	r2, sp
    109e:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10a0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    10a2:	4d17      	ldr	r5, [pc, #92]	; (1100 <system_clock_init+0x7c>)
    10a4:	b2e0      	uxtb	r0, r4
    10a6:	4669      	mov	r1, sp
    10a8:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10aa:	3401      	adds	r4, #1
    10ac:	2c25      	cmp	r4, #37	; 0x25
    10ae:	d1f9      	bne.n	10a4 <system_clock_init+0x20>
	config->run_in_standby  = false;
    10b0:	a803      	add	r0, sp, #12
    10b2:	2400      	movs	r4, #0
    10b4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    10b6:	2501      	movs	r5, #1
    10b8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    10ba:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    10bc:	4b11      	ldr	r3, [pc, #68]	; (1104 <system_clock_init+0x80>)
    10be:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    10c0:	2006      	movs	r0, #6
    10c2:	4b11      	ldr	r3, [pc, #68]	; (1108 <system_clock_init+0x84>)
    10c4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    10c6:	4b11      	ldr	r3, [pc, #68]	; (110c <system_clock_init+0x88>)
    10c8:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    10ca:	4b11      	ldr	r3, [pc, #68]	; (1110 <system_clock_init+0x8c>)
    10cc:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    10ce:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    10d0:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    10d2:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    10d4:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    10d6:	466b      	mov	r3, sp
    10d8:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30 || SAMR34 || SAMR35 || (WLR089)
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    10da:	2306      	movs	r3, #6
    10dc:	466a      	mov	r2, sp
    10de:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    10e0:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    10e2:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    10e4:	4669      	mov	r1, sp
    10e6:	2000      	movs	r0, #0
    10e8:	4b0a      	ldr	r3, [pc, #40]	; (1114 <system_clock_init+0x90>)
    10ea:	4798      	blx	r3
    10ec:	2000      	movs	r0, #0
    10ee:	4b0a      	ldr	r3, [pc, #40]	; (1118 <system_clock_init+0x94>)
    10f0:	4798      	blx	r3
#endif
}
    10f2:	b005      	add	sp, #20
    10f4:	bd30      	pop	{r4, r5, pc}
    10f6:	46c0      	nop			; (mov r8, r8)
    10f8:	40000800 	.word	0x40000800
    10fc:	41004000 	.word	0x41004000
    1100:	00001355 	.word	0x00001355
    1104:	00000fa1 	.word	0x00000fa1
    1108:	00000fdd 	.word	0x00000fdd
    110c:	0000111d 	.word	0x0000111d
    1110:	40000400 	.word	0x40000400
    1114:	00001141 	.word	0x00001141
    1118:	000011f9 	.word	0x000011f9

0000111c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    111c:	4a06      	ldr	r2, [pc, #24]	; (1138 <system_gclk_init+0x1c>)
    111e:	6993      	ldr	r3, [r2, #24]
    1120:	2108      	movs	r1, #8
    1122:	430b      	orrs	r3, r1
    1124:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1126:	2201      	movs	r2, #1
    1128:	4b04      	ldr	r3, [pc, #16]	; (113c <system_gclk_init+0x20>)
    112a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    112c:	0019      	movs	r1, r3
    112e:	780b      	ldrb	r3, [r1, #0]
    1130:	4213      	tst	r3, r2
    1132:	d1fc      	bne.n	112e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1134:	4770      	bx	lr
    1136:	46c0      	nop			; (mov r8, r8)
    1138:	40000400 	.word	0x40000400
    113c:	40000c00 	.word	0x40000c00

00001140 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1140:	b570      	push	{r4, r5, r6, lr}
    1142:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1144:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1146:	780d      	ldrb	r5, [r1, #0]
    1148:	022d      	lsls	r5, r5, #8
    114a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    114c:	784b      	ldrb	r3, [r1, #1]
    114e:	2b00      	cmp	r3, #0
    1150:	d002      	beq.n	1158 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1152:	2380      	movs	r3, #128	; 0x80
    1154:	02db      	lsls	r3, r3, #11
    1156:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1158:	7a4b      	ldrb	r3, [r1, #9]
    115a:	2b00      	cmp	r3, #0
    115c:	d002      	beq.n	1164 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    115e:	2380      	movs	r3, #128	; 0x80
    1160:	031b      	lsls	r3, r3, #12
    1162:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1164:	6848      	ldr	r0, [r1, #4]
    1166:	2801      	cmp	r0, #1
    1168:	d910      	bls.n	118c <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    116a:	1e43      	subs	r3, r0, #1
    116c:	4218      	tst	r0, r3
    116e:	d134      	bne.n	11da <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1170:	2802      	cmp	r0, #2
    1172:	d930      	bls.n	11d6 <system_gclk_gen_set_config+0x96>
    1174:	2302      	movs	r3, #2
    1176:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1178:	3201      	adds	r2, #1
						mask <<= 1) {
    117a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    117c:	4298      	cmp	r0, r3
    117e:	d8fb      	bhi.n	1178 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1180:	0212      	lsls	r2, r2, #8
    1182:	4332      	orrs	r2, r6
    1184:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1186:	2380      	movs	r3, #128	; 0x80
    1188:	035b      	lsls	r3, r3, #13
    118a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    118c:	7a0b      	ldrb	r3, [r1, #8]
    118e:	2b00      	cmp	r3, #0
    1190:	d002      	beq.n	1198 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1192:	2380      	movs	r3, #128	; 0x80
    1194:	039b      	lsls	r3, r3, #14
    1196:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1198:	4a13      	ldr	r2, [pc, #76]	; (11e8 <system_gclk_gen_set_config+0xa8>)
    119a:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    119c:	b25b      	sxtb	r3, r3
    119e:	2b00      	cmp	r3, #0
    11a0:	dbfb      	blt.n	119a <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    11a2:	4b12      	ldr	r3, [pc, #72]	; (11ec <system_gclk_gen_set_config+0xac>)
    11a4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    11a6:	4b12      	ldr	r3, [pc, #72]	; (11f0 <system_gclk_gen_set_config+0xb0>)
    11a8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11aa:	4a0f      	ldr	r2, [pc, #60]	; (11e8 <system_gclk_gen_set_config+0xa8>)
    11ac:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    11ae:	b25b      	sxtb	r3, r3
    11b0:	2b00      	cmp	r3, #0
    11b2:	dbfb      	blt.n	11ac <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    11b4:	4b0c      	ldr	r3, [pc, #48]	; (11e8 <system_gclk_gen_set_config+0xa8>)
    11b6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11b8:	001a      	movs	r2, r3
    11ba:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    11bc:	b25b      	sxtb	r3, r3
    11be:	2b00      	cmp	r3, #0
    11c0:	dbfb      	blt.n	11ba <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    11c2:	4a09      	ldr	r2, [pc, #36]	; (11e8 <system_gclk_gen_set_config+0xa8>)
    11c4:	6853      	ldr	r3, [r2, #4]
    11c6:	2180      	movs	r1, #128	; 0x80
    11c8:	0249      	lsls	r1, r1, #9
    11ca:	400b      	ands	r3, r1
    11cc:	431d      	orrs	r5, r3
    11ce:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    11d0:	4b08      	ldr	r3, [pc, #32]	; (11f4 <system_gclk_gen_set_config+0xb4>)
    11d2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11d4:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    11d6:	2200      	movs	r2, #0
    11d8:	e7d2      	b.n	1180 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    11da:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    11dc:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    11de:	2380      	movs	r3, #128	; 0x80
    11e0:	029b      	lsls	r3, r3, #10
    11e2:	431d      	orrs	r5, r3
    11e4:	e7d2      	b.n	118c <system_gclk_gen_set_config+0x4c>
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	40000c00 	.word	0x40000c00
    11ec:	00000e41 	.word	0x00000e41
    11f0:	40000c08 	.word	0x40000c08
    11f4:	00000e81 	.word	0x00000e81

000011f8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    11f8:	b510      	push	{r4, lr}
    11fa:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11fc:	4a0b      	ldr	r2, [pc, #44]	; (122c <system_gclk_gen_enable+0x34>)
    11fe:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1200:	b25b      	sxtb	r3, r3
    1202:	2b00      	cmp	r3, #0
    1204:	dbfb      	blt.n	11fe <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1206:	4b0a      	ldr	r3, [pc, #40]	; (1230 <system_gclk_gen_enable+0x38>)
    1208:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    120a:	4b0a      	ldr	r3, [pc, #40]	; (1234 <system_gclk_gen_enable+0x3c>)
    120c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    120e:	4a07      	ldr	r2, [pc, #28]	; (122c <system_gclk_gen_enable+0x34>)
    1210:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1212:	b25b      	sxtb	r3, r3
    1214:	2b00      	cmp	r3, #0
    1216:	dbfb      	blt.n	1210 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1218:	4a04      	ldr	r2, [pc, #16]	; (122c <system_gclk_gen_enable+0x34>)
    121a:	6851      	ldr	r1, [r2, #4]
    121c:	2380      	movs	r3, #128	; 0x80
    121e:	025b      	lsls	r3, r3, #9
    1220:	430b      	orrs	r3, r1
    1222:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1224:	4b04      	ldr	r3, [pc, #16]	; (1238 <system_gclk_gen_enable+0x40>)
    1226:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1228:	bd10      	pop	{r4, pc}
    122a:	46c0      	nop			; (mov r8, r8)
    122c:	40000c00 	.word	0x40000c00
    1230:	00000e41 	.word	0x00000e41
    1234:	40000c04 	.word	0x40000c04
    1238:	00000e81 	.word	0x00000e81

0000123c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    123c:	b570      	push	{r4, r5, r6, lr}
    123e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1240:	4a1a      	ldr	r2, [pc, #104]	; (12ac <system_gclk_gen_get_hz+0x70>)
    1242:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1244:	b25b      	sxtb	r3, r3
    1246:	2b00      	cmp	r3, #0
    1248:	dbfb      	blt.n	1242 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    124a:	4b19      	ldr	r3, [pc, #100]	; (12b0 <system_gclk_gen_get_hz+0x74>)
    124c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    124e:	4b19      	ldr	r3, [pc, #100]	; (12b4 <system_gclk_gen_get_hz+0x78>)
    1250:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1252:	4a16      	ldr	r2, [pc, #88]	; (12ac <system_gclk_gen_get_hz+0x70>)
    1254:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1256:	b25b      	sxtb	r3, r3
    1258:	2b00      	cmp	r3, #0
    125a:	dbfb      	blt.n	1254 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    125c:	4e13      	ldr	r6, [pc, #76]	; (12ac <system_gclk_gen_get_hz+0x70>)
    125e:	6870      	ldr	r0, [r6, #4]
    1260:	04c0      	lsls	r0, r0, #19
    1262:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1264:	4b14      	ldr	r3, [pc, #80]	; (12b8 <system_gclk_gen_get_hz+0x7c>)
    1266:	4798      	blx	r3
    1268:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    126a:	4b12      	ldr	r3, [pc, #72]	; (12b4 <system_gclk_gen_get_hz+0x78>)
    126c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    126e:	6876      	ldr	r6, [r6, #4]
    1270:	02f6      	lsls	r6, r6, #11
    1272:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1274:	4b11      	ldr	r3, [pc, #68]	; (12bc <system_gclk_gen_get_hz+0x80>)
    1276:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1278:	4a0c      	ldr	r2, [pc, #48]	; (12ac <system_gclk_gen_get_hz+0x70>)
    127a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    127c:	b25b      	sxtb	r3, r3
    127e:	2b00      	cmp	r3, #0
    1280:	dbfb      	blt.n	127a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1282:	4b0a      	ldr	r3, [pc, #40]	; (12ac <system_gclk_gen_get_hz+0x70>)
    1284:	689c      	ldr	r4, [r3, #8]
    1286:	0224      	lsls	r4, r4, #8
    1288:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    128a:	4b0d      	ldr	r3, [pc, #52]	; (12c0 <system_gclk_gen_get_hz+0x84>)
    128c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    128e:	2e00      	cmp	r6, #0
    1290:	d107      	bne.n	12a2 <system_gclk_gen_get_hz+0x66>
    1292:	2c01      	cmp	r4, #1
    1294:	d907      	bls.n	12a6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1296:	0021      	movs	r1, r4
    1298:	0028      	movs	r0, r5
    129a:	4b0a      	ldr	r3, [pc, #40]	; (12c4 <system_gclk_gen_get_hz+0x88>)
    129c:	4798      	blx	r3
    129e:	0005      	movs	r5, r0
    12a0:	e001      	b.n	12a6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    12a2:	3401      	adds	r4, #1
    12a4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    12a6:	0028      	movs	r0, r5
    12a8:	bd70      	pop	{r4, r5, r6, pc}
    12aa:	46c0      	nop			; (mov r8, r8)
    12ac:	40000c00 	.word	0x40000c00
    12b0:	00000e41 	.word	0x00000e41
    12b4:	40000c04 	.word	0x40000c04
    12b8:	00000f0d 	.word	0x00000f0d
    12bc:	40000c08 	.word	0x40000c08
    12c0:	00000e81 	.word	0x00000e81
    12c4:	000016f1 	.word	0x000016f1

000012c8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    12c8:	b510      	push	{r4, lr}
    12ca:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    12cc:	4b06      	ldr	r3, [pc, #24]	; (12e8 <system_gclk_chan_enable+0x20>)
    12ce:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    12d0:	4b06      	ldr	r3, [pc, #24]	; (12ec <system_gclk_chan_enable+0x24>)
    12d2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    12d4:	4a06      	ldr	r2, [pc, #24]	; (12f0 <system_gclk_chan_enable+0x28>)
    12d6:	8853      	ldrh	r3, [r2, #2]
    12d8:	2180      	movs	r1, #128	; 0x80
    12da:	01c9      	lsls	r1, r1, #7
    12dc:	430b      	orrs	r3, r1
    12de:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    12e0:	4b04      	ldr	r3, [pc, #16]	; (12f4 <system_gclk_chan_enable+0x2c>)
    12e2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    12e4:	bd10      	pop	{r4, pc}
    12e6:	46c0      	nop			; (mov r8, r8)
    12e8:	00000e41 	.word	0x00000e41
    12ec:	40000c02 	.word	0x40000c02
    12f0:	40000c00 	.word	0x40000c00
    12f4:	00000e81 	.word	0x00000e81

000012f8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    12f8:	b510      	push	{r4, lr}
    12fa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    12fc:	4b0f      	ldr	r3, [pc, #60]	; (133c <system_gclk_chan_disable+0x44>)
    12fe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1300:	4b0f      	ldr	r3, [pc, #60]	; (1340 <system_gclk_chan_disable+0x48>)
    1302:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1304:	4a0f      	ldr	r2, [pc, #60]	; (1344 <system_gclk_chan_disable+0x4c>)
    1306:	8853      	ldrh	r3, [r2, #2]
    1308:	051b      	lsls	r3, r3, #20
    130a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    130c:	8853      	ldrh	r3, [r2, #2]
    130e:	490e      	ldr	r1, [pc, #56]	; (1348 <system_gclk_chan_disable+0x50>)
    1310:	400b      	ands	r3, r1
    1312:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1314:	8853      	ldrh	r3, [r2, #2]
    1316:	490d      	ldr	r1, [pc, #52]	; (134c <system_gclk_chan_disable+0x54>)
    1318:	400b      	ands	r3, r1
    131a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    131c:	0011      	movs	r1, r2
    131e:	2280      	movs	r2, #128	; 0x80
    1320:	01d2      	lsls	r2, r2, #7
    1322:	884b      	ldrh	r3, [r1, #2]
    1324:	4213      	tst	r3, r2
    1326:	d1fc      	bne.n	1322 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1328:	4906      	ldr	r1, [pc, #24]	; (1344 <system_gclk_chan_disable+0x4c>)
    132a:	884a      	ldrh	r2, [r1, #2]
    132c:	0203      	lsls	r3, r0, #8
    132e:	4806      	ldr	r0, [pc, #24]	; (1348 <system_gclk_chan_disable+0x50>)
    1330:	4002      	ands	r2, r0
    1332:	4313      	orrs	r3, r2
    1334:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1336:	4b06      	ldr	r3, [pc, #24]	; (1350 <system_gclk_chan_disable+0x58>)
    1338:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    133a:	bd10      	pop	{r4, pc}
    133c:	00000e41 	.word	0x00000e41
    1340:	40000c02 	.word	0x40000c02
    1344:	40000c00 	.word	0x40000c00
    1348:	fffff0ff 	.word	0xfffff0ff
    134c:	ffffbfff 	.word	0xffffbfff
    1350:	00000e81 	.word	0x00000e81

00001354 <system_gclk_chan_set_config>:
{
    1354:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1356:	780c      	ldrb	r4, [r1, #0]
    1358:	0224      	lsls	r4, r4, #8
    135a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    135c:	4b02      	ldr	r3, [pc, #8]	; (1368 <system_gclk_chan_set_config+0x14>)
    135e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1360:	b2a4      	uxth	r4, r4
    1362:	4b02      	ldr	r3, [pc, #8]	; (136c <system_gclk_chan_set_config+0x18>)
    1364:	805c      	strh	r4, [r3, #2]
}
    1366:	bd10      	pop	{r4, pc}
    1368:	000012f9 	.word	0x000012f9
    136c:	40000c00 	.word	0x40000c00

00001370 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1370:	b510      	push	{r4, lr}
    1372:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1374:	4b06      	ldr	r3, [pc, #24]	; (1390 <system_gclk_chan_get_hz+0x20>)
    1376:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1378:	4b06      	ldr	r3, [pc, #24]	; (1394 <system_gclk_chan_get_hz+0x24>)
    137a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    137c:	4b06      	ldr	r3, [pc, #24]	; (1398 <system_gclk_chan_get_hz+0x28>)
    137e:	885c      	ldrh	r4, [r3, #2]
    1380:	0524      	lsls	r4, r4, #20
    1382:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1384:	4b05      	ldr	r3, [pc, #20]	; (139c <system_gclk_chan_get_hz+0x2c>)
    1386:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1388:	0020      	movs	r0, r4
    138a:	4b05      	ldr	r3, [pc, #20]	; (13a0 <system_gclk_chan_get_hz+0x30>)
    138c:	4798      	blx	r3
}
    138e:	bd10      	pop	{r4, pc}
    1390:	00000e41 	.word	0x00000e41
    1394:	40000c02 	.word	0x40000c02
    1398:	40000c00 	.word	0x40000c00
    139c:	00000e81 	.word	0x00000e81
    13a0:	0000123d 	.word	0x0000123d

000013a4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    13a4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    13a6:	78d3      	ldrb	r3, [r2, #3]
    13a8:	2b00      	cmp	r3, #0
    13aa:	d135      	bne.n	1418 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    13ac:	7813      	ldrb	r3, [r2, #0]
    13ae:	2b80      	cmp	r3, #128	; 0x80
    13b0:	d029      	beq.n	1406 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    13b2:	061b      	lsls	r3, r3, #24
    13b4:	2480      	movs	r4, #128	; 0x80
    13b6:	0264      	lsls	r4, r4, #9
    13b8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    13ba:	7854      	ldrb	r4, [r2, #1]
    13bc:	2502      	movs	r5, #2
    13be:	43ac      	bics	r4, r5
    13c0:	d106      	bne.n	13d0 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    13c2:	7894      	ldrb	r4, [r2, #2]
    13c4:	2c00      	cmp	r4, #0
    13c6:	d120      	bne.n	140a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    13c8:	2480      	movs	r4, #128	; 0x80
    13ca:	02a4      	lsls	r4, r4, #10
    13cc:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    13ce:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    13d0:	7854      	ldrb	r4, [r2, #1]
    13d2:	3c01      	subs	r4, #1
    13d4:	2c01      	cmp	r4, #1
    13d6:	d91c      	bls.n	1412 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    13d8:	040d      	lsls	r5, r1, #16
    13da:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    13dc:	24a0      	movs	r4, #160	; 0xa0
    13de:	05e4      	lsls	r4, r4, #23
    13e0:	432c      	orrs	r4, r5
    13e2:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    13e4:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    13e6:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    13e8:	24d0      	movs	r4, #208	; 0xd0
    13ea:	0624      	lsls	r4, r4, #24
    13ec:	432c      	orrs	r4, r5
    13ee:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    13f0:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    13f2:	78d4      	ldrb	r4, [r2, #3]
    13f4:	2c00      	cmp	r4, #0
    13f6:	d122      	bne.n	143e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    13f8:	035b      	lsls	r3, r3, #13
    13fa:	d51c      	bpl.n	1436 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    13fc:	7893      	ldrb	r3, [r2, #2]
    13fe:	2b01      	cmp	r3, #1
    1400:	d01e      	beq.n	1440 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1402:	6141      	str	r1, [r0, #20]
    1404:	e017      	b.n	1436 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1406:	2300      	movs	r3, #0
    1408:	e7d7      	b.n	13ba <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    140a:	24c0      	movs	r4, #192	; 0xc0
    140c:	02e4      	lsls	r4, r4, #11
    140e:	4323      	orrs	r3, r4
    1410:	e7dd      	b.n	13ce <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1412:	4c0d      	ldr	r4, [pc, #52]	; (1448 <_system_pinmux_config+0xa4>)
    1414:	4023      	ands	r3, r4
    1416:	e7df      	b.n	13d8 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1418:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    141a:	040c      	lsls	r4, r1, #16
    141c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    141e:	23a0      	movs	r3, #160	; 0xa0
    1420:	05db      	lsls	r3, r3, #23
    1422:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1424:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1426:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1428:	23d0      	movs	r3, #208	; 0xd0
    142a:	061b      	lsls	r3, r3, #24
    142c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    142e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1430:	78d3      	ldrb	r3, [r2, #3]
    1432:	2b00      	cmp	r3, #0
    1434:	d103      	bne.n	143e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1436:	7853      	ldrb	r3, [r2, #1]
    1438:	3b01      	subs	r3, #1
    143a:	2b01      	cmp	r3, #1
    143c:	d902      	bls.n	1444 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    143e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1440:	6181      	str	r1, [r0, #24]
    1442:	e7f8      	b.n	1436 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1444:	6081      	str	r1, [r0, #8]
}
    1446:	e7fa      	b.n	143e <_system_pinmux_config+0x9a>
    1448:	fffbffff 	.word	0xfffbffff

0000144c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    144c:	b510      	push	{r4, lr}
    144e:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1450:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1452:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1454:	2900      	cmp	r1, #0
    1456:	d104      	bne.n	1462 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1458:	0943      	lsrs	r3, r0, #5
    145a:	01db      	lsls	r3, r3, #7
    145c:	4905      	ldr	r1, [pc, #20]	; (1474 <system_pinmux_pin_set_config+0x28>)
    145e:	468c      	mov	ip, r1
    1460:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1462:	241f      	movs	r4, #31
    1464:	4020      	ands	r0, r4
    1466:	2101      	movs	r1, #1
    1468:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    146a:	0018      	movs	r0, r3
    146c:	4b02      	ldr	r3, [pc, #8]	; (1478 <system_pinmux_pin_set_config+0x2c>)
    146e:	4798      	blx	r3
}
    1470:	bd10      	pop	{r4, pc}
    1472:	46c0      	nop			; (mov r8, r8)
    1474:	41004400 	.word	0x41004400
    1478:	000013a5 	.word	0x000013a5

0000147c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    147c:	4770      	bx	lr
	...

00001480 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1480:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1482:	4b05      	ldr	r3, [pc, #20]	; (1498 <system_init+0x18>)
    1484:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1486:	4b05      	ldr	r3, [pc, #20]	; (149c <system_init+0x1c>)
    1488:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    148a:	4b05      	ldr	r3, [pc, #20]	; (14a0 <system_init+0x20>)
    148c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    148e:	4b05      	ldr	r3, [pc, #20]	; (14a4 <system_init+0x24>)
    1490:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1492:	4b05      	ldr	r3, [pc, #20]	; (14a8 <system_init+0x28>)
    1494:	4798      	blx	r3
}
    1496:	bd10      	pop	{r4, pc}
    1498:	00001085 	.word	0x00001085
    149c:	00000eb1 	.word	0x00000eb1
    14a0:	0000147d 	.word	0x0000147d
    14a4:	0000147d 	.word	0x0000147d
    14a8:	0000147d 	.word	0x0000147d

000014ac <main>:
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
}


int main (void)
{
    14ac:	b570      	push	{r4, r5, r6, lr}
    14ae:	b092      	sub	sp, #72	; 0x48
	system_init();
    14b0:	4b7a      	ldr	r3, [pc, #488]	; (169c <main+0x1f0>)
    14b2:	4798      	blx	r3
	delay_init();
    14b4:	4b7a      	ldr	r3, [pc, #488]	; (16a0 <main+0x1f4>)
    14b6:	4798      	blx	r3
	config->input_pull = PORT_PIN_PULL_UP;
    14b8:	2301      	movs	r3, #1
    14ba:	466a      	mov	r2, sp
    14bc:	7053      	strb	r3, [r2, #1]
	config->powersave  = false;
    14be:	2400      	movs	r4, #0
    14c0:	7094      	strb	r4, [r2, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    14c2:	7013      	strb	r3, [r2, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    14c4:	4669      	mov	r1, sp
    14c6:	2013      	movs	r0, #19
    14c8:	4b76      	ldr	r3, [pc, #472]	; (16a4 <main+0x1f8>)
    14ca:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    14cc:	2280      	movs	r2, #128	; 0x80
    14ce:	0312      	lsls	r2, r2, #12
    14d0:	4b75      	ldr	r3, [pc, #468]	; (16a8 <main+0x1fc>)
    14d2:	619a      	str	r2, [r3, #24]
	
	uint16_t timeout = 0;
	uint8_t run = 1;
	uint16_t i_am_master = 0;
	
	struct i2c_master_packet packet_master = {
    14d4:	aa0f      	add	r2, sp, #60	; 0x3c
    14d6:	4b75      	ldr	r3, [pc, #468]	; (16ac <main+0x200>)
    14d8:	cb23      	ldmia	r3!, {r0, r1, r5}
    14da:	c223      	stmia	r2!, {r0, r1, r5}
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code = 0x00,
	};
	
	struct i2c_slave_packet packet_slave = {
    14dc:	aa0d      	add	r2, sp, #52	; 0x34
    14de:	cb03      	ldmia	r3!, {r0, r1}
    14e0:	c203      	stmia	r2!, {r0, r1}
		.data = write_buffer,
	};
	
	enum status_code status = STATUS_BUSY;
	
	delay_ms(2000);
    14e2:	20fa      	movs	r0, #250	; 0xfa
    14e4:	00c0      	lsls	r0, r0, #3
    14e6:	4b72      	ldr	r3, [pc, #456]	; (16b0 <main+0x204>)
    14e8:	4798      	blx	r3
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
    14ea:	466b      	mov	r3, sp
    14ec:	701c      	strb	r4, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    14ee:	2380      	movs	r3, #128	; 0x80
    14f0:	039b      	lsls	r3, r3, #14
    14f2:	9301      	str	r3, [sp, #4]
	config->buffer_timeout = 65535;
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    14f4:	2300      	movs	r3, #0
    14f6:	466a      	mov	r2, sp
    14f8:	8154      	strh	r4, [r2, #10]
	config->address = 0;
	config->address_mask = 0;
    14fa:	81d4      	strh	r4, [r2, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
    14fc:	7413      	strb	r3, [r2, #16]
#endif
	config->enable_general_call_address = false;
    14fe:	7453      	strb	r3, [r2, #17]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    1500:	9405      	str	r4, [sp, #20]
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
#endif
	config->generator_source = GCLK_GENERATOR_0;
    1502:	7613      	strb	r3, [r2, #24]
	config->run_in_standby = false;
    1504:	7653      	strb	r3, [r2, #25]
	config->pinmux_pad0 = PINMUX_DEFAULT;
	config->pinmux_pad1 = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    1506:	2224      	movs	r2, #36	; 0x24
    1508:	4669      	mov	r1, sp
    150a:	548b      	strb	r3, [r1, r2]
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    150c:	3201      	adds	r2, #1
    150e:	548b      	strb	r3, [r1, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    1510:	3201      	adds	r2, #1
    1512:	548b      	strb	r3, [r1, r2]
	config_i2c_slave.address = SLAVE_ADDRESS;
    1514:	2312      	movs	r3, #18
    1516:	466a      	mov	r2, sp
    1518:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    151a:	4b66      	ldr	r3, [pc, #408]	; (16b4 <main+0x208>)
    151c:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    151e:	4b66      	ldr	r3, [pc, #408]	; (16b8 <main+0x20c>)
    1520:	9308      	str	r3, [sp, #32]
	config_i2c_slave.buffer_timeout = 1000;
    1522:	23fa      	movs	r3, #250	; 0xfa
    1524:	009b      	lsls	r3, r3, #2
    1526:	810b      	strh	r3, [r1, #8]
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
    1528:	4c64      	ldr	r4, [pc, #400]	; (16bc <main+0x210>)
    152a:	4965      	ldr	r1, [pc, #404]	; (16c0 <main+0x214>)
    152c:	0020      	movs	r0, r4
    152e:	4b65      	ldr	r3, [pc, #404]	; (16c4 <main+0x218>)
    1530:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    1532:	6823      	ldr	r3, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    1534:	2203      	movs	r2, #3
    1536:	69d9      	ldr	r1, [r3, #28]
	while (i2c_slave_is_syncing(module)) {
    1538:	420a      	tst	r2, r1
    153a:	d1fc      	bne.n	1536 <main+0x8a>

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    153c:	681a      	ldr	r2, [r3, #0]
    153e:	2102      	movs	r1, #2
    1540:	430a      	orrs	r2, r1
    1542:	601a      	str	r2, [r3, #0]
	
	while (run)
	{
		configure_i2c_slave();
		packet_slave.data = read_buffer;
    1544:	4b60      	ldr	r3, [pc, #384]	; (16c8 <main+0x21c>)
    1546:	930e      	str	r3, [sp, #56]	; 0x38
		while (i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave) != STATUS_OK)
    1548:	2400      	movs	r4, #0
    154a:	4d5c      	ldr	r5, [pc, #368]	; (16bc <main+0x210>)
    154c:	4e5f      	ldr	r6, [pc, #380]	; (16cc <main+0x220>)
    154e:	e004      	b.n	155a <main+0xae>
		{
			if (timeout++ == TIMEOUT)
    1550:	3401      	adds	r4, #1
    1552:	b2a4      	uxth	r4, r4
    1554:	4b5e      	ldr	r3, [pc, #376]	; (16d0 <main+0x224>)
    1556:	429c      	cmp	r4, r3
    1558:	d008      	beq.n	156c <main+0xc0>
		while (i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave) != STATUS_OK)
    155a:	a90d      	add	r1, sp, #52	; 0x34
    155c:	0028      	movs	r0, r5
    155e:	47b0      	blx	r6
    1560:	2800      	cmp	r0, #0
    1562:	d1f5      	bne.n	1550 <main+0xa4>
			{
				i_am_master = 0;
			}
		}
		
		if (i_am_master)
    1564:	23fa      	movs	r3, #250	; 0xfa
    1566:	009b      	lsls	r3, r3, #2
    1568:	429c      	cmp	r4, r3
    156a:	d01f      	beq.n	15ac <main+0x100>
			}
		}
		else
		{
	
			packet_slave.data = read_buffer;
    156c:	4b56      	ldr	r3, [pc, #344]	; (16c8 <main+0x21c>)
    156e:	930e      	str	r3, [sp, #56]	; 0x38
			while (read_buffer[MSG_TYPE] != I_AM_MASTER)
    1570:	781b      	ldrb	r3, [r3, #0]
    1572:	2ba0      	cmp	r3, #160	; 0xa0
    1574:	d008      	beq.n	1588 <main+0xdc>
			{
				i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave);
    1576:	4e51      	ldr	r6, [pc, #324]	; (16bc <main+0x210>)
    1578:	4d54      	ldr	r5, [pc, #336]	; (16cc <main+0x220>)
			while (read_buffer[MSG_TYPE] != I_AM_MASTER)
    157a:	4c53      	ldr	r4, [pc, #332]	; (16c8 <main+0x21c>)
				i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave);
    157c:	a90d      	add	r1, sp, #52	; 0x34
    157e:	0030      	movs	r0, r6
    1580:	47a8      	blx	r5
			while (read_buffer[MSG_TYPE] != I_AM_MASTER)
    1582:	7823      	ldrb	r3, [r4, #0]
    1584:	2ba0      	cmp	r3, #160	; 0xa0
    1586:	d1f9      	bne.n	157c <main+0xd0>
			}
			//uint8_t master_address = read_buffer[DATA];
			
			write_buffer[MSG_TYPE] = I_AM_SLAVE;
    1588:	4b52      	ldr	r3, [pc, #328]	; (16d4 <main+0x228>)
    158a:	22a1      	movs	r2, #161	; 0xa1
    158c:	701a      	strb	r2, [r3, #0]
			write_buffer[DATA] = NO_DATA;
    158e:	325e      	adds	r2, #94	; 0x5e
    1590:	705a      	strb	r2, [r3, #1]
			packet_slave.data = write_buffer;
    1592:	930e      	str	r3, [sp, #56]	; 0x38
			
			while (status != STATUS_OK)
			{
				status = i2c_slave_write_packet_wait(&i2c_slave_instance, &packet_slave);
    1594:	4d49      	ldr	r5, [pc, #292]	; (16bc <main+0x210>)
    1596:	4c50      	ldr	r4, [pc, #320]	; (16d8 <main+0x22c>)
    1598:	a90d      	add	r1, sp, #52	; 0x34
    159a:	0028      	movs	r0, r5
    159c:	47a0      	blx	r4
			while (status != STATUS_OK)
    159e:	2800      	cmp	r0, #0
    15a0:	d1fa      	bne.n	1598 <main+0xec>
    15a2:	2280      	movs	r2, #128	; 0x80
    15a4:	0312      	lsls	r2, r2, #12
    15a6:	4b40      	ldr	r3, [pc, #256]	; (16a8 <main+0x1fc>)
    15a8:	619a      	str	r2, [r3, #24]
    15aa:	e7fe      	b.n	15aa <main+0xfe>
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    15ac:	2364      	movs	r3, #100	; 0x64
    15ae:	9300      	str	r3, [sp, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    15b0:	4b4a      	ldr	r3, [pc, #296]	; (16dc <main+0x230>)
    15b2:	9301      	str	r3, [sp, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    15b4:	2300      	movs	r3, #0
    15b6:	9302      	str	r3, [sp, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    15b8:	466a      	mov	r2, sp
    15ba:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    15bc:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    15be:	2280      	movs	r2, #128	; 0x80
    15c0:	0392      	lsls	r2, r2, #14
    15c2:	9204      	str	r2, [sp, #16]
	config->buffer_timeout   = 65535;
    15c4:	2201      	movs	r2, #1
    15c6:	4252      	negs	r2, r2
    15c8:	4669      	mov	r1, sp
    15ca:	82ca      	strh	r2, [r1, #22]
	config->unknown_bus_state_timeout = 65535;
    15cc:	828a      	strh	r2, [r1, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    15ce:	3225      	adds	r2, #37	; 0x25
    15d0:	548b      	strb	r3, [r1, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    15d2:	930a      	str	r3, [sp, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    15d4:	3208      	adds	r2, #8
    15d6:	548b      	strb	r3, [r1, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    15d8:	3201      	adds	r2, #1
    15da:	548b      	strb	r3, [r1, r2]
	config->master_scl_low_extend_timeout  = false;
    15dc:	3201      	adds	r2, #1
    15de:	548b      	strb	r3, [r1, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    15e0:	33d7      	adds	r3, #215	; 0xd7
    15e2:	466a      	mov	r2, sp
    15e4:	860b      	strh	r3, [r1, #48]	; 0x30
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    15e6:	4b33      	ldr	r3, [pc, #204]	; (16b4 <main+0x208>)
    15e8:	9307      	str	r3, [sp, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    15ea:	4b33      	ldr	r3, [pc, #204]	; (16b8 <main+0x20c>)
    15ec:	9308      	str	r3, [sp, #32]
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master);
    15ee:	4c3c      	ldr	r4, [pc, #240]	; (16e0 <main+0x234>)
    15f0:	4933      	ldr	r1, [pc, #204]	; (16c0 <main+0x214>)
    15f2:	0020      	movs	r0, r4
    15f4:	4b3b      	ldr	r3, [pc, #236]	; (16e4 <main+0x238>)
    15f6:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    15f8:	6823      	ldr	r3, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    15fa:	2207      	movs	r2, #7
    15fc:	69d9      	ldr	r1, [r3, #28]
	while (i2c_master_is_syncing(module)) {
    15fe:	420a      	tst	r2, r1
    1600:	d1fc      	bne.n	15fc <main+0x150>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1602:	681a      	ldr	r2, [r3, #0]
    1604:	2102      	movs	r1, #2
    1606:	430a      	orrs	r2, r1
    1608:	601a      	str	r2, [r3, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    160a:	4a35      	ldr	r2, [pc, #212]	; (16e0 <main+0x234>)
    160c:	88d0      	ldrh	r0, [r2, #6]
	uint32_t timeout_counter = 0;
    160e:	2200      	movs	r2, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1610:	310e      	adds	r1, #14
    1612:	8b5c      	ldrh	r4, [r3, #26]
    1614:	420c      	tst	r4, r1
    1616:	d104      	bne.n	1622 <main+0x176>
		timeout_counter++;
    1618:	3201      	adds	r2, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    161a:	4282      	cmp	r2, r0
    161c:	d3f9      	bcc.n	1612 <main+0x166>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    161e:	2210      	movs	r2, #16
    1620:	835a      	strh	r2, [r3, #26]
			packet_master.address = SLAVE_1_ADDRESS;
    1622:	aa0f      	add	r2, sp, #60	; 0x3c
    1624:	2301      	movs	r3, #1
    1626:	8013      	strh	r3, [r2, #0]
			write_buffer[MSG_TYPE] = I_AM_MASTER;
    1628:	4b2a      	ldr	r3, [pc, #168]	; (16d4 <main+0x228>)
    162a:	21a0      	movs	r1, #160	; 0xa0
    162c:	7019      	strb	r1, [r3, #0]
			write_buffer[DATA] = MY_ADDRESS;
    162e:	2100      	movs	r1, #0
    1630:	7059      	strb	r1, [r3, #1]
			packet_master.data = write_buffer;
    1632:	9310      	str	r3, [sp, #64]	; 0x40
				status = i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
    1634:	4d2a      	ldr	r5, [pc, #168]	; (16e0 <main+0x234>)
    1636:	4c2c      	ldr	r4, [pc, #176]	; (16e8 <main+0x23c>)
    1638:	a90f      	add	r1, sp, #60	; 0x3c
    163a:	0028      	movs	r0, r5
    163c:	47a0      	blx	r4
			while (status != STATUS_OK)
    163e:	2800      	cmp	r0, #0
    1640:	d1fa      	bne.n	1638 <main+0x18c>
			packet_master.data = read_buffer;
    1642:	4b21      	ldr	r3, [pc, #132]	; (16c8 <main+0x21c>)
    1644:	9310      	str	r3, [sp, #64]	; 0x40
			while (read_buffer[MSG_TYPE] != I_AM_SLAVE)
    1646:	781b      	ldrb	r3, [r3, #0]
    1648:	2ba1      	cmp	r3, #161	; 0xa1
    164a:	d008      	beq.n	165e <main+0x1b2>
				i2c_master_read_packet_wait(&i2c_master_instance, &packet_master);
    164c:	4e24      	ldr	r6, [pc, #144]	; (16e0 <main+0x234>)
    164e:	4d27      	ldr	r5, [pc, #156]	; (16ec <main+0x240>)
			while (read_buffer[MSG_TYPE] != I_AM_SLAVE)
    1650:	4c1d      	ldr	r4, [pc, #116]	; (16c8 <main+0x21c>)
				i2c_master_read_packet_wait(&i2c_master_instance, &packet_master);
    1652:	a90f      	add	r1, sp, #60	; 0x3c
    1654:	0030      	movs	r0, r6
    1656:	47a8      	blx	r5
			while (read_buffer[MSG_TYPE] != I_AM_SLAVE)
    1658:	7823      	ldrb	r3, [r4, #0]
    165a:	2ba1      	cmp	r3, #161	; 0xa1
    165c:	d1f9      	bne.n	1652 <main+0x1a6>
			packet_master.data = read_buffer;
    165e:	4b1a      	ldr	r3, [pc, #104]	; (16c8 <main+0x21c>)
    1660:	9310      	str	r3, [sp, #64]	; 0x40
			while (read_buffer[MSG_TYPE] != I_AM_READY)
    1662:	781b      	ldrb	r3, [r3, #0]
    1664:	2ba2      	cmp	r3, #162	; 0xa2
    1666:	d008      	beq.n	167a <main+0x1ce>
				i2c_master_read_packet_wait(&i2c_master_instance, &packet_master);
    1668:	4e1d      	ldr	r6, [pc, #116]	; (16e0 <main+0x234>)
    166a:	4d20      	ldr	r5, [pc, #128]	; (16ec <main+0x240>)
			while (read_buffer[MSG_TYPE] != I_AM_READY)
    166c:	4c16      	ldr	r4, [pc, #88]	; (16c8 <main+0x21c>)
				i2c_master_read_packet_wait(&i2c_master_instance, &packet_master);
    166e:	a90f      	add	r1, sp, #60	; 0x3c
    1670:	0030      	movs	r0, r6
    1672:	47a8      	blx	r5
			while (read_buffer[MSG_TYPE] != I_AM_READY)
    1674:	7823      	ldrb	r3, [r4, #0]
    1676:	2ba2      	cmp	r3, #162	; 0xa2
    1678:	d1f9      	bne.n	166e <main+0x1c2>
			write_buffer[MSG_TYPE] = INFO_MSG;
    167a:	4b16      	ldr	r3, [pc, #88]	; (16d4 <main+0x228>)
    167c:	22a4      	movs	r2, #164	; 0xa4
    167e:	701a      	strb	r2, [r3, #0]
			write_buffer[DATA] = INFO;
    1680:	3a60      	subs	r2, #96	; 0x60
    1682:	705a      	strb	r2, [r3, #1]
			packet_master.data = write_buffer;
    1684:	9310      	str	r3, [sp, #64]	; 0x40
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1686:	2280      	movs	r2, #128	; 0x80
    1688:	0312      	lsls	r2, r2, #12
    168a:	4b07      	ldr	r3, [pc, #28]	; (16a8 <main+0x1fc>)
    168c:	615a      	str	r2, [r3, #20]
				i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
    168e:	4d14      	ldr	r5, [pc, #80]	; (16e0 <main+0x234>)
    1690:	4c15      	ldr	r4, [pc, #84]	; (16e8 <main+0x23c>)
    1692:	a90f      	add	r1, sp, #60	; 0x3c
    1694:	0028      	movs	r0, r5
    1696:	47a0      	blx	r4
    1698:	e7fb      	b.n	1692 <main+0x1e6>
    169a:	46c0      	nop			; (mov r8, r8)
    169c:	00001481 	.word	0x00001481
    16a0:	00000dd5 	.word	0x00000dd5
    16a4:	00000ee9 	.word	0x00000ee9
    16a8:	41004400 	.word	0x41004400
    16ac:	00003178 	.word	0x00003178
    16b0:	00000e15 	.word	0x00000e15
    16b4:	00100002 	.word	0x00100002
    16b8:	00110002 	.word	0x00110002
    16bc:	20000060 	.word	0x20000060
    16c0:	42000c00 	.word	0x42000c00
    16c4:	0000084d 	.word	0x0000084d
    16c8:	20000050 	.word	0x20000050
    16cc:	00000ac1 	.word	0x00000ac1
    16d0:	000003e9 	.word	0x000003e9
    16d4:	2000000c 	.word	0x2000000c
    16d8:	0000099d 	.word	0x0000099d
    16dc:	00000d48 	.word	0x00000d48
    16e0:	20000054 	.word	0x20000054
    16e4:	00000209 	.word	0x00000209
    16e8:	000007f5 	.word	0x000007f5
    16ec:	000007e1 	.word	0x000007e1

000016f0 <__udivsi3>:
    16f0:	2200      	movs	r2, #0
    16f2:	0843      	lsrs	r3, r0, #1
    16f4:	428b      	cmp	r3, r1
    16f6:	d374      	bcc.n	17e2 <__udivsi3+0xf2>
    16f8:	0903      	lsrs	r3, r0, #4
    16fa:	428b      	cmp	r3, r1
    16fc:	d35f      	bcc.n	17be <__udivsi3+0xce>
    16fe:	0a03      	lsrs	r3, r0, #8
    1700:	428b      	cmp	r3, r1
    1702:	d344      	bcc.n	178e <__udivsi3+0x9e>
    1704:	0b03      	lsrs	r3, r0, #12
    1706:	428b      	cmp	r3, r1
    1708:	d328      	bcc.n	175c <__udivsi3+0x6c>
    170a:	0c03      	lsrs	r3, r0, #16
    170c:	428b      	cmp	r3, r1
    170e:	d30d      	bcc.n	172c <__udivsi3+0x3c>
    1710:	22ff      	movs	r2, #255	; 0xff
    1712:	0209      	lsls	r1, r1, #8
    1714:	ba12      	rev	r2, r2
    1716:	0c03      	lsrs	r3, r0, #16
    1718:	428b      	cmp	r3, r1
    171a:	d302      	bcc.n	1722 <__udivsi3+0x32>
    171c:	1212      	asrs	r2, r2, #8
    171e:	0209      	lsls	r1, r1, #8
    1720:	d065      	beq.n	17ee <__udivsi3+0xfe>
    1722:	0b03      	lsrs	r3, r0, #12
    1724:	428b      	cmp	r3, r1
    1726:	d319      	bcc.n	175c <__udivsi3+0x6c>
    1728:	e000      	b.n	172c <__udivsi3+0x3c>
    172a:	0a09      	lsrs	r1, r1, #8
    172c:	0bc3      	lsrs	r3, r0, #15
    172e:	428b      	cmp	r3, r1
    1730:	d301      	bcc.n	1736 <__udivsi3+0x46>
    1732:	03cb      	lsls	r3, r1, #15
    1734:	1ac0      	subs	r0, r0, r3
    1736:	4152      	adcs	r2, r2
    1738:	0b83      	lsrs	r3, r0, #14
    173a:	428b      	cmp	r3, r1
    173c:	d301      	bcc.n	1742 <__udivsi3+0x52>
    173e:	038b      	lsls	r3, r1, #14
    1740:	1ac0      	subs	r0, r0, r3
    1742:	4152      	adcs	r2, r2
    1744:	0b43      	lsrs	r3, r0, #13
    1746:	428b      	cmp	r3, r1
    1748:	d301      	bcc.n	174e <__udivsi3+0x5e>
    174a:	034b      	lsls	r3, r1, #13
    174c:	1ac0      	subs	r0, r0, r3
    174e:	4152      	adcs	r2, r2
    1750:	0b03      	lsrs	r3, r0, #12
    1752:	428b      	cmp	r3, r1
    1754:	d301      	bcc.n	175a <__udivsi3+0x6a>
    1756:	030b      	lsls	r3, r1, #12
    1758:	1ac0      	subs	r0, r0, r3
    175a:	4152      	adcs	r2, r2
    175c:	0ac3      	lsrs	r3, r0, #11
    175e:	428b      	cmp	r3, r1
    1760:	d301      	bcc.n	1766 <__udivsi3+0x76>
    1762:	02cb      	lsls	r3, r1, #11
    1764:	1ac0      	subs	r0, r0, r3
    1766:	4152      	adcs	r2, r2
    1768:	0a83      	lsrs	r3, r0, #10
    176a:	428b      	cmp	r3, r1
    176c:	d301      	bcc.n	1772 <__udivsi3+0x82>
    176e:	028b      	lsls	r3, r1, #10
    1770:	1ac0      	subs	r0, r0, r3
    1772:	4152      	adcs	r2, r2
    1774:	0a43      	lsrs	r3, r0, #9
    1776:	428b      	cmp	r3, r1
    1778:	d301      	bcc.n	177e <__udivsi3+0x8e>
    177a:	024b      	lsls	r3, r1, #9
    177c:	1ac0      	subs	r0, r0, r3
    177e:	4152      	adcs	r2, r2
    1780:	0a03      	lsrs	r3, r0, #8
    1782:	428b      	cmp	r3, r1
    1784:	d301      	bcc.n	178a <__udivsi3+0x9a>
    1786:	020b      	lsls	r3, r1, #8
    1788:	1ac0      	subs	r0, r0, r3
    178a:	4152      	adcs	r2, r2
    178c:	d2cd      	bcs.n	172a <__udivsi3+0x3a>
    178e:	09c3      	lsrs	r3, r0, #7
    1790:	428b      	cmp	r3, r1
    1792:	d301      	bcc.n	1798 <__udivsi3+0xa8>
    1794:	01cb      	lsls	r3, r1, #7
    1796:	1ac0      	subs	r0, r0, r3
    1798:	4152      	adcs	r2, r2
    179a:	0983      	lsrs	r3, r0, #6
    179c:	428b      	cmp	r3, r1
    179e:	d301      	bcc.n	17a4 <__udivsi3+0xb4>
    17a0:	018b      	lsls	r3, r1, #6
    17a2:	1ac0      	subs	r0, r0, r3
    17a4:	4152      	adcs	r2, r2
    17a6:	0943      	lsrs	r3, r0, #5
    17a8:	428b      	cmp	r3, r1
    17aa:	d301      	bcc.n	17b0 <__udivsi3+0xc0>
    17ac:	014b      	lsls	r3, r1, #5
    17ae:	1ac0      	subs	r0, r0, r3
    17b0:	4152      	adcs	r2, r2
    17b2:	0903      	lsrs	r3, r0, #4
    17b4:	428b      	cmp	r3, r1
    17b6:	d301      	bcc.n	17bc <__udivsi3+0xcc>
    17b8:	010b      	lsls	r3, r1, #4
    17ba:	1ac0      	subs	r0, r0, r3
    17bc:	4152      	adcs	r2, r2
    17be:	08c3      	lsrs	r3, r0, #3
    17c0:	428b      	cmp	r3, r1
    17c2:	d301      	bcc.n	17c8 <__udivsi3+0xd8>
    17c4:	00cb      	lsls	r3, r1, #3
    17c6:	1ac0      	subs	r0, r0, r3
    17c8:	4152      	adcs	r2, r2
    17ca:	0883      	lsrs	r3, r0, #2
    17cc:	428b      	cmp	r3, r1
    17ce:	d301      	bcc.n	17d4 <__udivsi3+0xe4>
    17d0:	008b      	lsls	r3, r1, #2
    17d2:	1ac0      	subs	r0, r0, r3
    17d4:	4152      	adcs	r2, r2
    17d6:	0843      	lsrs	r3, r0, #1
    17d8:	428b      	cmp	r3, r1
    17da:	d301      	bcc.n	17e0 <__udivsi3+0xf0>
    17dc:	004b      	lsls	r3, r1, #1
    17de:	1ac0      	subs	r0, r0, r3
    17e0:	4152      	adcs	r2, r2
    17e2:	1a41      	subs	r1, r0, r1
    17e4:	d200      	bcs.n	17e8 <__udivsi3+0xf8>
    17e6:	4601      	mov	r1, r0
    17e8:	4152      	adcs	r2, r2
    17ea:	4610      	mov	r0, r2
    17ec:	4770      	bx	lr
    17ee:	e7ff      	b.n	17f0 <__udivsi3+0x100>
    17f0:	b501      	push	{r0, lr}
    17f2:	2000      	movs	r0, #0
    17f4:	f000 f806 	bl	1804 <__aeabi_idiv0>
    17f8:	bd02      	pop	{r1, pc}
    17fa:	46c0      	nop			; (mov r8, r8)

000017fc <__aeabi_uidivmod>:
    17fc:	2900      	cmp	r1, #0
    17fe:	d0f7      	beq.n	17f0 <__udivsi3+0x100>
    1800:	e776      	b.n	16f0 <__udivsi3>
    1802:	4770      	bx	lr

00001804 <__aeabi_idiv0>:
    1804:	4770      	bx	lr
    1806:	46c0      	nop			; (mov r8, r8)

00001808 <__aeabi_dadd>:
    1808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    180a:	4645      	mov	r5, r8
    180c:	46de      	mov	lr, fp
    180e:	4657      	mov	r7, sl
    1810:	464e      	mov	r6, r9
    1812:	030c      	lsls	r4, r1, #12
    1814:	b5e0      	push	{r5, r6, r7, lr}
    1816:	004e      	lsls	r6, r1, #1
    1818:	0fc9      	lsrs	r1, r1, #31
    181a:	4688      	mov	r8, r1
    181c:	000d      	movs	r5, r1
    181e:	0a61      	lsrs	r1, r4, #9
    1820:	0f44      	lsrs	r4, r0, #29
    1822:	430c      	orrs	r4, r1
    1824:	00c7      	lsls	r7, r0, #3
    1826:	0319      	lsls	r1, r3, #12
    1828:	0058      	lsls	r0, r3, #1
    182a:	0fdb      	lsrs	r3, r3, #31
    182c:	469b      	mov	fp, r3
    182e:	0a4b      	lsrs	r3, r1, #9
    1830:	0f51      	lsrs	r1, r2, #29
    1832:	430b      	orrs	r3, r1
    1834:	0d76      	lsrs	r6, r6, #21
    1836:	0d40      	lsrs	r0, r0, #21
    1838:	0019      	movs	r1, r3
    183a:	00d2      	lsls	r2, r2, #3
    183c:	45d8      	cmp	r8, fp
    183e:	d100      	bne.n	1842 <__aeabi_dadd+0x3a>
    1840:	e0ae      	b.n	19a0 <__aeabi_dadd+0x198>
    1842:	1a35      	subs	r5, r6, r0
    1844:	2d00      	cmp	r5, #0
    1846:	dc00      	bgt.n	184a <__aeabi_dadd+0x42>
    1848:	e0f6      	b.n	1a38 <__aeabi_dadd+0x230>
    184a:	2800      	cmp	r0, #0
    184c:	d10f      	bne.n	186e <__aeabi_dadd+0x66>
    184e:	4313      	orrs	r3, r2
    1850:	d100      	bne.n	1854 <__aeabi_dadd+0x4c>
    1852:	e0db      	b.n	1a0c <__aeabi_dadd+0x204>
    1854:	1e6b      	subs	r3, r5, #1
    1856:	2b00      	cmp	r3, #0
    1858:	d000      	beq.n	185c <__aeabi_dadd+0x54>
    185a:	e137      	b.n	1acc <__aeabi_dadd+0x2c4>
    185c:	1aba      	subs	r2, r7, r2
    185e:	4297      	cmp	r7, r2
    1860:	41bf      	sbcs	r7, r7
    1862:	1a64      	subs	r4, r4, r1
    1864:	427f      	negs	r7, r7
    1866:	1be4      	subs	r4, r4, r7
    1868:	2601      	movs	r6, #1
    186a:	0017      	movs	r7, r2
    186c:	e024      	b.n	18b8 <__aeabi_dadd+0xb0>
    186e:	4bc6      	ldr	r3, [pc, #792]	; (1b88 <__aeabi_dadd+0x380>)
    1870:	429e      	cmp	r6, r3
    1872:	d04d      	beq.n	1910 <__aeabi_dadd+0x108>
    1874:	2380      	movs	r3, #128	; 0x80
    1876:	041b      	lsls	r3, r3, #16
    1878:	4319      	orrs	r1, r3
    187a:	2d38      	cmp	r5, #56	; 0x38
    187c:	dd00      	ble.n	1880 <__aeabi_dadd+0x78>
    187e:	e107      	b.n	1a90 <__aeabi_dadd+0x288>
    1880:	2d1f      	cmp	r5, #31
    1882:	dd00      	ble.n	1886 <__aeabi_dadd+0x7e>
    1884:	e138      	b.n	1af8 <__aeabi_dadd+0x2f0>
    1886:	2020      	movs	r0, #32
    1888:	1b43      	subs	r3, r0, r5
    188a:	469a      	mov	sl, r3
    188c:	000b      	movs	r3, r1
    188e:	4650      	mov	r0, sl
    1890:	4083      	lsls	r3, r0
    1892:	4699      	mov	r9, r3
    1894:	0013      	movs	r3, r2
    1896:	4648      	mov	r0, r9
    1898:	40eb      	lsrs	r3, r5
    189a:	4318      	orrs	r0, r3
    189c:	0003      	movs	r3, r0
    189e:	4650      	mov	r0, sl
    18a0:	4082      	lsls	r2, r0
    18a2:	1e50      	subs	r0, r2, #1
    18a4:	4182      	sbcs	r2, r0
    18a6:	40e9      	lsrs	r1, r5
    18a8:	431a      	orrs	r2, r3
    18aa:	1aba      	subs	r2, r7, r2
    18ac:	1a61      	subs	r1, r4, r1
    18ae:	4297      	cmp	r7, r2
    18b0:	41a4      	sbcs	r4, r4
    18b2:	0017      	movs	r7, r2
    18b4:	4264      	negs	r4, r4
    18b6:	1b0c      	subs	r4, r1, r4
    18b8:	0223      	lsls	r3, r4, #8
    18ba:	d562      	bpl.n	1982 <__aeabi_dadd+0x17a>
    18bc:	0264      	lsls	r4, r4, #9
    18be:	0a65      	lsrs	r5, r4, #9
    18c0:	2d00      	cmp	r5, #0
    18c2:	d100      	bne.n	18c6 <__aeabi_dadd+0xbe>
    18c4:	e0df      	b.n	1a86 <__aeabi_dadd+0x27e>
    18c6:	0028      	movs	r0, r5
    18c8:	f001 fbe4 	bl	3094 <__clzsi2>
    18cc:	0003      	movs	r3, r0
    18ce:	3b08      	subs	r3, #8
    18d0:	2b1f      	cmp	r3, #31
    18d2:	dd00      	ble.n	18d6 <__aeabi_dadd+0xce>
    18d4:	e0d2      	b.n	1a7c <__aeabi_dadd+0x274>
    18d6:	2220      	movs	r2, #32
    18d8:	003c      	movs	r4, r7
    18da:	1ad2      	subs	r2, r2, r3
    18dc:	409d      	lsls	r5, r3
    18de:	40d4      	lsrs	r4, r2
    18e0:	409f      	lsls	r7, r3
    18e2:	4325      	orrs	r5, r4
    18e4:	429e      	cmp	r6, r3
    18e6:	dd00      	ble.n	18ea <__aeabi_dadd+0xe2>
    18e8:	e0c4      	b.n	1a74 <__aeabi_dadd+0x26c>
    18ea:	1b9e      	subs	r6, r3, r6
    18ec:	1c73      	adds	r3, r6, #1
    18ee:	2b1f      	cmp	r3, #31
    18f0:	dd00      	ble.n	18f4 <__aeabi_dadd+0xec>
    18f2:	e0f1      	b.n	1ad8 <__aeabi_dadd+0x2d0>
    18f4:	2220      	movs	r2, #32
    18f6:	0038      	movs	r0, r7
    18f8:	0029      	movs	r1, r5
    18fa:	1ad2      	subs	r2, r2, r3
    18fc:	40d8      	lsrs	r0, r3
    18fe:	4091      	lsls	r1, r2
    1900:	4097      	lsls	r7, r2
    1902:	002c      	movs	r4, r5
    1904:	4301      	orrs	r1, r0
    1906:	1e78      	subs	r0, r7, #1
    1908:	4187      	sbcs	r7, r0
    190a:	40dc      	lsrs	r4, r3
    190c:	2600      	movs	r6, #0
    190e:	430f      	orrs	r7, r1
    1910:	077b      	lsls	r3, r7, #29
    1912:	d009      	beq.n	1928 <__aeabi_dadd+0x120>
    1914:	230f      	movs	r3, #15
    1916:	403b      	ands	r3, r7
    1918:	2b04      	cmp	r3, #4
    191a:	d005      	beq.n	1928 <__aeabi_dadd+0x120>
    191c:	1d3b      	adds	r3, r7, #4
    191e:	42bb      	cmp	r3, r7
    1920:	41bf      	sbcs	r7, r7
    1922:	427f      	negs	r7, r7
    1924:	19e4      	adds	r4, r4, r7
    1926:	001f      	movs	r7, r3
    1928:	0223      	lsls	r3, r4, #8
    192a:	d52c      	bpl.n	1986 <__aeabi_dadd+0x17e>
    192c:	4b96      	ldr	r3, [pc, #600]	; (1b88 <__aeabi_dadd+0x380>)
    192e:	3601      	adds	r6, #1
    1930:	429e      	cmp	r6, r3
    1932:	d100      	bne.n	1936 <__aeabi_dadd+0x12e>
    1934:	e09a      	b.n	1a6c <__aeabi_dadd+0x264>
    1936:	4645      	mov	r5, r8
    1938:	4b94      	ldr	r3, [pc, #592]	; (1b8c <__aeabi_dadd+0x384>)
    193a:	08ff      	lsrs	r7, r7, #3
    193c:	401c      	ands	r4, r3
    193e:	0760      	lsls	r0, r4, #29
    1940:	0576      	lsls	r6, r6, #21
    1942:	0264      	lsls	r4, r4, #9
    1944:	4307      	orrs	r7, r0
    1946:	0b24      	lsrs	r4, r4, #12
    1948:	0d76      	lsrs	r6, r6, #21
    194a:	2100      	movs	r1, #0
    194c:	0324      	lsls	r4, r4, #12
    194e:	0b23      	lsrs	r3, r4, #12
    1950:	0d0c      	lsrs	r4, r1, #20
    1952:	4a8f      	ldr	r2, [pc, #572]	; (1b90 <__aeabi_dadd+0x388>)
    1954:	0524      	lsls	r4, r4, #20
    1956:	431c      	orrs	r4, r3
    1958:	4014      	ands	r4, r2
    195a:	0533      	lsls	r3, r6, #20
    195c:	4323      	orrs	r3, r4
    195e:	005b      	lsls	r3, r3, #1
    1960:	07ed      	lsls	r5, r5, #31
    1962:	085b      	lsrs	r3, r3, #1
    1964:	432b      	orrs	r3, r5
    1966:	0038      	movs	r0, r7
    1968:	0019      	movs	r1, r3
    196a:	bc3c      	pop	{r2, r3, r4, r5}
    196c:	4690      	mov	r8, r2
    196e:	4699      	mov	r9, r3
    1970:	46a2      	mov	sl, r4
    1972:	46ab      	mov	fp, r5
    1974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1976:	4664      	mov	r4, ip
    1978:	4304      	orrs	r4, r0
    197a:	d100      	bne.n	197e <__aeabi_dadd+0x176>
    197c:	e211      	b.n	1da2 <__aeabi_dadd+0x59a>
    197e:	0004      	movs	r4, r0
    1980:	4667      	mov	r7, ip
    1982:	077b      	lsls	r3, r7, #29
    1984:	d1c6      	bne.n	1914 <__aeabi_dadd+0x10c>
    1986:	4645      	mov	r5, r8
    1988:	0760      	lsls	r0, r4, #29
    198a:	08ff      	lsrs	r7, r7, #3
    198c:	4307      	orrs	r7, r0
    198e:	08e4      	lsrs	r4, r4, #3
    1990:	4b7d      	ldr	r3, [pc, #500]	; (1b88 <__aeabi_dadd+0x380>)
    1992:	429e      	cmp	r6, r3
    1994:	d030      	beq.n	19f8 <__aeabi_dadd+0x1f0>
    1996:	0324      	lsls	r4, r4, #12
    1998:	0576      	lsls	r6, r6, #21
    199a:	0b24      	lsrs	r4, r4, #12
    199c:	0d76      	lsrs	r6, r6, #21
    199e:	e7d4      	b.n	194a <__aeabi_dadd+0x142>
    19a0:	1a33      	subs	r3, r6, r0
    19a2:	469a      	mov	sl, r3
    19a4:	2b00      	cmp	r3, #0
    19a6:	dd78      	ble.n	1a9a <__aeabi_dadd+0x292>
    19a8:	2800      	cmp	r0, #0
    19aa:	d031      	beq.n	1a10 <__aeabi_dadd+0x208>
    19ac:	4876      	ldr	r0, [pc, #472]	; (1b88 <__aeabi_dadd+0x380>)
    19ae:	4286      	cmp	r6, r0
    19b0:	d0ae      	beq.n	1910 <__aeabi_dadd+0x108>
    19b2:	2080      	movs	r0, #128	; 0x80
    19b4:	0400      	lsls	r0, r0, #16
    19b6:	4301      	orrs	r1, r0
    19b8:	4653      	mov	r3, sl
    19ba:	2b38      	cmp	r3, #56	; 0x38
    19bc:	dc00      	bgt.n	19c0 <__aeabi_dadd+0x1b8>
    19be:	e0e9      	b.n	1b94 <__aeabi_dadd+0x38c>
    19c0:	430a      	orrs	r2, r1
    19c2:	1e51      	subs	r1, r2, #1
    19c4:	418a      	sbcs	r2, r1
    19c6:	2100      	movs	r1, #0
    19c8:	19d2      	adds	r2, r2, r7
    19ca:	42ba      	cmp	r2, r7
    19cc:	41bf      	sbcs	r7, r7
    19ce:	1909      	adds	r1, r1, r4
    19d0:	427c      	negs	r4, r7
    19d2:	0017      	movs	r7, r2
    19d4:	190c      	adds	r4, r1, r4
    19d6:	0223      	lsls	r3, r4, #8
    19d8:	d5d3      	bpl.n	1982 <__aeabi_dadd+0x17a>
    19da:	4b6b      	ldr	r3, [pc, #428]	; (1b88 <__aeabi_dadd+0x380>)
    19dc:	3601      	adds	r6, #1
    19de:	429e      	cmp	r6, r3
    19e0:	d100      	bne.n	19e4 <__aeabi_dadd+0x1dc>
    19e2:	e13a      	b.n	1c5a <__aeabi_dadd+0x452>
    19e4:	2001      	movs	r0, #1
    19e6:	4b69      	ldr	r3, [pc, #420]	; (1b8c <__aeabi_dadd+0x384>)
    19e8:	401c      	ands	r4, r3
    19ea:	087b      	lsrs	r3, r7, #1
    19ec:	4007      	ands	r7, r0
    19ee:	431f      	orrs	r7, r3
    19f0:	07e0      	lsls	r0, r4, #31
    19f2:	4307      	orrs	r7, r0
    19f4:	0864      	lsrs	r4, r4, #1
    19f6:	e78b      	b.n	1910 <__aeabi_dadd+0x108>
    19f8:	0023      	movs	r3, r4
    19fa:	433b      	orrs	r3, r7
    19fc:	d100      	bne.n	1a00 <__aeabi_dadd+0x1f8>
    19fe:	e1cb      	b.n	1d98 <__aeabi_dadd+0x590>
    1a00:	2280      	movs	r2, #128	; 0x80
    1a02:	0312      	lsls	r2, r2, #12
    1a04:	4314      	orrs	r4, r2
    1a06:	0324      	lsls	r4, r4, #12
    1a08:	0b24      	lsrs	r4, r4, #12
    1a0a:	e79e      	b.n	194a <__aeabi_dadd+0x142>
    1a0c:	002e      	movs	r6, r5
    1a0e:	e77f      	b.n	1910 <__aeabi_dadd+0x108>
    1a10:	0008      	movs	r0, r1
    1a12:	4310      	orrs	r0, r2
    1a14:	d100      	bne.n	1a18 <__aeabi_dadd+0x210>
    1a16:	e0b4      	b.n	1b82 <__aeabi_dadd+0x37a>
    1a18:	1e58      	subs	r0, r3, #1
    1a1a:	2800      	cmp	r0, #0
    1a1c:	d000      	beq.n	1a20 <__aeabi_dadd+0x218>
    1a1e:	e0de      	b.n	1bde <__aeabi_dadd+0x3d6>
    1a20:	18ba      	adds	r2, r7, r2
    1a22:	42ba      	cmp	r2, r7
    1a24:	419b      	sbcs	r3, r3
    1a26:	1864      	adds	r4, r4, r1
    1a28:	425b      	negs	r3, r3
    1a2a:	18e4      	adds	r4, r4, r3
    1a2c:	0017      	movs	r7, r2
    1a2e:	2601      	movs	r6, #1
    1a30:	0223      	lsls	r3, r4, #8
    1a32:	d5a6      	bpl.n	1982 <__aeabi_dadd+0x17a>
    1a34:	2602      	movs	r6, #2
    1a36:	e7d5      	b.n	19e4 <__aeabi_dadd+0x1dc>
    1a38:	2d00      	cmp	r5, #0
    1a3a:	d16e      	bne.n	1b1a <__aeabi_dadd+0x312>
    1a3c:	1c70      	adds	r0, r6, #1
    1a3e:	0540      	lsls	r0, r0, #21
    1a40:	0d40      	lsrs	r0, r0, #21
    1a42:	2801      	cmp	r0, #1
    1a44:	dc00      	bgt.n	1a48 <__aeabi_dadd+0x240>
    1a46:	e0f9      	b.n	1c3c <__aeabi_dadd+0x434>
    1a48:	1ab8      	subs	r0, r7, r2
    1a4a:	4684      	mov	ip, r0
    1a4c:	4287      	cmp	r7, r0
    1a4e:	4180      	sbcs	r0, r0
    1a50:	1ae5      	subs	r5, r4, r3
    1a52:	4240      	negs	r0, r0
    1a54:	1a2d      	subs	r5, r5, r0
    1a56:	0228      	lsls	r0, r5, #8
    1a58:	d400      	bmi.n	1a5c <__aeabi_dadd+0x254>
    1a5a:	e089      	b.n	1b70 <__aeabi_dadd+0x368>
    1a5c:	1bd7      	subs	r7, r2, r7
    1a5e:	42ba      	cmp	r2, r7
    1a60:	4192      	sbcs	r2, r2
    1a62:	1b1c      	subs	r4, r3, r4
    1a64:	4252      	negs	r2, r2
    1a66:	1aa5      	subs	r5, r4, r2
    1a68:	46d8      	mov	r8, fp
    1a6a:	e729      	b.n	18c0 <__aeabi_dadd+0xb8>
    1a6c:	4645      	mov	r5, r8
    1a6e:	2400      	movs	r4, #0
    1a70:	2700      	movs	r7, #0
    1a72:	e76a      	b.n	194a <__aeabi_dadd+0x142>
    1a74:	4c45      	ldr	r4, [pc, #276]	; (1b8c <__aeabi_dadd+0x384>)
    1a76:	1af6      	subs	r6, r6, r3
    1a78:	402c      	ands	r4, r5
    1a7a:	e749      	b.n	1910 <__aeabi_dadd+0x108>
    1a7c:	003d      	movs	r5, r7
    1a7e:	3828      	subs	r0, #40	; 0x28
    1a80:	4085      	lsls	r5, r0
    1a82:	2700      	movs	r7, #0
    1a84:	e72e      	b.n	18e4 <__aeabi_dadd+0xdc>
    1a86:	0038      	movs	r0, r7
    1a88:	f001 fb04 	bl	3094 <__clzsi2>
    1a8c:	3020      	adds	r0, #32
    1a8e:	e71d      	b.n	18cc <__aeabi_dadd+0xc4>
    1a90:	430a      	orrs	r2, r1
    1a92:	1e51      	subs	r1, r2, #1
    1a94:	418a      	sbcs	r2, r1
    1a96:	2100      	movs	r1, #0
    1a98:	e707      	b.n	18aa <__aeabi_dadd+0xa2>
    1a9a:	2b00      	cmp	r3, #0
    1a9c:	d000      	beq.n	1aa0 <__aeabi_dadd+0x298>
    1a9e:	e0f3      	b.n	1c88 <__aeabi_dadd+0x480>
    1aa0:	1c70      	adds	r0, r6, #1
    1aa2:	0543      	lsls	r3, r0, #21
    1aa4:	0d5b      	lsrs	r3, r3, #21
    1aa6:	2b01      	cmp	r3, #1
    1aa8:	dc00      	bgt.n	1aac <__aeabi_dadd+0x2a4>
    1aaa:	e0ad      	b.n	1c08 <__aeabi_dadd+0x400>
    1aac:	4b36      	ldr	r3, [pc, #216]	; (1b88 <__aeabi_dadd+0x380>)
    1aae:	4298      	cmp	r0, r3
    1ab0:	d100      	bne.n	1ab4 <__aeabi_dadd+0x2ac>
    1ab2:	e0d1      	b.n	1c58 <__aeabi_dadd+0x450>
    1ab4:	18ba      	adds	r2, r7, r2
    1ab6:	42ba      	cmp	r2, r7
    1ab8:	41bf      	sbcs	r7, r7
    1aba:	1864      	adds	r4, r4, r1
    1abc:	427f      	negs	r7, r7
    1abe:	19e4      	adds	r4, r4, r7
    1ac0:	07e7      	lsls	r7, r4, #31
    1ac2:	0852      	lsrs	r2, r2, #1
    1ac4:	4317      	orrs	r7, r2
    1ac6:	0864      	lsrs	r4, r4, #1
    1ac8:	0006      	movs	r6, r0
    1aca:	e721      	b.n	1910 <__aeabi_dadd+0x108>
    1acc:	482e      	ldr	r0, [pc, #184]	; (1b88 <__aeabi_dadd+0x380>)
    1ace:	4285      	cmp	r5, r0
    1ad0:	d100      	bne.n	1ad4 <__aeabi_dadd+0x2cc>
    1ad2:	e093      	b.n	1bfc <__aeabi_dadd+0x3f4>
    1ad4:	001d      	movs	r5, r3
    1ad6:	e6d0      	b.n	187a <__aeabi_dadd+0x72>
    1ad8:	0029      	movs	r1, r5
    1ada:	3e1f      	subs	r6, #31
    1adc:	40f1      	lsrs	r1, r6
    1ade:	2b20      	cmp	r3, #32
    1ae0:	d100      	bne.n	1ae4 <__aeabi_dadd+0x2dc>
    1ae2:	e08d      	b.n	1c00 <__aeabi_dadd+0x3f8>
    1ae4:	2240      	movs	r2, #64	; 0x40
    1ae6:	1ad3      	subs	r3, r2, r3
    1ae8:	409d      	lsls	r5, r3
    1aea:	432f      	orrs	r7, r5
    1aec:	1e7d      	subs	r5, r7, #1
    1aee:	41af      	sbcs	r7, r5
    1af0:	2400      	movs	r4, #0
    1af2:	430f      	orrs	r7, r1
    1af4:	2600      	movs	r6, #0
    1af6:	e744      	b.n	1982 <__aeabi_dadd+0x17a>
    1af8:	002b      	movs	r3, r5
    1afa:	0008      	movs	r0, r1
    1afc:	3b20      	subs	r3, #32
    1afe:	40d8      	lsrs	r0, r3
    1b00:	0003      	movs	r3, r0
    1b02:	2d20      	cmp	r5, #32
    1b04:	d100      	bne.n	1b08 <__aeabi_dadd+0x300>
    1b06:	e07d      	b.n	1c04 <__aeabi_dadd+0x3fc>
    1b08:	2040      	movs	r0, #64	; 0x40
    1b0a:	1b45      	subs	r5, r0, r5
    1b0c:	40a9      	lsls	r1, r5
    1b0e:	430a      	orrs	r2, r1
    1b10:	1e51      	subs	r1, r2, #1
    1b12:	418a      	sbcs	r2, r1
    1b14:	2100      	movs	r1, #0
    1b16:	431a      	orrs	r2, r3
    1b18:	e6c7      	b.n	18aa <__aeabi_dadd+0xa2>
    1b1a:	2e00      	cmp	r6, #0
    1b1c:	d050      	beq.n	1bc0 <__aeabi_dadd+0x3b8>
    1b1e:	4e1a      	ldr	r6, [pc, #104]	; (1b88 <__aeabi_dadd+0x380>)
    1b20:	42b0      	cmp	r0, r6
    1b22:	d057      	beq.n	1bd4 <__aeabi_dadd+0x3cc>
    1b24:	2680      	movs	r6, #128	; 0x80
    1b26:	426b      	negs	r3, r5
    1b28:	4699      	mov	r9, r3
    1b2a:	0436      	lsls	r6, r6, #16
    1b2c:	4334      	orrs	r4, r6
    1b2e:	464b      	mov	r3, r9
    1b30:	2b38      	cmp	r3, #56	; 0x38
    1b32:	dd00      	ble.n	1b36 <__aeabi_dadd+0x32e>
    1b34:	e0d6      	b.n	1ce4 <__aeabi_dadd+0x4dc>
    1b36:	2b1f      	cmp	r3, #31
    1b38:	dd00      	ble.n	1b3c <__aeabi_dadd+0x334>
    1b3a:	e135      	b.n	1da8 <__aeabi_dadd+0x5a0>
    1b3c:	2620      	movs	r6, #32
    1b3e:	1af5      	subs	r5, r6, r3
    1b40:	0026      	movs	r6, r4
    1b42:	40ae      	lsls	r6, r5
    1b44:	46b2      	mov	sl, r6
    1b46:	003e      	movs	r6, r7
    1b48:	40de      	lsrs	r6, r3
    1b4a:	46ac      	mov	ip, r5
    1b4c:	0035      	movs	r5, r6
    1b4e:	4656      	mov	r6, sl
    1b50:	432e      	orrs	r6, r5
    1b52:	4665      	mov	r5, ip
    1b54:	40af      	lsls	r7, r5
    1b56:	1e7d      	subs	r5, r7, #1
    1b58:	41af      	sbcs	r7, r5
    1b5a:	40dc      	lsrs	r4, r3
    1b5c:	4337      	orrs	r7, r6
    1b5e:	1bd7      	subs	r7, r2, r7
    1b60:	42ba      	cmp	r2, r7
    1b62:	4192      	sbcs	r2, r2
    1b64:	1b0c      	subs	r4, r1, r4
    1b66:	4252      	negs	r2, r2
    1b68:	1aa4      	subs	r4, r4, r2
    1b6a:	0006      	movs	r6, r0
    1b6c:	46d8      	mov	r8, fp
    1b6e:	e6a3      	b.n	18b8 <__aeabi_dadd+0xb0>
    1b70:	4664      	mov	r4, ip
    1b72:	4667      	mov	r7, ip
    1b74:	432c      	orrs	r4, r5
    1b76:	d000      	beq.n	1b7a <__aeabi_dadd+0x372>
    1b78:	e6a2      	b.n	18c0 <__aeabi_dadd+0xb8>
    1b7a:	2500      	movs	r5, #0
    1b7c:	2600      	movs	r6, #0
    1b7e:	2700      	movs	r7, #0
    1b80:	e706      	b.n	1990 <__aeabi_dadd+0x188>
    1b82:	001e      	movs	r6, r3
    1b84:	e6c4      	b.n	1910 <__aeabi_dadd+0x108>
    1b86:	46c0      	nop			; (mov r8, r8)
    1b88:	000007ff 	.word	0x000007ff
    1b8c:	ff7fffff 	.word	0xff7fffff
    1b90:	800fffff 	.word	0x800fffff
    1b94:	2b1f      	cmp	r3, #31
    1b96:	dc63      	bgt.n	1c60 <__aeabi_dadd+0x458>
    1b98:	2020      	movs	r0, #32
    1b9a:	1ac3      	subs	r3, r0, r3
    1b9c:	0008      	movs	r0, r1
    1b9e:	4098      	lsls	r0, r3
    1ba0:	469c      	mov	ip, r3
    1ba2:	4683      	mov	fp, r0
    1ba4:	4653      	mov	r3, sl
    1ba6:	0010      	movs	r0, r2
    1ba8:	40d8      	lsrs	r0, r3
    1baa:	0003      	movs	r3, r0
    1bac:	4658      	mov	r0, fp
    1bae:	4318      	orrs	r0, r3
    1bb0:	4663      	mov	r3, ip
    1bb2:	409a      	lsls	r2, r3
    1bb4:	1e53      	subs	r3, r2, #1
    1bb6:	419a      	sbcs	r2, r3
    1bb8:	4653      	mov	r3, sl
    1bba:	4302      	orrs	r2, r0
    1bbc:	40d9      	lsrs	r1, r3
    1bbe:	e703      	b.n	19c8 <__aeabi_dadd+0x1c0>
    1bc0:	0026      	movs	r6, r4
    1bc2:	433e      	orrs	r6, r7
    1bc4:	d006      	beq.n	1bd4 <__aeabi_dadd+0x3cc>
    1bc6:	43eb      	mvns	r3, r5
    1bc8:	4699      	mov	r9, r3
    1bca:	2b00      	cmp	r3, #0
    1bcc:	d0c7      	beq.n	1b5e <__aeabi_dadd+0x356>
    1bce:	4e94      	ldr	r6, [pc, #592]	; (1e20 <__aeabi_dadd+0x618>)
    1bd0:	42b0      	cmp	r0, r6
    1bd2:	d1ac      	bne.n	1b2e <__aeabi_dadd+0x326>
    1bd4:	000c      	movs	r4, r1
    1bd6:	0017      	movs	r7, r2
    1bd8:	0006      	movs	r6, r0
    1bda:	46d8      	mov	r8, fp
    1bdc:	e698      	b.n	1910 <__aeabi_dadd+0x108>
    1bde:	4b90      	ldr	r3, [pc, #576]	; (1e20 <__aeabi_dadd+0x618>)
    1be0:	459a      	cmp	sl, r3
    1be2:	d00b      	beq.n	1bfc <__aeabi_dadd+0x3f4>
    1be4:	4682      	mov	sl, r0
    1be6:	e6e7      	b.n	19b8 <__aeabi_dadd+0x1b0>
    1be8:	2800      	cmp	r0, #0
    1bea:	d000      	beq.n	1bee <__aeabi_dadd+0x3e6>
    1bec:	e09e      	b.n	1d2c <__aeabi_dadd+0x524>
    1bee:	0018      	movs	r0, r3
    1bf0:	4310      	orrs	r0, r2
    1bf2:	d100      	bne.n	1bf6 <__aeabi_dadd+0x3ee>
    1bf4:	e0e9      	b.n	1dca <__aeabi_dadd+0x5c2>
    1bf6:	001c      	movs	r4, r3
    1bf8:	0017      	movs	r7, r2
    1bfa:	46d8      	mov	r8, fp
    1bfc:	4e88      	ldr	r6, [pc, #544]	; (1e20 <__aeabi_dadd+0x618>)
    1bfe:	e687      	b.n	1910 <__aeabi_dadd+0x108>
    1c00:	2500      	movs	r5, #0
    1c02:	e772      	b.n	1aea <__aeabi_dadd+0x2e2>
    1c04:	2100      	movs	r1, #0
    1c06:	e782      	b.n	1b0e <__aeabi_dadd+0x306>
    1c08:	0023      	movs	r3, r4
    1c0a:	433b      	orrs	r3, r7
    1c0c:	2e00      	cmp	r6, #0
    1c0e:	d000      	beq.n	1c12 <__aeabi_dadd+0x40a>
    1c10:	e0ab      	b.n	1d6a <__aeabi_dadd+0x562>
    1c12:	2b00      	cmp	r3, #0
    1c14:	d100      	bne.n	1c18 <__aeabi_dadd+0x410>
    1c16:	e0e7      	b.n	1de8 <__aeabi_dadd+0x5e0>
    1c18:	000b      	movs	r3, r1
    1c1a:	4313      	orrs	r3, r2
    1c1c:	d100      	bne.n	1c20 <__aeabi_dadd+0x418>
    1c1e:	e677      	b.n	1910 <__aeabi_dadd+0x108>
    1c20:	18ba      	adds	r2, r7, r2
    1c22:	42ba      	cmp	r2, r7
    1c24:	41bf      	sbcs	r7, r7
    1c26:	1864      	adds	r4, r4, r1
    1c28:	427f      	negs	r7, r7
    1c2a:	19e4      	adds	r4, r4, r7
    1c2c:	0223      	lsls	r3, r4, #8
    1c2e:	d400      	bmi.n	1c32 <__aeabi_dadd+0x42a>
    1c30:	e0f2      	b.n	1e18 <__aeabi_dadd+0x610>
    1c32:	4b7c      	ldr	r3, [pc, #496]	; (1e24 <__aeabi_dadd+0x61c>)
    1c34:	0017      	movs	r7, r2
    1c36:	401c      	ands	r4, r3
    1c38:	0006      	movs	r6, r0
    1c3a:	e669      	b.n	1910 <__aeabi_dadd+0x108>
    1c3c:	0020      	movs	r0, r4
    1c3e:	4338      	orrs	r0, r7
    1c40:	2e00      	cmp	r6, #0
    1c42:	d1d1      	bne.n	1be8 <__aeabi_dadd+0x3e0>
    1c44:	2800      	cmp	r0, #0
    1c46:	d15b      	bne.n	1d00 <__aeabi_dadd+0x4f8>
    1c48:	001c      	movs	r4, r3
    1c4a:	4314      	orrs	r4, r2
    1c4c:	d100      	bne.n	1c50 <__aeabi_dadd+0x448>
    1c4e:	e0a8      	b.n	1da2 <__aeabi_dadd+0x59a>
    1c50:	001c      	movs	r4, r3
    1c52:	0017      	movs	r7, r2
    1c54:	46d8      	mov	r8, fp
    1c56:	e65b      	b.n	1910 <__aeabi_dadd+0x108>
    1c58:	0006      	movs	r6, r0
    1c5a:	2400      	movs	r4, #0
    1c5c:	2700      	movs	r7, #0
    1c5e:	e697      	b.n	1990 <__aeabi_dadd+0x188>
    1c60:	4650      	mov	r0, sl
    1c62:	000b      	movs	r3, r1
    1c64:	3820      	subs	r0, #32
    1c66:	40c3      	lsrs	r3, r0
    1c68:	4699      	mov	r9, r3
    1c6a:	4653      	mov	r3, sl
    1c6c:	2b20      	cmp	r3, #32
    1c6e:	d100      	bne.n	1c72 <__aeabi_dadd+0x46a>
    1c70:	e095      	b.n	1d9e <__aeabi_dadd+0x596>
    1c72:	2340      	movs	r3, #64	; 0x40
    1c74:	4650      	mov	r0, sl
    1c76:	1a1b      	subs	r3, r3, r0
    1c78:	4099      	lsls	r1, r3
    1c7a:	430a      	orrs	r2, r1
    1c7c:	1e51      	subs	r1, r2, #1
    1c7e:	418a      	sbcs	r2, r1
    1c80:	464b      	mov	r3, r9
    1c82:	2100      	movs	r1, #0
    1c84:	431a      	orrs	r2, r3
    1c86:	e69f      	b.n	19c8 <__aeabi_dadd+0x1c0>
    1c88:	2e00      	cmp	r6, #0
    1c8a:	d130      	bne.n	1cee <__aeabi_dadd+0x4e6>
    1c8c:	0026      	movs	r6, r4
    1c8e:	433e      	orrs	r6, r7
    1c90:	d067      	beq.n	1d62 <__aeabi_dadd+0x55a>
    1c92:	43db      	mvns	r3, r3
    1c94:	469a      	mov	sl, r3
    1c96:	2b00      	cmp	r3, #0
    1c98:	d01c      	beq.n	1cd4 <__aeabi_dadd+0x4cc>
    1c9a:	4e61      	ldr	r6, [pc, #388]	; (1e20 <__aeabi_dadd+0x618>)
    1c9c:	42b0      	cmp	r0, r6
    1c9e:	d060      	beq.n	1d62 <__aeabi_dadd+0x55a>
    1ca0:	4653      	mov	r3, sl
    1ca2:	2b38      	cmp	r3, #56	; 0x38
    1ca4:	dd00      	ble.n	1ca8 <__aeabi_dadd+0x4a0>
    1ca6:	e096      	b.n	1dd6 <__aeabi_dadd+0x5ce>
    1ca8:	2b1f      	cmp	r3, #31
    1caa:	dd00      	ble.n	1cae <__aeabi_dadd+0x4a6>
    1cac:	e09f      	b.n	1dee <__aeabi_dadd+0x5e6>
    1cae:	2620      	movs	r6, #32
    1cb0:	1af3      	subs	r3, r6, r3
    1cb2:	0026      	movs	r6, r4
    1cb4:	409e      	lsls	r6, r3
    1cb6:	469c      	mov	ip, r3
    1cb8:	46b3      	mov	fp, r6
    1cba:	4653      	mov	r3, sl
    1cbc:	003e      	movs	r6, r7
    1cbe:	40de      	lsrs	r6, r3
    1cc0:	0033      	movs	r3, r6
    1cc2:	465e      	mov	r6, fp
    1cc4:	431e      	orrs	r6, r3
    1cc6:	4663      	mov	r3, ip
    1cc8:	409f      	lsls	r7, r3
    1cca:	1e7b      	subs	r3, r7, #1
    1ccc:	419f      	sbcs	r7, r3
    1cce:	4653      	mov	r3, sl
    1cd0:	40dc      	lsrs	r4, r3
    1cd2:	4337      	orrs	r7, r6
    1cd4:	18bf      	adds	r7, r7, r2
    1cd6:	4297      	cmp	r7, r2
    1cd8:	4192      	sbcs	r2, r2
    1cda:	1864      	adds	r4, r4, r1
    1cdc:	4252      	negs	r2, r2
    1cde:	18a4      	adds	r4, r4, r2
    1ce0:	0006      	movs	r6, r0
    1ce2:	e678      	b.n	19d6 <__aeabi_dadd+0x1ce>
    1ce4:	4327      	orrs	r7, r4
    1ce6:	1e7c      	subs	r4, r7, #1
    1ce8:	41a7      	sbcs	r7, r4
    1cea:	2400      	movs	r4, #0
    1cec:	e737      	b.n	1b5e <__aeabi_dadd+0x356>
    1cee:	4e4c      	ldr	r6, [pc, #304]	; (1e20 <__aeabi_dadd+0x618>)
    1cf0:	42b0      	cmp	r0, r6
    1cf2:	d036      	beq.n	1d62 <__aeabi_dadd+0x55a>
    1cf4:	2680      	movs	r6, #128	; 0x80
    1cf6:	425b      	negs	r3, r3
    1cf8:	0436      	lsls	r6, r6, #16
    1cfa:	469a      	mov	sl, r3
    1cfc:	4334      	orrs	r4, r6
    1cfe:	e7cf      	b.n	1ca0 <__aeabi_dadd+0x498>
    1d00:	0018      	movs	r0, r3
    1d02:	4310      	orrs	r0, r2
    1d04:	d100      	bne.n	1d08 <__aeabi_dadd+0x500>
    1d06:	e603      	b.n	1910 <__aeabi_dadd+0x108>
    1d08:	1ab8      	subs	r0, r7, r2
    1d0a:	4684      	mov	ip, r0
    1d0c:	4567      	cmp	r7, ip
    1d0e:	41ad      	sbcs	r5, r5
    1d10:	1ae0      	subs	r0, r4, r3
    1d12:	426d      	negs	r5, r5
    1d14:	1b40      	subs	r0, r0, r5
    1d16:	0205      	lsls	r5, r0, #8
    1d18:	d400      	bmi.n	1d1c <__aeabi_dadd+0x514>
    1d1a:	e62c      	b.n	1976 <__aeabi_dadd+0x16e>
    1d1c:	1bd7      	subs	r7, r2, r7
    1d1e:	42ba      	cmp	r2, r7
    1d20:	4192      	sbcs	r2, r2
    1d22:	1b1c      	subs	r4, r3, r4
    1d24:	4252      	negs	r2, r2
    1d26:	1aa4      	subs	r4, r4, r2
    1d28:	46d8      	mov	r8, fp
    1d2a:	e5f1      	b.n	1910 <__aeabi_dadd+0x108>
    1d2c:	0018      	movs	r0, r3
    1d2e:	4310      	orrs	r0, r2
    1d30:	d100      	bne.n	1d34 <__aeabi_dadd+0x52c>
    1d32:	e763      	b.n	1bfc <__aeabi_dadd+0x3f4>
    1d34:	08f8      	lsrs	r0, r7, #3
    1d36:	0767      	lsls	r7, r4, #29
    1d38:	4307      	orrs	r7, r0
    1d3a:	2080      	movs	r0, #128	; 0x80
    1d3c:	08e4      	lsrs	r4, r4, #3
    1d3e:	0300      	lsls	r0, r0, #12
    1d40:	4204      	tst	r4, r0
    1d42:	d008      	beq.n	1d56 <__aeabi_dadd+0x54e>
    1d44:	08dd      	lsrs	r5, r3, #3
    1d46:	4205      	tst	r5, r0
    1d48:	d105      	bne.n	1d56 <__aeabi_dadd+0x54e>
    1d4a:	08d2      	lsrs	r2, r2, #3
    1d4c:	0759      	lsls	r1, r3, #29
    1d4e:	4311      	orrs	r1, r2
    1d50:	000f      	movs	r7, r1
    1d52:	002c      	movs	r4, r5
    1d54:	46d8      	mov	r8, fp
    1d56:	0f7b      	lsrs	r3, r7, #29
    1d58:	00e4      	lsls	r4, r4, #3
    1d5a:	431c      	orrs	r4, r3
    1d5c:	00ff      	lsls	r7, r7, #3
    1d5e:	4e30      	ldr	r6, [pc, #192]	; (1e20 <__aeabi_dadd+0x618>)
    1d60:	e5d6      	b.n	1910 <__aeabi_dadd+0x108>
    1d62:	000c      	movs	r4, r1
    1d64:	0017      	movs	r7, r2
    1d66:	0006      	movs	r6, r0
    1d68:	e5d2      	b.n	1910 <__aeabi_dadd+0x108>
    1d6a:	2b00      	cmp	r3, #0
    1d6c:	d038      	beq.n	1de0 <__aeabi_dadd+0x5d8>
    1d6e:	000b      	movs	r3, r1
    1d70:	4313      	orrs	r3, r2
    1d72:	d100      	bne.n	1d76 <__aeabi_dadd+0x56e>
    1d74:	e742      	b.n	1bfc <__aeabi_dadd+0x3f4>
    1d76:	08f8      	lsrs	r0, r7, #3
    1d78:	0767      	lsls	r7, r4, #29
    1d7a:	4307      	orrs	r7, r0
    1d7c:	2080      	movs	r0, #128	; 0x80
    1d7e:	08e4      	lsrs	r4, r4, #3
    1d80:	0300      	lsls	r0, r0, #12
    1d82:	4204      	tst	r4, r0
    1d84:	d0e7      	beq.n	1d56 <__aeabi_dadd+0x54e>
    1d86:	08cb      	lsrs	r3, r1, #3
    1d88:	4203      	tst	r3, r0
    1d8a:	d1e4      	bne.n	1d56 <__aeabi_dadd+0x54e>
    1d8c:	08d2      	lsrs	r2, r2, #3
    1d8e:	0749      	lsls	r1, r1, #29
    1d90:	4311      	orrs	r1, r2
    1d92:	000f      	movs	r7, r1
    1d94:	001c      	movs	r4, r3
    1d96:	e7de      	b.n	1d56 <__aeabi_dadd+0x54e>
    1d98:	2700      	movs	r7, #0
    1d9a:	2400      	movs	r4, #0
    1d9c:	e5d5      	b.n	194a <__aeabi_dadd+0x142>
    1d9e:	2100      	movs	r1, #0
    1da0:	e76b      	b.n	1c7a <__aeabi_dadd+0x472>
    1da2:	2500      	movs	r5, #0
    1da4:	2700      	movs	r7, #0
    1da6:	e5f3      	b.n	1990 <__aeabi_dadd+0x188>
    1da8:	464e      	mov	r6, r9
    1daa:	0025      	movs	r5, r4
    1dac:	3e20      	subs	r6, #32
    1dae:	40f5      	lsrs	r5, r6
    1db0:	464b      	mov	r3, r9
    1db2:	002e      	movs	r6, r5
    1db4:	2b20      	cmp	r3, #32
    1db6:	d02d      	beq.n	1e14 <__aeabi_dadd+0x60c>
    1db8:	2540      	movs	r5, #64	; 0x40
    1dba:	1aed      	subs	r5, r5, r3
    1dbc:	40ac      	lsls	r4, r5
    1dbe:	4327      	orrs	r7, r4
    1dc0:	1e7c      	subs	r4, r7, #1
    1dc2:	41a7      	sbcs	r7, r4
    1dc4:	2400      	movs	r4, #0
    1dc6:	4337      	orrs	r7, r6
    1dc8:	e6c9      	b.n	1b5e <__aeabi_dadd+0x356>
    1dca:	2480      	movs	r4, #128	; 0x80
    1dcc:	2500      	movs	r5, #0
    1dce:	0324      	lsls	r4, r4, #12
    1dd0:	4e13      	ldr	r6, [pc, #76]	; (1e20 <__aeabi_dadd+0x618>)
    1dd2:	2700      	movs	r7, #0
    1dd4:	e5dc      	b.n	1990 <__aeabi_dadd+0x188>
    1dd6:	4327      	orrs	r7, r4
    1dd8:	1e7c      	subs	r4, r7, #1
    1dda:	41a7      	sbcs	r7, r4
    1ddc:	2400      	movs	r4, #0
    1dde:	e779      	b.n	1cd4 <__aeabi_dadd+0x4cc>
    1de0:	000c      	movs	r4, r1
    1de2:	0017      	movs	r7, r2
    1de4:	4e0e      	ldr	r6, [pc, #56]	; (1e20 <__aeabi_dadd+0x618>)
    1de6:	e593      	b.n	1910 <__aeabi_dadd+0x108>
    1de8:	000c      	movs	r4, r1
    1dea:	0017      	movs	r7, r2
    1dec:	e590      	b.n	1910 <__aeabi_dadd+0x108>
    1dee:	4656      	mov	r6, sl
    1df0:	0023      	movs	r3, r4
    1df2:	3e20      	subs	r6, #32
    1df4:	40f3      	lsrs	r3, r6
    1df6:	4699      	mov	r9, r3
    1df8:	4653      	mov	r3, sl
    1dfa:	2b20      	cmp	r3, #32
    1dfc:	d00e      	beq.n	1e1c <__aeabi_dadd+0x614>
    1dfe:	2340      	movs	r3, #64	; 0x40
    1e00:	4656      	mov	r6, sl
    1e02:	1b9b      	subs	r3, r3, r6
    1e04:	409c      	lsls	r4, r3
    1e06:	4327      	orrs	r7, r4
    1e08:	1e7c      	subs	r4, r7, #1
    1e0a:	41a7      	sbcs	r7, r4
    1e0c:	464b      	mov	r3, r9
    1e0e:	2400      	movs	r4, #0
    1e10:	431f      	orrs	r7, r3
    1e12:	e75f      	b.n	1cd4 <__aeabi_dadd+0x4cc>
    1e14:	2400      	movs	r4, #0
    1e16:	e7d2      	b.n	1dbe <__aeabi_dadd+0x5b6>
    1e18:	0017      	movs	r7, r2
    1e1a:	e5b2      	b.n	1982 <__aeabi_dadd+0x17a>
    1e1c:	2400      	movs	r4, #0
    1e1e:	e7f2      	b.n	1e06 <__aeabi_dadd+0x5fe>
    1e20:	000007ff 	.word	0x000007ff
    1e24:	ff7fffff 	.word	0xff7fffff

00001e28 <__aeabi_ddiv>:
    1e28:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e2a:	4657      	mov	r7, sl
    1e2c:	4645      	mov	r5, r8
    1e2e:	46de      	mov	lr, fp
    1e30:	464e      	mov	r6, r9
    1e32:	b5e0      	push	{r5, r6, r7, lr}
    1e34:	004c      	lsls	r4, r1, #1
    1e36:	030e      	lsls	r6, r1, #12
    1e38:	b087      	sub	sp, #28
    1e3a:	4683      	mov	fp, r0
    1e3c:	4692      	mov	sl, r2
    1e3e:	001d      	movs	r5, r3
    1e40:	4680      	mov	r8, r0
    1e42:	0b36      	lsrs	r6, r6, #12
    1e44:	0d64      	lsrs	r4, r4, #21
    1e46:	0fcf      	lsrs	r7, r1, #31
    1e48:	2c00      	cmp	r4, #0
    1e4a:	d04f      	beq.n	1eec <__aeabi_ddiv+0xc4>
    1e4c:	4b6f      	ldr	r3, [pc, #444]	; (200c <STACK_SIZE+0xc>)
    1e4e:	429c      	cmp	r4, r3
    1e50:	d035      	beq.n	1ebe <__aeabi_ddiv+0x96>
    1e52:	2380      	movs	r3, #128	; 0x80
    1e54:	0f42      	lsrs	r2, r0, #29
    1e56:	041b      	lsls	r3, r3, #16
    1e58:	00f6      	lsls	r6, r6, #3
    1e5a:	4313      	orrs	r3, r2
    1e5c:	4333      	orrs	r3, r6
    1e5e:	4699      	mov	r9, r3
    1e60:	00c3      	lsls	r3, r0, #3
    1e62:	4698      	mov	r8, r3
    1e64:	4b6a      	ldr	r3, [pc, #424]	; (2010 <STACK_SIZE+0x10>)
    1e66:	2600      	movs	r6, #0
    1e68:	469c      	mov	ip, r3
    1e6a:	2300      	movs	r3, #0
    1e6c:	4464      	add	r4, ip
    1e6e:	9303      	str	r3, [sp, #12]
    1e70:	032b      	lsls	r3, r5, #12
    1e72:	0b1b      	lsrs	r3, r3, #12
    1e74:	469b      	mov	fp, r3
    1e76:	006b      	lsls	r3, r5, #1
    1e78:	0fed      	lsrs	r5, r5, #31
    1e7a:	4650      	mov	r0, sl
    1e7c:	0d5b      	lsrs	r3, r3, #21
    1e7e:	9501      	str	r5, [sp, #4]
    1e80:	d05e      	beq.n	1f40 <__aeabi_ddiv+0x118>
    1e82:	4a62      	ldr	r2, [pc, #392]	; (200c <STACK_SIZE+0xc>)
    1e84:	4293      	cmp	r3, r2
    1e86:	d053      	beq.n	1f30 <__aeabi_ddiv+0x108>
    1e88:	465a      	mov	r2, fp
    1e8a:	00d1      	lsls	r1, r2, #3
    1e8c:	2280      	movs	r2, #128	; 0x80
    1e8e:	0f40      	lsrs	r0, r0, #29
    1e90:	0412      	lsls	r2, r2, #16
    1e92:	4302      	orrs	r2, r0
    1e94:	430a      	orrs	r2, r1
    1e96:	4693      	mov	fp, r2
    1e98:	4652      	mov	r2, sl
    1e9a:	00d1      	lsls	r1, r2, #3
    1e9c:	4a5c      	ldr	r2, [pc, #368]	; (2010 <STACK_SIZE+0x10>)
    1e9e:	4694      	mov	ip, r2
    1ea0:	2200      	movs	r2, #0
    1ea2:	4463      	add	r3, ip
    1ea4:	0038      	movs	r0, r7
    1ea6:	4068      	eors	r0, r5
    1ea8:	4684      	mov	ip, r0
    1eaa:	9002      	str	r0, [sp, #8]
    1eac:	1ae4      	subs	r4, r4, r3
    1eae:	4316      	orrs	r6, r2
    1eb0:	2e0f      	cmp	r6, #15
    1eb2:	d900      	bls.n	1eb6 <__aeabi_ddiv+0x8e>
    1eb4:	e0b4      	b.n	2020 <STACK_SIZE+0x20>
    1eb6:	4b57      	ldr	r3, [pc, #348]	; (2014 <STACK_SIZE+0x14>)
    1eb8:	00b6      	lsls	r6, r6, #2
    1eba:	599b      	ldr	r3, [r3, r6]
    1ebc:	469f      	mov	pc, r3
    1ebe:	0003      	movs	r3, r0
    1ec0:	4333      	orrs	r3, r6
    1ec2:	4699      	mov	r9, r3
    1ec4:	d16c      	bne.n	1fa0 <__aeabi_ddiv+0x178>
    1ec6:	2300      	movs	r3, #0
    1ec8:	4698      	mov	r8, r3
    1eca:	3302      	adds	r3, #2
    1ecc:	2608      	movs	r6, #8
    1ece:	9303      	str	r3, [sp, #12]
    1ed0:	e7ce      	b.n	1e70 <__aeabi_ddiv+0x48>
    1ed2:	46cb      	mov	fp, r9
    1ed4:	4641      	mov	r1, r8
    1ed6:	9a03      	ldr	r2, [sp, #12]
    1ed8:	9701      	str	r7, [sp, #4]
    1eda:	2a02      	cmp	r2, #2
    1edc:	d165      	bne.n	1faa <__aeabi_ddiv+0x182>
    1ede:	9b01      	ldr	r3, [sp, #4]
    1ee0:	4c4a      	ldr	r4, [pc, #296]	; (200c <STACK_SIZE+0xc>)
    1ee2:	469c      	mov	ip, r3
    1ee4:	2300      	movs	r3, #0
    1ee6:	2200      	movs	r2, #0
    1ee8:	4698      	mov	r8, r3
    1eea:	e06b      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    1eec:	0003      	movs	r3, r0
    1eee:	4333      	orrs	r3, r6
    1ef0:	4699      	mov	r9, r3
    1ef2:	d04e      	beq.n	1f92 <__aeabi_ddiv+0x16a>
    1ef4:	2e00      	cmp	r6, #0
    1ef6:	d100      	bne.n	1efa <__aeabi_ddiv+0xd2>
    1ef8:	e1bc      	b.n	2274 <STACK_SIZE+0x274>
    1efa:	0030      	movs	r0, r6
    1efc:	f001 f8ca 	bl	3094 <__clzsi2>
    1f00:	0003      	movs	r3, r0
    1f02:	3b0b      	subs	r3, #11
    1f04:	2b1c      	cmp	r3, #28
    1f06:	dd00      	ble.n	1f0a <__aeabi_ddiv+0xe2>
    1f08:	e1ac      	b.n	2264 <STACK_SIZE+0x264>
    1f0a:	221d      	movs	r2, #29
    1f0c:	1ad3      	subs	r3, r2, r3
    1f0e:	465a      	mov	r2, fp
    1f10:	0001      	movs	r1, r0
    1f12:	40da      	lsrs	r2, r3
    1f14:	3908      	subs	r1, #8
    1f16:	408e      	lsls	r6, r1
    1f18:	0013      	movs	r3, r2
    1f1a:	4333      	orrs	r3, r6
    1f1c:	4699      	mov	r9, r3
    1f1e:	465b      	mov	r3, fp
    1f20:	408b      	lsls	r3, r1
    1f22:	4698      	mov	r8, r3
    1f24:	2300      	movs	r3, #0
    1f26:	4c3c      	ldr	r4, [pc, #240]	; (2018 <STACK_SIZE+0x18>)
    1f28:	2600      	movs	r6, #0
    1f2a:	1a24      	subs	r4, r4, r0
    1f2c:	9303      	str	r3, [sp, #12]
    1f2e:	e79f      	b.n	1e70 <__aeabi_ddiv+0x48>
    1f30:	4651      	mov	r1, sl
    1f32:	465a      	mov	r2, fp
    1f34:	4311      	orrs	r1, r2
    1f36:	d129      	bne.n	1f8c <__aeabi_ddiv+0x164>
    1f38:	2200      	movs	r2, #0
    1f3a:	4693      	mov	fp, r2
    1f3c:	3202      	adds	r2, #2
    1f3e:	e7b1      	b.n	1ea4 <__aeabi_ddiv+0x7c>
    1f40:	4659      	mov	r1, fp
    1f42:	4301      	orrs	r1, r0
    1f44:	d01e      	beq.n	1f84 <__aeabi_ddiv+0x15c>
    1f46:	465b      	mov	r3, fp
    1f48:	2b00      	cmp	r3, #0
    1f4a:	d100      	bne.n	1f4e <__aeabi_ddiv+0x126>
    1f4c:	e19e      	b.n	228c <STACK_SIZE+0x28c>
    1f4e:	4658      	mov	r0, fp
    1f50:	f001 f8a0 	bl	3094 <__clzsi2>
    1f54:	0003      	movs	r3, r0
    1f56:	3b0b      	subs	r3, #11
    1f58:	2b1c      	cmp	r3, #28
    1f5a:	dd00      	ble.n	1f5e <__aeabi_ddiv+0x136>
    1f5c:	e18f      	b.n	227e <STACK_SIZE+0x27e>
    1f5e:	0002      	movs	r2, r0
    1f60:	4659      	mov	r1, fp
    1f62:	3a08      	subs	r2, #8
    1f64:	4091      	lsls	r1, r2
    1f66:	468b      	mov	fp, r1
    1f68:	211d      	movs	r1, #29
    1f6a:	1acb      	subs	r3, r1, r3
    1f6c:	4651      	mov	r1, sl
    1f6e:	40d9      	lsrs	r1, r3
    1f70:	000b      	movs	r3, r1
    1f72:	4659      	mov	r1, fp
    1f74:	430b      	orrs	r3, r1
    1f76:	4651      	mov	r1, sl
    1f78:	469b      	mov	fp, r3
    1f7a:	4091      	lsls	r1, r2
    1f7c:	4b26      	ldr	r3, [pc, #152]	; (2018 <STACK_SIZE+0x18>)
    1f7e:	2200      	movs	r2, #0
    1f80:	1a1b      	subs	r3, r3, r0
    1f82:	e78f      	b.n	1ea4 <__aeabi_ddiv+0x7c>
    1f84:	2300      	movs	r3, #0
    1f86:	2201      	movs	r2, #1
    1f88:	469b      	mov	fp, r3
    1f8a:	e78b      	b.n	1ea4 <__aeabi_ddiv+0x7c>
    1f8c:	4651      	mov	r1, sl
    1f8e:	2203      	movs	r2, #3
    1f90:	e788      	b.n	1ea4 <__aeabi_ddiv+0x7c>
    1f92:	2300      	movs	r3, #0
    1f94:	4698      	mov	r8, r3
    1f96:	3301      	adds	r3, #1
    1f98:	2604      	movs	r6, #4
    1f9a:	2400      	movs	r4, #0
    1f9c:	9303      	str	r3, [sp, #12]
    1f9e:	e767      	b.n	1e70 <__aeabi_ddiv+0x48>
    1fa0:	2303      	movs	r3, #3
    1fa2:	46b1      	mov	r9, r6
    1fa4:	9303      	str	r3, [sp, #12]
    1fa6:	260c      	movs	r6, #12
    1fa8:	e762      	b.n	1e70 <__aeabi_ddiv+0x48>
    1faa:	2a03      	cmp	r2, #3
    1fac:	d100      	bne.n	1fb0 <__aeabi_ddiv+0x188>
    1fae:	e25c      	b.n	246a <STACK_SIZE+0x46a>
    1fb0:	9b01      	ldr	r3, [sp, #4]
    1fb2:	2a01      	cmp	r2, #1
    1fb4:	d000      	beq.n	1fb8 <__aeabi_ddiv+0x190>
    1fb6:	e1e4      	b.n	2382 <STACK_SIZE+0x382>
    1fb8:	4013      	ands	r3, r2
    1fba:	469c      	mov	ip, r3
    1fbc:	2300      	movs	r3, #0
    1fbe:	2400      	movs	r4, #0
    1fc0:	2200      	movs	r2, #0
    1fc2:	4698      	mov	r8, r3
    1fc4:	2100      	movs	r1, #0
    1fc6:	0312      	lsls	r2, r2, #12
    1fc8:	0b13      	lsrs	r3, r2, #12
    1fca:	0d0a      	lsrs	r2, r1, #20
    1fcc:	0512      	lsls	r2, r2, #20
    1fce:	431a      	orrs	r2, r3
    1fd0:	0523      	lsls	r3, r4, #20
    1fd2:	4c12      	ldr	r4, [pc, #72]	; (201c <STACK_SIZE+0x1c>)
    1fd4:	4640      	mov	r0, r8
    1fd6:	4022      	ands	r2, r4
    1fd8:	4313      	orrs	r3, r2
    1fda:	4662      	mov	r2, ip
    1fdc:	005b      	lsls	r3, r3, #1
    1fde:	07d2      	lsls	r2, r2, #31
    1fe0:	085b      	lsrs	r3, r3, #1
    1fe2:	4313      	orrs	r3, r2
    1fe4:	0019      	movs	r1, r3
    1fe6:	b007      	add	sp, #28
    1fe8:	bc3c      	pop	{r2, r3, r4, r5}
    1fea:	4690      	mov	r8, r2
    1fec:	4699      	mov	r9, r3
    1fee:	46a2      	mov	sl, r4
    1ff0:	46ab      	mov	fp, r5
    1ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ff4:	2300      	movs	r3, #0
    1ff6:	2280      	movs	r2, #128	; 0x80
    1ff8:	469c      	mov	ip, r3
    1ffa:	0312      	lsls	r2, r2, #12
    1ffc:	4698      	mov	r8, r3
    1ffe:	4c03      	ldr	r4, [pc, #12]	; (200c <STACK_SIZE+0xc>)
    2000:	e7e0      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    2002:	2300      	movs	r3, #0
    2004:	4c01      	ldr	r4, [pc, #4]	; (200c <STACK_SIZE+0xc>)
    2006:	2200      	movs	r2, #0
    2008:	4698      	mov	r8, r3
    200a:	e7db      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    200c:	000007ff 	.word	0x000007ff
    2010:	fffffc01 	.word	0xfffffc01
    2014:	0000318c 	.word	0x0000318c
    2018:	fffffc0d 	.word	0xfffffc0d
    201c:	800fffff 	.word	0x800fffff
    2020:	45d9      	cmp	r9, fp
    2022:	d900      	bls.n	2026 <STACK_SIZE+0x26>
    2024:	e139      	b.n	229a <STACK_SIZE+0x29a>
    2026:	d100      	bne.n	202a <STACK_SIZE+0x2a>
    2028:	e134      	b.n	2294 <STACK_SIZE+0x294>
    202a:	2300      	movs	r3, #0
    202c:	4646      	mov	r6, r8
    202e:	464d      	mov	r5, r9
    2030:	469a      	mov	sl, r3
    2032:	3c01      	subs	r4, #1
    2034:	465b      	mov	r3, fp
    2036:	0e0a      	lsrs	r2, r1, #24
    2038:	021b      	lsls	r3, r3, #8
    203a:	431a      	orrs	r2, r3
    203c:	020b      	lsls	r3, r1, #8
    203e:	0c17      	lsrs	r7, r2, #16
    2040:	9303      	str	r3, [sp, #12]
    2042:	0413      	lsls	r3, r2, #16
    2044:	0c1b      	lsrs	r3, r3, #16
    2046:	0039      	movs	r1, r7
    2048:	0028      	movs	r0, r5
    204a:	4690      	mov	r8, r2
    204c:	9301      	str	r3, [sp, #4]
    204e:	f7ff fb4f 	bl	16f0 <__udivsi3>
    2052:	0002      	movs	r2, r0
    2054:	9b01      	ldr	r3, [sp, #4]
    2056:	4683      	mov	fp, r0
    2058:	435a      	muls	r2, r3
    205a:	0028      	movs	r0, r5
    205c:	0039      	movs	r1, r7
    205e:	4691      	mov	r9, r2
    2060:	f7ff fbcc 	bl	17fc <__aeabi_uidivmod>
    2064:	0c35      	lsrs	r5, r6, #16
    2066:	0409      	lsls	r1, r1, #16
    2068:	430d      	orrs	r5, r1
    206a:	45a9      	cmp	r9, r5
    206c:	d90d      	bls.n	208a <STACK_SIZE+0x8a>
    206e:	465b      	mov	r3, fp
    2070:	4445      	add	r5, r8
    2072:	3b01      	subs	r3, #1
    2074:	45a8      	cmp	r8, r5
    2076:	d900      	bls.n	207a <STACK_SIZE+0x7a>
    2078:	e13a      	b.n	22f0 <STACK_SIZE+0x2f0>
    207a:	45a9      	cmp	r9, r5
    207c:	d800      	bhi.n	2080 <STACK_SIZE+0x80>
    207e:	e137      	b.n	22f0 <STACK_SIZE+0x2f0>
    2080:	2302      	movs	r3, #2
    2082:	425b      	negs	r3, r3
    2084:	469c      	mov	ip, r3
    2086:	4445      	add	r5, r8
    2088:	44e3      	add	fp, ip
    208a:	464b      	mov	r3, r9
    208c:	1aeb      	subs	r3, r5, r3
    208e:	0039      	movs	r1, r7
    2090:	0018      	movs	r0, r3
    2092:	9304      	str	r3, [sp, #16]
    2094:	f7ff fb2c 	bl	16f0 <__udivsi3>
    2098:	9b01      	ldr	r3, [sp, #4]
    209a:	0005      	movs	r5, r0
    209c:	4343      	muls	r3, r0
    209e:	0039      	movs	r1, r7
    20a0:	9804      	ldr	r0, [sp, #16]
    20a2:	4699      	mov	r9, r3
    20a4:	f7ff fbaa 	bl	17fc <__aeabi_uidivmod>
    20a8:	0433      	lsls	r3, r6, #16
    20aa:	0409      	lsls	r1, r1, #16
    20ac:	0c1b      	lsrs	r3, r3, #16
    20ae:	430b      	orrs	r3, r1
    20b0:	4599      	cmp	r9, r3
    20b2:	d909      	bls.n	20c8 <STACK_SIZE+0xc8>
    20b4:	4443      	add	r3, r8
    20b6:	1e6a      	subs	r2, r5, #1
    20b8:	4598      	cmp	r8, r3
    20ba:	d900      	bls.n	20be <STACK_SIZE+0xbe>
    20bc:	e11a      	b.n	22f4 <STACK_SIZE+0x2f4>
    20be:	4599      	cmp	r9, r3
    20c0:	d800      	bhi.n	20c4 <STACK_SIZE+0xc4>
    20c2:	e117      	b.n	22f4 <STACK_SIZE+0x2f4>
    20c4:	3d02      	subs	r5, #2
    20c6:	4443      	add	r3, r8
    20c8:	464a      	mov	r2, r9
    20ca:	1a9b      	subs	r3, r3, r2
    20cc:	465a      	mov	r2, fp
    20ce:	0412      	lsls	r2, r2, #16
    20d0:	432a      	orrs	r2, r5
    20d2:	9903      	ldr	r1, [sp, #12]
    20d4:	4693      	mov	fp, r2
    20d6:	0c10      	lsrs	r0, r2, #16
    20d8:	0c0a      	lsrs	r2, r1, #16
    20da:	4691      	mov	r9, r2
    20dc:	0409      	lsls	r1, r1, #16
    20de:	465a      	mov	r2, fp
    20e0:	0c09      	lsrs	r1, r1, #16
    20e2:	464e      	mov	r6, r9
    20e4:	000d      	movs	r5, r1
    20e6:	0412      	lsls	r2, r2, #16
    20e8:	0c12      	lsrs	r2, r2, #16
    20ea:	4345      	muls	r5, r0
    20ec:	9105      	str	r1, [sp, #20]
    20ee:	4351      	muls	r1, r2
    20f0:	4372      	muls	r2, r6
    20f2:	4370      	muls	r0, r6
    20f4:	1952      	adds	r2, r2, r5
    20f6:	0c0e      	lsrs	r6, r1, #16
    20f8:	18b2      	adds	r2, r6, r2
    20fa:	4295      	cmp	r5, r2
    20fc:	d903      	bls.n	2106 <STACK_SIZE+0x106>
    20fe:	2580      	movs	r5, #128	; 0x80
    2100:	026d      	lsls	r5, r5, #9
    2102:	46ac      	mov	ip, r5
    2104:	4460      	add	r0, ip
    2106:	0c15      	lsrs	r5, r2, #16
    2108:	0409      	lsls	r1, r1, #16
    210a:	0412      	lsls	r2, r2, #16
    210c:	0c09      	lsrs	r1, r1, #16
    210e:	1828      	adds	r0, r5, r0
    2110:	1852      	adds	r2, r2, r1
    2112:	4283      	cmp	r3, r0
    2114:	d200      	bcs.n	2118 <STACK_SIZE+0x118>
    2116:	e0ce      	b.n	22b6 <STACK_SIZE+0x2b6>
    2118:	d100      	bne.n	211c <STACK_SIZE+0x11c>
    211a:	e0c8      	b.n	22ae <STACK_SIZE+0x2ae>
    211c:	1a1d      	subs	r5, r3, r0
    211e:	4653      	mov	r3, sl
    2120:	1a9e      	subs	r6, r3, r2
    2122:	45b2      	cmp	sl, r6
    2124:	4192      	sbcs	r2, r2
    2126:	4252      	negs	r2, r2
    2128:	1aab      	subs	r3, r5, r2
    212a:	469a      	mov	sl, r3
    212c:	4598      	cmp	r8, r3
    212e:	d100      	bne.n	2132 <STACK_SIZE+0x132>
    2130:	e117      	b.n	2362 <STACK_SIZE+0x362>
    2132:	0039      	movs	r1, r7
    2134:	0018      	movs	r0, r3
    2136:	f7ff fadb 	bl	16f0 <__udivsi3>
    213a:	9b01      	ldr	r3, [sp, #4]
    213c:	0005      	movs	r5, r0
    213e:	4343      	muls	r3, r0
    2140:	0039      	movs	r1, r7
    2142:	4650      	mov	r0, sl
    2144:	9304      	str	r3, [sp, #16]
    2146:	f7ff fb59 	bl	17fc <__aeabi_uidivmod>
    214a:	9804      	ldr	r0, [sp, #16]
    214c:	040b      	lsls	r3, r1, #16
    214e:	0c31      	lsrs	r1, r6, #16
    2150:	4319      	orrs	r1, r3
    2152:	4288      	cmp	r0, r1
    2154:	d909      	bls.n	216a <STACK_SIZE+0x16a>
    2156:	4441      	add	r1, r8
    2158:	1e6b      	subs	r3, r5, #1
    215a:	4588      	cmp	r8, r1
    215c:	d900      	bls.n	2160 <STACK_SIZE+0x160>
    215e:	e107      	b.n	2370 <STACK_SIZE+0x370>
    2160:	4288      	cmp	r0, r1
    2162:	d800      	bhi.n	2166 <STACK_SIZE+0x166>
    2164:	e104      	b.n	2370 <STACK_SIZE+0x370>
    2166:	3d02      	subs	r5, #2
    2168:	4441      	add	r1, r8
    216a:	9b04      	ldr	r3, [sp, #16]
    216c:	1acb      	subs	r3, r1, r3
    216e:	0018      	movs	r0, r3
    2170:	0039      	movs	r1, r7
    2172:	9304      	str	r3, [sp, #16]
    2174:	f7ff fabc 	bl	16f0 <__udivsi3>
    2178:	9b01      	ldr	r3, [sp, #4]
    217a:	4682      	mov	sl, r0
    217c:	4343      	muls	r3, r0
    217e:	0039      	movs	r1, r7
    2180:	9804      	ldr	r0, [sp, #16]
    2182:	9301      	str	r3, [sp, #4]
    2184:	f7ff fb3a 	bl	17fc <__aeabi_uidivmod>
    2188:	9801      	ldr	r0, [sp, #4]
    218a:	040b      	lsls	r3, r1, #16
    218c:	0431      	lsls	r1, r6, #16
    218e:	0c09      	lsrs	r1, r1, #16
    2190:	4319      	orrs	r1, r3
    2192:	4288      	cmp	r0, r1
    2194:	d90d      	bls.n	21b2 <STACK_SIZE+0x1b2>
    2196:	4653      	mov	r3, sl
    2198:	4441      	add	r1, r8
    219a:	3b01      	subs	r3, #1
    219c:	4588      	cmp	r8, r1
    219e:	d900      	bls.n	21a2 <STACK_SIZE+0x1a2>
    21a0:	e0e8      	b.n	2374 <STACK_SIZE+0x374>
    21a2:	4288      	cmp	r0, r1
    21a4:	d800      	bhi.n	21a8 <STACK_SIZE+0x1a8>
    21a6:	e0e5      	b.n	2374 <STACK_SIZE+0x374>
    21a8:	2302      	movs	r3, #2
    21aa:	425b      	negs	r3, r3
    21ac:	469c      	mov	ip, r3
    21ae:	4441      	add	r1, r8
    21b0:	44e2      	add	sl, ip
    21b2:	9b01      	ldr	r3, [sp, #4]
    21b4:	042d      	lsls	r5, r5, #16
    21b6:	1ace      	subs	r6, r1, r3
    21b8:	4651      	mov	r1, sl
    21ba:	4329      	orrs	r1, r5
    21bc:	9d05      	ldr	r5, [sp, #20]
    21be:	464f      	mov	r7, r9
    21c0:	002a      	movs	r2, r5
    21c2:	040b      	lsls	r3, r1, #16
    21c4:	0c08      	lsrs	r0, r1, #16
    21c6:	0c1b      	lsrs	r3, r3, #16
    21c8:	435a      	muls	r2, r3
    21ca:	4345      	muls	r5, r0
    21cc:	437b      	muls	r3, r7
    21ce:	4378      	muls	r0, r7
    21d0:	195b      	adds	r3, r3, r5
    21d2:	0c17      	lsrs	r7, r2, #16
    21d4:	18fb      	adds	r3, r7, r3
    21d6:	429d      	cmp	r5, r3
    21d8:	d903      	bls.n	21e2 <STACK_SIZE+0x1e2>
    21da:	2580      	movs	r5, #128	; 0x80
    21dc:	026d      	lsls	r5, r5, #9
    21de:	46ac      	mov	ip, r5
    21e0:	4460      	add	r0, ip
    21e2:	0c1d      	lsrs	r5, r3, #16
    21e4:	0412      	lsls	r2, r2, #16
    21e6:	041b      	lsls	r3, r3, #16
    21e8:	0c12      	lsrs	r2, r2, #16
    21ea:	1828      	adds	r0, r5, r0
    21ec:	189b      	adds	r3, r3, r2
    21ee:	4286      	cmp	r6, r0
    21f0:	d200      	bcs.n	21f4 <STACK_SIZE+0x1f4>
    21f2:	e093      	b.n	231c <STACK_SIZE+0x31c>
    21f4:	d100      	bne.n	21f8 <STACK_SIZE+0x1f8>
    21f6:	e08e      	b.n	2316 <STACK_SIZE+0x316>
    21f8:	2301      	movs	r3, #1
    21fa:	4319      	orrs	r1, r3
    21fc:	4ba0      	ldr	r3, [pc, #640]	; (2480 <STACK_SIZE+0x480>)
    21fe:	18e3      	adds	r3, r4, r3
    2200:	2b00      	cmp	r3, #0
    2202:	dc00      	bgt.n	2206 <STACK_SIZE+0x206>
    2204:	e099      	b.n	233a <STACK_SIZE+0x33a>
    2206:	074a      	lsls	r2, r1, #29
    2208:	d000      	beq.n	220c <STACK_SIZE+0x20c>
    220a:	e09e      	b.n	234a <STACK_SIZE+0x34a>
    220c:	465a      	mov	r2, fp
    220e:	01d2      	lsls	r2, r2, #7
    2210:	d506      	bpl.n	2220 <STACK_SIZE+0x220>
    2212:	465a      	mov	r2, fp
    2214:	4b9b      	ldr	r3, [pc, #620]	; (2484 <STACK_SIZE+0x484>)
    2216:	401a      	ands	r2, r3
    2218:	2380      	movs	r3, #128	; 0x80
    221a:	4693      	mov	fp, r2
    221c:	00db      	lsls	r3, r3, #3
    221e:	18e3      	adds	r3, r4, r3
    2220:	4a99      	ldr	r2, [pc, #612]	; (2488 <STACK_SIZE+0x488>)
    2222:	4293      	cmp	r3, r2
    2224:	dd68      	ble.n	22f8 <STACK_SIZE+0x2f8>
    2226:	2301      	movs	r3, #1
    2228:	9a02      	ldr	r2, [sp, #8]
    222a:	4c98      	ldr	r4, [pc, #608]	; (248c <STACK_SIZE+0x48c>)
    222c:	401a      	ands	r2, r3
    222e:	2300      	movs	r3, #0
    2230:	4694      	mov	ip, r2
    2232:	4698      	mov	r8, r3
    2234:	2200      	movs	r2, #0
    2236:	e6c5      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    2238:	2280      	movs	r2, #128	; 0x80
    223a:	464b      	mov	r3, r9
    223c:	0312      	lsls	r2, r2, #12
    223e:	4213      	tst	r3, r2
    2240:	d00a      	beq.n	2258 <STACK_SIZE+0x258>
    2242:	465b      	mov	r3, fp
    2244:	4213      	tst	r3, r2
    2246:	d106      	bne.n	2256 <STACK_SIZE+0x256>
    2248:	431a      	orrs	r2, r3
    224a:	0312      	lsls	r2, r2, #12
    224c:	0b12      	lsrs	r2, r2, #12
    224e:	46ac      	mov	ip, r5
    2250:	4688      	mov	r8, r1
    2252:	4c8e      	ldr	r4, [pc, #568]	; (248c <STACK_SIZE+0x48c>)
    2254:	e6b6      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    2256:	464b      	mov	r3, r9
    2258:	431a      	orrs	r2, r3
    225a:	0312      	lsls	r2, r2, #12
    225c:	0b12      	lsrs	r2, r2, #12
    225e:	46bc      	mov	ip, r7
    2260:	4c8a      	ldr	r4, [pc, #552]	; (248c <STACK_SIZE+0x48c>)
    2262:	e6af      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    2264:	0003      	movs	r3, r0
    2266:	465a      	mov	r2, fp
    2268:	3b28      	subs	r3, #40	; 0x28
    226a:	409a      	lsls	r2, r3
    226c:	2300      	movs	r3, #0
    226e:	4691      	mov	r9, r2
    2270:	4698      	mov	r8, r3
    2272:	e657      	b.n	1f24 <__aeabi_ddiv+0xfc>
    2274:	4658      	mov	r0, fp
    2276:	f000 ff0d 	bl	3094 <__clzsi2>
    227a:	3020      	adds	r0, #32
    227c:	e640      	b.n	1f00 <__aeabi_ddiv+0xd8>
    227e:	0003      	movs	r3, r0
    2280:	4652      	mov	r2, sl
    2282:	3b28      	subs	r3, #40	; 0x28
    2284:	409a      	lsls	r2, r3
    2286:	2100      	movs	r1, #0
    2288:	4693      	mov	fp, r2
    228a:	e677      	b.n	1f7c <__aeabi_ddiv+0x154>
    228c:	f000 ff02 	bl	3094 <__clzsi2>
    2290:	3020      	adds	r0, #32
    2292:	e65f      	b.n	1f54 <__aeabi_ddiv+0x12c>
    2294:	4588      	cmp	r8, r1
    2296:	d200      	bcs.n	229a <STACK_SIZE+0x29a>
    2298:	e6c7      	b.n	202a <STACK_SIZE+0x2a>
    229a:	464b      	mov	r3, r9
    229c:	07de      	lsls	r6, r3, #31
    229e:	085d      	lsrs	r5, r3, #1
    22a0:	4643      	mov	r3, r8
    22a2:	085b      	lsrs	r3, r3, #1
    22a4:	431e      	orrs	r6, r3
    22a6:	4643      	mov	r3, r8
    22a8:	07db      	lsls	r3, r3, #31
    22aa:	469a      	mov	sl, r3
    22ac:	e6c2      	b.n	2034 <STACK_SIZE+0x34>
    22ae:	2500      	movs	r5, #0
    22b0:	4592      	cmp	sl, r2
    22b2:	d300      	bcc.n	22b6 <STACK_SIZE+0x2b6>
    22b4:	e733      	b.n	211e <STACK_SIZE+0x11e>
    22b6:	9e03      	ldr	r6, [sp, #12]
    22b8:	4659      	mov	r1, fp
    22ba:	46b4      	mov	ip, r6
    22bc:	44e2      	add	sl, ip
    22be:	45b2      	cmp	sl, r6
    22c0:	41ad      	sbcs	r5, r5
    22c2:	426d      	negs	r5, r5
    22c4:	4445      	add	r5, r8
    22c6:	18eb      	adds	r3, r5, r3
    22c8:	3901      	subs	r1, #1
    22ca:	4598      	cmp	r8, r3
    22cc:	d207      	bcs.n	22de <STACK_SIZE+0x2de>
    22ce:	4298      	cmp	r0, r3
    22d0:	d900      	bls.n	22d4 <STACK_SIZE+0x2d4>
    22d2:	e07f      	b.n	23d4 <STACK_SIZE+0x3d4>
    22d4:	d100      	bne.n	22d8 <STACK_SIZE+0x2d8>
    22d6:	e0bc      	b.n	2452 <STACK_SIZE+0x452>
    22d8:	1a1d      	subs	r5, r3, r0
    22da:	468b      	mov	fp, r1
    22dc:	e71f      	b.n	211e <STACK_SIZE+0x11e>
    22de:	4598      	cmp	r8, r3
    22e0:	d1fa      	bne.n	22d8 <STACK_SIZE+0x2d8>
    22e2:	9d03      	ldr	r5, [sp, #12]
    22e4:	4555      	cmp	r5, sl
    22e6:	d9f2      	bls.n	22ce <STACK_SIZE+0x2ce>
    22e8:	4643      	mov	r3, r8
    22ea:	468b      	mov	fp, r1
    22ec:	1a1d      	subs	r5, r3, r0
    22ee:	e716      	b.n	211e <STACK_SIZE+0x11e>
    22f0:	469b      	mov	fp, r3
    22f2:	e6ca      	b.n	208a <STACK_SIZE+0x8a>
    22f4:	0015      	movs	r5, r2
    22f6:	e6e7      	b.n	20c8 <STACK_SIZE+0xc8>
    22f8:	465a      	mov	r2, fp
    22fa:	08c9      	lsrs	r1, r1, #3
    22fc:	0752      	lsls	r2, r2, #29
    22fe:	430a      	orrs	r2, r1
    2300:	055b      	lsls	r3, r3, #21
    2302:	4690      	mov	r8, r2
    2304:	0d5c      	lsrs	r4, r3, #21
    2306:	465a      	mov	r2, fp
    2308:	2301      	movs	r3, #1
    230a:	9902      	ldr	r1, [sp, #8]
    230c:	0252      	lsls	r2, r2, #9
    230e:	4019      	ands	r1, r3
    2310:	0b12      	lsrs	r2, r2, #12
    2312:	468c      	mov	ip, r1
    2314:	e656      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    2316:	2b00      	cmp	r3, #0
    2318:	d100      	bne.n	231c <STACK_SIZE+0x31c>
    231a:	e76f      	b.n	21fc <STACK_SIZE+0x1fc>
    231c:	4446      	add	r6, r8
    231e:	1e4a      	subs	r2, r1, #1
    2320:	45b0      	cmp	r8, r6
    2322:	d929      	bls.n	2378 <STACK_SIZE+0x378>
    2324:	0011      	movs	r1, r2
    2326:	4286      	cmp	r6, r0
    2328:	d000      	beq.n	232c <STACK_SIZE+0x32c>
    232a:	e765      	b.n	21f8 <STACK_SIZE+0x1f8>
    232c:	9a03      	ldr	r2, [sp, #12]
    232e:	4293      	cmp	r3, r2
    2330:	d000      	beq.n	2334 <STACK_SIZE+0x334>
    2332:	e761      	b.n	21f8 <STACK_SIZE+0x1f8>
    2334:	e762      	b.n	21fc <STACK_SIZE+0x1fc>
    2336:	2101      	movs	r1, #1
    2338:	4249      	negs	r1, r1
    233a:	2001      	movs	r0, #1
    233c:	1ac2      	subs	r2, r0, r3
    233e:	2a38      	cmp	r2, #56	; 0x38
    2340:	dd21      	ble.n	2386 <STACK_SIZE+0x386>
    2342:	9b02      	ldr	r3, [sp, #8]
    2344:	4003      	ands	r3, r0
    2346:	469c      	mov	ip, r3
    2348:	e638      	b.n	1fbc <__aeabi_ddiv+0x194>
    234a:	220f      	movs	r2, #15
    234c:	400a      	ands	r2, r1
    234e:	2a04      	cmp	r2, #4
    2350:	d100      	bne.n	2354 <STACK_SIZE+0x354>
    2352:	e75b      	b.n	220c <STACK_SIZE+0x20c>
    2354:	000a      	movs	r2, r1
    2356:	1d11      	adds	r1, r2, #4
    2358:	4291      	cmp	r1, r2
    235a:	4192      	sbcs	r2, r2
    235c:	4252      	negs	r2, r2
    235e:	4493      	add	fp, r2
    2360:	e754      	b.n	220c <STACK_SIZE+0x20c>
    2362:	4b47      	ldr	r3, [pc, #284]	; (2480 <STACK_SIZE+0x480>)
    2364:	18e3      	adds	r3, r4, r3
    2366:	2b00      	cmp	r3, #0
    2368:	dde5      	ble.n	2336 <STACK_SIZE+0x336>
    236a:	2201      	movs	r2, #1
    236c:	4252      	negs	r2, r2
    236e:	e7f2      	b.n	2356 <STACK_SIZE+0x356>
    2370:	001d      	movs	r5, r3
    2372:	e6fa      	b.n	216a <STACK_SIZE+0x16a>
    2374:	469a      	mov	sl, r3
    2376:	e71c      	b.n	21b2 <STACK_SIZE+0x1b2>
    2378:	42b0      	cmp	r0, r6
    237a:	d839      	bhi.n	23f0 <STACK_SIZE+0x3f0>
    237c:	d06e      	beq.n	245c <STACK_SIZE+0x45c>
    237e:	0011      	movs	r1, r2
    2380:	e73a      	b.n	21f8 <STACK_SIZE+0x1f8>
    2382:	9302      	str	r3, [sp, #8]
    2384:	e73a      	b.n	21fc <STACK_SIZE+0x1fc>
    2386:	2a1f      	cmp	r2, #31
    2388:	dc3c      	bgt.n	2404 <STACK_SIZE+0x404>
    238a:	2320      	movs	r3, #32
    238c:	1a9b      	subs	r3, r3, r2
    238e:	000c      	movs	r4, r1
    2390:	4658      	mov	r0, fp
    2392:	4099      	lsls	r1, r3
    2394:	4098      	lsls	r0, r3
    2396:	1e4b      	subs	r3, r1, #1
    2398:	4199      	sbcs	r1, r3
    239a:	465b      	mov	r3, fp
    239c:	40d4      	lsrs	r4, r2
    239e:	40d3      	lsrs	r3, r2
    23a0:	4320      	orrs	r0, r4
    23a2:	4308      	orrs	r0, r1
    23a4:	001a      	movs	r2, r3
    23a6:	0743      	lsls	r3, r0, #29
    23a8:	d009      	beq.n	23be <STACK_SIZE+0x3be>
    23aa:	230f      	movs	r3, #15
    23ac:	4003      	ands	r3, r0
    23ae:	2b04      	cmp	r3, #4
    23b0:	d005      	beq.n	23be <STACK_SIZE+0x3be>
    23b2:	0001      	movs	r1, r0
    23b4:	1d08      	adds	r0, r1, #4
    23b6:	4288      	cmp	r0, r1
    23b8:	419b      	sbcs	r3, r3
    23ba:	425b      	negs	r3, r3
    23bc:	18d2      	adds	r2, r2, r3
    23be:	0213      	lsls	r3, r2, #8
    23c0:	d53a      	bpl.n	2438 <STACK_SIZE+0x438>
    23c2:	2301      	movs	r3, #1
    23c4:	9a02      	ldr	r2, [sp, #8]
    23c6:	2401      	movs	r4, #1
    23c8:	401a      	ands	r2, r3
    23ca:	2300      	movs	r3, #0
    23cc:	4694      	mov	ip, r2
    23ce:	4698      	mov	r8, r3
    23d0:	2200      	movs	r2, #0
    23d2:	e5f7      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    23d4:	2102      	movs	r1, #2
    23d6:	4249      	negs	r1, r1
    23d8:	468c      	mov	ip, r1
    23da:	9d03      	ldr	r5, [sp, #12]
    23dc:	44e3      	add	fp, ip
    23de:	46ac      	mov	ip, r5
    23e0:	44e2      	add	sl, ip
    23e2:	45aa      	cmp	sl, r5
    23e4:	41ad      	sbcs	r5, r5
    23e6:	426d      	negs	r5, r5
    23e8:	4445      	add	r5, r8
    23ea:	18ed      	adds	r5, r5, r3
    23ec:	1a2d      	subs	r5, r5, r0
    23ee:	e696      	b.n	211e <STACK_SIZE+0x11e>
    23f0:	1e8a      	subs	r2, r1, #2
    23f2:	9903      	ldr	r1, [sp, #12]
    23f4:	004d      	lsls	r5, r1, #1
    23f6:	428d      	cmp	r5, r1
    23f8:	4189      	sbcs	r1, r1
    23fa:	4249      	negs	r1, r1
    23fc:	4441      	add	r1, r8
    23fe:	1876      	adds	r6, r6, r1
    2400:	9503      	str	r5, [sp, #12]
    2402:	e78f      	b.n	2324 <STACK_SIZE+0x324>
    2404:	201f      	movs	r0, #31
    2406:	4240      	negs	r0, r0
    2408:	1ac3      	subs	r3, r0, r3
    240a:	4658      	mov	r0, fp
    240c:	40d8      	lsrs	r0, r3
    240e:	0003      	movs	r3, r0
    2410:	2a20      	cmp	r2, #32
    2412:	d028      	beq.n	2466 <STACK_SIZE+0x466>
    2414:	2040      	movs	r0, #64	; 0x40
    2416:	465d      	mov	r5, fp
    2418:	1a82      	subs	r2, r0, r2
    241a:	4095      	lsls	r5, r2
    241c:	4329      	orrs	r1, r5
    241e:	1e4a      	subs	r2, r1, #1
    2420:	4191      	sbcs	r1, r2
    2422:	4319      	orrs	r1, r3
    2424:	2307      	movs	r3, #7
    2426:	2200      	movs	r2, #0
    2428:	400b      	ands	r3, r1
    242a:	d009      	beq.n	2440 <STACK_SIZE+0x440>
    242c:	230f      	movs	r3, #15
    242e:	2200      	movs	r2, #0
    2430:	400b      	ands	r3, r1
    2432:	0008      	movs	r0, r1
    2434:	2b04      	cmp	r3, #4
    2436:	d1bd      	bne.n	23b4 <STACK_SIZE+0x3b4>
    2438:	0001      	movs	r1, r0
    243a:	0753      	lsls	r3, r2, #29
    243c:	0252      	lsls	r2, r2, #9
    243e:	0b12      	lsrs	r2, r2, #12
    2440:	08c9      	lsrs	r1, r1, #3
    2442:	4319      	orrs	r1, r3
    2444:	2301      	movs	r3, #1
    2446:	4688      	mov	r8, r1
    2448:	9902      	ldr	r1, [sp, #8]
    244a:	2400      	movs	r4, #0
    244c:	4019      	ands	r1, r3
    244e:	468c      	mov	ip, r1
    2450:	e5b8      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    2452:	4552      	cmp	r2, sl
    2454:	d8be      	bhi.n	23d4 <STACK_SIZE+0x3d4>
    2456:	468b      	mov	fp, r1
    2458:	2500      	movs	r5, #0
    245a:	e660      	b.n	211e <STACK_SIZE+0x11e>
    245c:	9d03      	ldr	r5, [sp, #12]
    245e:	429d      	cmp	r5, r3
    2460:	d3c6      	bcc.n	23f0 <STACK_SIZE+0x3f0>
    2462:	0011      	movs	r1, r2
    2464:	e762      	b.n	232c <STACK_SIZE+0x32c>
    2466:	2500      	movs	r5, #0
    2468:	e7d8      	b.n	241c <STACK_SIZE+0x41c>
    246a:	2280      	movs	r2, #128	; 0x80
    246c:	465b      	mov	r3, fp
    246e:	0312      	lsls	r2, r2, #12
    2470:	431a      	orrs	r2, r3
    2472:	9b01      	ldr	r3, [sp, #4]
    2474:	0312      	lsls	r2, r2, #12
    2476:	0b12      	lsrs	r2, r2, #12
    2478:	469c      	mov	ip, r3
    247a:	4688      	mov	r8, r1
    247c:	4c03      	ldr	r4, [pc, #12]	; (248c <STACK_SIZE+0x48c>)
    247e:	e5a1      	b.n	1fc4 <__aeabi_ddiv+0x19c>
    2480:	000003ff 	.word	0x000003ff
    2484:	feffffff 	.word	0xfeffffff
    2488:	000007fe 	.word	0x000007fe
    248c:	000007ff 	.word	0x000007ff

00002490 <__aeabi_dmul>:
    2490:	b5f0      	push	{r4, r5, r6, r7, lr}
    2492:	4657      	mov	r7, sl
    2494:	4645      	mov	r5, r8
    2496:	46de      	mov	lr, fp
    2498:	464e      	mov	r6, r9
    249a:	b5e0      	push	{r5, r6, r7, lr}
    249c:	030c      	lsls	r4, r1, #12
    249e:	4698      	mov	r8, r3
    24a0:	004e      	lsls	r6, r1, #1
    24a2:	0b23      	lsrs	r3, r4, #12
    24a4:	b087      	sub	sp, #28
    24a6:	0007      	movs	r7, r0
    24a8:	4692      	mov	sl, r2
    24aa:	469b      	mov	fp, r3
    24ac:	0d76      	lsrs	r6, r6, #21
    24ae:	0fcd      	lsrs	r5, r1, #31
    24b0:	2e00      	cmp	r6, #0
    24b2:	d06b      	beq.n	258c <__aeabi_dmul+0xfc>
    24b4:	4b6d      	ldr	r3, [pc, #436]	; (266c <__aeabi_dmul+0x1dc>)
    24b6:	429e      	cmp	r6, r3
    24b8:	d035      	beq.n	2526 <__aeabi_dmul+0x96>
    24ba:	2480      	movs	r4, #128	; 0x80
    24bc:	465b      	mov	r3, fp
    24be:	0f42      	lsrs	r2, r0, #29
    24c0:	0424      	lsls	r4, r4, #16
    24c2:	00db      	lsls	r3, r3, #3
    24c4:	4314      	orrs	r4, r2
    24c6:	431c      	orrs	r4, r3
    24c8:	00c3      	lsls	r3, r0, #3
    24ca:	4699      	mov	r9, r3
    24cc:	4b68      	ldr	r3, [pc, #416]	; (2670 <__aeabi_dmul+0x1e0>)
    24ce:	46a3      	mov	fp, r4
    24d0:	469c      	mov	ip, r3
    24d2:	2300      	movs	r3, #0
    24d4:	2700      	movs	r7, #0
    24d6:	4466      	add	r6, ip
    24d8:	9302      	str	r3, [sp, #8]
    24da:	4643      	mov	r3, r8
    24dc:	031c      	lsls	r4, r3, #12
    24de:	005a      	lsls	r2, r3, #1
    24e0:	0fdb      	lsrs	r3, r3, #31
    24e2:	4650      	mov	r0, sl
    24e4:	0b24      	lsrs	r4, r4, #12
    24e6:	0d52      	lsrs	r2, r2, #21
    24e8:	4698      	mov	r8, r3
    24ea:	d100      	bne.n	24ee <__aeabi_dmul+0x5e>
    24ec:	e076      	b.n	25dc <__aeabi_dmul+0x14c>
    24ee:	4b5f      	ldr	r3, [pc, #380]	; (266c <__aeabi_dmul+0x1dc>)
    24f0:	429a      	cmp	r2, r3
    24f2:	d06d      	beq.n	25d0 <__aeabi_dmul+0x140>
    24f4:	2380      	movs	r3, #128	; 0x80
    24f6:	0f41      	lsrs	r1, r0, #29
    24f8:	041b      	lsls	r3, r3, #16
    24fa:	430b      	orrs	r3, r1
    24fc:	495c      	ldr	r1, [pc, #368]	; (2670 <__aeabi_dmul+0x1e0>)
    24fe:	00e4      	lsls	r4, r4, #3
    2500:	468c      	mov	ip, r1
    2502:	431c      	orrs	r4, r3
    2504:	00c3      	lsls	r3, r0, #3
    2506:	2000      	movs	r0, #0
    2508:	4462      	add	r2, ip
    250a:	4641      	mov	r1, r8
    250c:	18b6      	adds	r6, r6, r2
    250e:	4069      	eors	r1, r5
    2510:	1c72      	adds	r2, r6, #1
    2512:	9101      	str	r1, [sp, #4]
    2514:	4694      	mov	ip, r2
    2516:	4307      	orrs	r7, r0
    2518:	2f0f      	cmp	r7, #15
    251a:	d900      	bls.n	251e <__aeabi_dmul+0x8e>
    251c:	e0b0      	b.n	2680 <__aeabi_dmul+0x1f0>
    251e:	4a55      	ldr	r2, [pc, #340]	; (2674 <__aeabi_dmul+0x1e4>)
    2520:	00bf      	lsls	r7, r7, #2
    2522:	59d2      	ldr	r2, [r2, r7]
    2524:	4697      	mov	pc, r2
    2526:	465b      	mov	r3, fp
    2528:	4303      	orrs	r3, r0
    252a:	4699      	mov	r9, r3
    252c:	d000      	beq.n	2530 <__aeabi_dmul+0xa0>
    252e:	e087      	b.n	2640 <__aeabi_dmul+0x1b0>
    2530:	2300      	movs	r3, #0
    2532:	469b      	mov	fp, r3
    2534:	3302      	adds	r3, #2
    2536:	2708      	movs	r7, #8
    2538:	9302      	str	r3, [sp, #8]
    253a:	e7ce      	b.n	24da <__aeabi_dmul+0x4a>
    253c:	4642      	mov	r2, r8
    253e:	9201      	str	r2, [sp, #4]
    2540:	2802      	cmp	r0, #2
    2542:	d067      	beq.n	2614 <__aeabi_dmul+0x184>
    2544:	2803      	cmp	r0, #3
    2546:	d100      	bne.n	254a <__aeabi_dmul+0xba>
    2548:	e20e      	b.n	2968 <__aeabi_dmul+0x4d8>
    254a:	2801      	cmp	r0, #1
    254c:	d000      	beq.n	2550 <__aeabi_dmul+0xc0>
    254e:	e162      	b.n	2816 <__aeabi_dmul+0x386>
    2550:	2300      	movs	r3, #0
    2552:	2400      	movs	r4, #0
    2554:	2200      	movs	r2, #0
    2556:	4699      	mov	r9, r3
    2558:	9901      	ldr	r1, [sp, #4]
    255a:	4001      	ands	r1, r0
    255c:	b2cd      	uxtb	r5, r1
    255e:	2100      	movs	r1, #0
    2560:	0312      	lsls	r2, r2, #12
    2562:	0d0b      	lsrs	r3, r1, #20
    2564:	0b12      	lsrs	r2, r2, #12
    2566:	051b      	lsls	r3, r3, #20
    2568:	4313      	orrs	r3, r2
    256a:	4a43      	ldr	r2, [pc, #268]	; (2678 <__aeabi_dmul+0x1e8>)
    256c:	0524      	lsls	r4, r4, #20
    256e:	4013      	ands	r3, r2
    2570:	431c      	orrs	r4, r3
    2572:	0064      	lsls	r4, r4, #1
    2574:	07ed      	lsls	r5, r5, #31
    2576:	0864      	lsrs	r4, r4, #1
    2578:	432c      	orrs	r4, r5
    257a:	4648      	mov	r0, r9
    257c:	0021      	movs	r1, r4
    257e:	b007      	add	sp, #28
    2580:	bc3c      	pop	{r2, r3, r4, r5}
    2582:	4690      	mov	r8, r2
    2584:	4699      	mov	r9, r3
    2586:	46a2      	mov	sl, r4
    2588:	46ab      	mov	fp, r5
    258a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    258c:	4303      	orrs	r3, r0
    258e:	4699      	mov	r9, r3
    2590:	d04f      	beq.n	2632 <__aeabi_dmul+0x1a2>
    2592:	465b      	mov	r3, fp
    2594:	2b00      	cmp	r3, #0
    2596:	d100      	bne.n	259a <__aeabi_dmul+0x10a>
    2598:	e189      	b.n	28ae <__aeabi_dmul+0x41e>
    259a:	4658      	mov	r0, fp
    259c:	f000 fd7a 	bl	3094 <__clzsi2>
    25a0:	0003      	movs	r3, r0
    25a2:	3b0b      	subs	r3, #11
    25a4:	2b1c      	cmp	r3, #28
    25a6:	dd00      	ble.n	25aa <__aeabi_dmul+0x11a>
    25a8:	e17a      	b.n	28a0 <__aeabi_dmul+0x410>
    25aa:	221d      	movs	r2, #29
    25ac:	1ad3      	subs	r3, r2, r3
    25ae:	003a      	movs	r2, r7
    25b0:	0001      	movs	r1, r0
    25b2:	465c      	mov	r4, fp
    25b4:	40da      	lsrs	r2, r3
    25b6:	3908      	subs	r1, #8
    25b8:	408c      	lsls	r4, r1
    25ba:	0013      	movs	r3, r2
    25bc:	408f      	lsls	r7, r1
    25be:	4323      	orrs	r3, r4
    25c0:	469b      	mov	fp, r3
    25c2:	46b9      	mov	r9, r7
    25c4:	2300      	movs	r3, #0
    25c6:	4e2d      	ldr	r6, [pc, #180]	; (267c <__aeabi_dmul+0x1ec>)
    25c8:	2700      	movs	r7, #0
    25ca:	1a36      	subs	r6, r6, r0
    25cc:	9302      	str	r3, [sp, #8]
    25ce:	e784      	b.n	24da <__aeabi_dmul+0x4a>
    25d0:	4653      	mov	r3, sl
    25d2:	4323      	orrs	r3, r4
    25d4:	d12a      	bne.n	262c <__aeabi_dmul+0x19c>
    25d6:	2400      	movs	r4, #0
    25d8:	2002      	movs	r0, #2
    25da:	e796      	b.n	250a <__aeabi_dmul+0x7a>
    25dc:	4653      	mov	r3, sl
    25de:	4323      	orrs	r3, r4
    25e0:	d020      	beq.n	2624 <__aeabi_dmul+0x194>
    25e2:	2c00      	cmp	r4, #0
    25e4:	d100      	bne.n	25e8 <__aeabi_dmul+0x158>
    25e6:	e157      	b.n	2898 <__aeabi_dmul+0x408>
    25e8:	0020      	movs	r0, r4
    25ea:	f000 fd53 	bl	3094 <__clzsi2>
    25ee:	0003      	movs	r3, r0
    25f0:	3b0b      	subs	r3, #11
    25f2:	2b1c      	cmp	r3, #28
    25f4:	dd00      	ble.n	25f8 <__aeabi_dmul+0x168>
    25f6:	e149      	b.n	288c <__aeabi_dmul+0x3fc>
    25f8:	211d      	movs	r1, #29
    25fa:	1acb      	subs	r3, r1, r3
    25fc:	4651      	mov	r1, sl
    25fe:	0002      	movs	r2, r0
    2600:	40d9      	lsrs	r1, r3
    2602:	4653      	mov	r3, sl
    2604:	3a08      	subs	r2, #8
    2606:	4094      	lsls	r4, r2
    2608:	4093      	lsls	r3, r2
    260a:	430c      	orrs	r4, r1
    260c:	4a1b      	ldr	r2, [pc, #108]	; (267c <__aeabi_dmul+0x1ec>)
    260e:	1a12      	subs	r2, r2, r0
    2610:	2000      	movs	r0, #0
    2612:	e77a      	b.n	250a <__aeabi_dmul+0x7a>
    2614:	2501      	movs	r5, #1
    2616:	9b01      	ldr	r3, [sp, #4]
    2618:	4c14      	ldr	r4, [pc, #80]	; (266c <__aeabi_dmul+0x1dc>)
    261a:	401d      	ands	r5, r3
    261c:	2300      	movs	r3, #0
    261e:	2200      	movs	r2, #0
    2620:	4699      	mov	r9, r3
    2622:	e79c      	b.n	255e <__aeabi_dmul+0xce>
    2624:	2400      	movs	r4, #0
    2626:	2200      	movs	r2, #0
    2628:	2001      	movs	r0, #1
    262a:	e76e      	b.n	250a <__aeabi_dmul+0x7a>
    262c:	4653      	mov	r3, sl
    262e:	2003      	movs	r0, #3
    2630:	e76b      	b.n	250a <__aeabi_dmul+0x7a>
    2632:	2300      	movs	r3, #0
    2634:	469b      	mov	fp, r3
    2636:	3301      	adds	r3, #1
    2638:	2704      	movs	r7, #4
    263a:	2600      	movs	r6, #0
    263c:	9302      	str	r3, [sp, #8]
    263e:	e74c      	b.n	24da <__aeabi_dmul+0x4a>
    2640:	2303      	movs	r3, #3
    2642:	4681      	mov	r9, r0
    2644:	270c      	movs	r7, #12
    2646:	9302      	str	r3, [sp, #8]
    2648:	e747      	b.n	24da <__aeabi_dmul+0x4a>
    264a:	2280      	movs	r2, #128	; 0x80
    264c:	2300      	movs	r3, #0
    264e:	2500      	movs	r5, #0
    2650:	0312      	lsls	r2, r2, #12
    2652:	4699      	mov	r9, r3
    2654:	4c05      	ldr	r4, [pc, #20]	; (266c <__aeabi_dmul+0x1dc>)
    2656:	e782      	b.n	255e <__aeabi_dmul+0xce>
    2658:	465c      	mov	r4, fp
    265a:	464b      	mov	r3, r9
    265c:	9802      	ldr	r0, [sp, #8]
    265e:	e76f      	b.n	2540 <__aeabi_dmul+0xb0>
    2660:	465c      	mov	r4, fp
    2662:	464b      	mov	r3, r9
    2664:	9501      	str	r5, [sp, #4]
    2666:	9802      	ldr	r0, [sp, #8]
    2668:	e76a      	b.n	2540 <__aeabi_dmul+0xb0>
    266a:	46c0      	nop			; (mov r8, r8)
    266c:	000007ff 	.word	0x000007ff
    2670:	fffffc01 	.word	0xfffffc01
    2674:	000031cc 	.word	0x000031cc
    2678:	800fffff 	.word	0x800fffff
    267c:	fffffc0d 	.word	0xfffffc0d
    2680:	464a      	mov	r2, r9
    2682:	4649      	mov	r1, r9
    2684:	0c17      	lsrs	r7, r2, #16
    2686:	0c1a      	lsrs	r2, r3, #16
    2688:	041b      	lsls	r3, r3, #16
    268a:	0c1b      	lsrs	r3, r3, #16
    268c:	0408      	lsls	r0, r1, #16
    268e:	0019      	movs	r1, r3
    2690:	0c00      	lsrs	r0, r0, #16
    2692:	4341      	muls	r1, r0
    2694:	0015      	movs	r5, r2
    2696:	4688      	mov	r8, r1
    2698:	0019      	movs	r1, r3
    269a:	437d      	muls	r5, r7
    269c:	4379      	muls	r1, r7
    269e:	9503      	str	r5, [sp, #12]
    26a0:	4689      	mov	r9, r1
    26a2:	0029      	movs	r1, r5
    26a4:	0015      	movs	r5, r2
    26a6:	4345      	muls	r5, r0
    26a8:	444d      	add	r5, r9
    26aa:	9502      	str	r5, [sp, #8]
    26ac:	4645      	mov	r5, r8
    26ae:	0c2d      	lsrs	r5, r5, #16
    26b0:	46aa      	mov	sl, r5
    26b2:	9d02      	ldr	r5, [sp, #8]
    26b4:	4455      	add	r5, sl
    26b6:	45a9      	cmp	r9, r5
    26b8:	d906      	bls.n	26c8 <__aeabi_dmul+0x238>
    26ba:	468a      	mov	sl, r1
    26bc:	2180      	movs	r1, #128	; 0x80
    26be:	0249      	lsls	r1, r1, #9
    26c0:	4689      	mov	r9, r1
    26c2:	44ca      	add	sl, r9
    26c4:	4651      	mov	r1, sl
    26c6:	9103      	str	r1, [sp, #12]
    26c8:	0c29      	lsrs	r1, r5, #16
    26ca:	9104      	str	r1, [sp, #16]
    26cc:	4641      	mov	r1, r8
    26ce:	0409      	lsls	r1, r1, #16
    26d0:	042d      	lsls	r5, r5, #16
    26d2:	0c09      	lsrs	r1, r1, #16
    26d4:	4688      	mov	r8, r1
    26d6:	0029      	movs	r1, r5
    26d8:	0c25      	lsrs	r5, r4, #16
    26da:	0424      	lsls	r4, r4, #16
    26dc:	4441      	add	r1, r8
    26de:	0c24      	lsrs	r4, r4, #16
    26e0:	9105      	str	r1, [sp, #20]
    26e2:	0021      	movs	r1, r4
    26e4:	4341      	muls	r1, r0
    26e6:	4688      	mov	r8, r1
    26e8:	0021      	movs	r1, r4
    26ea:	4379      	muls	r1, r7
    26ec:	468a      	mov	sl, r1
    26ee:	4368      	muls	r0, r5
    26f0:	4641      	mov	r1, r8
    26f2:	4450      	add	r0, sl
    26f4:	4681      	mov	r9, r0
    26f6:	0c08      	lsrs	r0, r1, #16
    26f8:	4448      	add	r0, r9
    26fa:	436f      	muls	r7, r5
    26fc:	4582      	cmp	sl, r0
    26fe:	d903      	bls.n	2708 <__aeabi_dmul+0x278>
    2700:	2180      	movs	r1, #128	; 0x80
    2702:	0249      	lsls	r1, r1, #9
    2704:	4689      	mov	r9, r1
    2706:	444f      	add	r7, r9
    2708:	0c01      	lsrs	r1, r0, #16
    270a:	4689      	mov	r9, r1
    270c:	0039      	movs	r1, r7
    270e:	4449      	add	r1, r9
    2710:	9102      	str	r1, [sp, #8]
    2712:	4641      	mov	r1, r8
    2714:	040f      	lsls	r7, r1, #16
    2716:	9904      	ldr	r1, [sp, #16]
    2718:	0c3f      	lsrs	r7, r7, #16
    271a:	4688      	mov	r8, r1
    271c:	0400      	lsls	r0, r0, #16
    271e:	19c0      	adds	r0, r0, r7
    2720:	4480      	add	r8, r0
    2722:	4641      	mov	r1, r8
    2724:	9104      	str	r1, [sp, #16]
    2726:	4659      	mov	r1, fp
    2728:	0c0f      	lsrs	r7, r1, #16
    272a:	0409      	lsls	r1, r1, #16
    272c:	0c09      	lsrs	r1, r1, #16
    272e:	4688      	mov	r8, r1
    2730:	4359      	muls	r1, r3
    2732:	468a      	mov	sl, r1
    2734:	0039      	movs	r1, r7
    2736:	4351      	muls	r1, r2
    2738:	4689      	mov	r9, r1
    273a:	4641      	mov	r1, r8
    273c:	434a      	muls	r2, r1
    273e:	4651      	mov	r1, sl
    2740:	0c09      	lsrs	r1, r1, #16
    2742:	468b      	mov	fp, r1
    2744:	437b      	muls	r3, r7
    2746:	18d2      	adds	r2, r2, r3
    2748:	445a      	add	r2, fp
    274a:	4293      	cmp	r3, r2
    274c:	d903      	bls.n	2756 <__aeabi_dmul+0x2c6>
    274e:	2380      	movs	r3, #128	; 0x80
    2750:	025b      	lsls	r3, r3, #9
    2752:	469b      	mov	fp, r3
    2754:	44d9      	add	r9, fp
    2756:	4651      	mov	r1, sl
    2758:	0409      	lsls	r1, r1, #16
    275a:	0c09      	lsrs	r1, r1, #16
    275c:	468a      	mov	sl, r1
    275e:	4641      	mov	r1, r8
    2760:	4361      	muls	r1, r4
    2762:	437c      	muls	r4, r7
    2764:	0c13      	lsrs	r3, r2, #16
    2766:	0412      	lsls	r2, r2, #16
    2768:	444b      	add	r3, r9
    276a:	4452      	add	r2, sl
    276c:	46a1      	mov	r9, r4
    276e:	468a      	mov	sl, r1
    2770:	003c      	movs	r4, r7
    2772:	4641      	mov	r1, r8
    2774:	436c      	muls	r4, r5
    2776:	434d      	muls	r5, r1
    2778:	4651      	mov	r1, sl
    277a:	444d      	add	r5, r9
    277c:	0c0f      	lsrs	r7, r1, #16
    277e:	197d      	adds	r5, r7, r5
    2780:	45a9      	cmp	r9, r5
    2782:	d903      	bls.n	278c <__aeabi_dmul+0x2fc>
    2784:	2180      	movs	r1, #128	; 0x80
    2786:	0249      	lsls	r1, r1, #9
    2788:	4688      	mov	r8, r1
    278a:	4444      	add	r4, r8
    278c:	9f04      	ldr	r7, [sp, #16]
    278e:	9903      	ldr	r1, [sp, #12]
    2790:	46b8      	mov	r8, r7
    2792:	4441      	add	r1, r8
    2794:	468b      	mov	fp, r1
    2796:	4583      	cmp	fp, r0
    2798:	4180      	sbcs	r0, r0
    279a:	4241      	negs	r1, r0
    279c:	4688      	mov	r8, r1
    279e:	4651      	mov	r1, sl
    27a0:	0408      	lsls	r0, r1, #16
    27a2:	042f      	lsls	r7, r5, #16
    27a4:	0c00      	lsrs	r0, r0, #16
    27a6:	183f      	adds	r7, r7, r0
    27a8:	4658      	mov	r0, fp
    27aa:	9902      	ldr	r1, [sp, #8]
    27ac:	1810      	adds	r0, r2, r0
    27ae:	4689      	mov	r9, r1
    27b0:	4290      	cmp	r0, r2
    27b2:	4192      	sbcs	r2, r2
    27b4:	444f      	add	r7, r9
    27b6:	46ba      	mov	sl, r7
    27b8:	4252      	negs	r2, r2
    27ba:	4699      	mov	r9, r3
    27bc:	4693      	mov	fp, r2
    27be:	44c2      	add	sl, r8
    27c0:	44d1      	add	r9, sl
    27c2:	44cb      	add	fp, r9
    27c4:	428f      	cmp	r7, r1
    27c6:	41bf      	sbcs	r7, r7
    27c8:	45c2      	cmp	sl, r8
    27ca:	4189      	sbcs	r1, r1
    27cc:	4599      	cmp	r9, r3
    27ce:	419b      	sbcs	r3, r3
    27d0:	4593      	cmp	fp, r2
    27d2:	4192      	sbcs	r2, r2
    27d4:	427f      	negs	r7, r7
    27d6:	4249      	negs	r1, r1
    27d8:	0c2d      	lsrs	r5, r5, #16
    27da:	4252      	negs	r2, r2
    27dc:	430f      	orrs	r7, r1
    27de:	425b      	negs	r3, r3
    27e0:	4313      	orrs	r3, r2
    27e2:	197f      	adds	r7, r7, r5
    27e4:	18ff      	adds	r7, r7, r3
    27e6:	465b      	mov	r3, fp
    27e8:	193c      	adds	r4, r7, r4
    27ea:	0ddb      	lsrs	r3, r3, #23
    27ec:	9a05      	ldr	r2, [sp, #20]
    27ee:	0264      	lsls	r4, r4, #9
    27f0:	431c      	orrs	r4, r3
    27f2:	0243      	lsls	r3, r0, #9
    27f4:	4313      	orrs	r3, r2
    27f6:	1e5d      	subs	r5, r3, #1
    27f8:	41ab      	sbcs	r3, r5
    27fa:	465a      	mov	r2, fp
    27fc:	0dc0      	lsrs	r0, r0, #23
    27fe:	4303      	orrs	r3, r0
    2800:	0252      	lsls	r2, r2, #9
    2802:	4313      	orrs	r3, r2
    2804:	01e2      	lsls	r2, r4, #7
    2806:	d556      	bpl.n	28b6 <__aeabi_dmul+0x426>
    2808:	2001      	movs	r0, #1
    280a:	085a      	lsrs	r2, r3, #1
    280c:	4003      	ands	r3, r0
    280e:	4313      	orrs	r3, r2
    2810:	07e2      	lsls	r2, r4, #31
    2812:	4313      	orrs	r3, r2
    2814:	0864      	lsrs	r4, r4, #1
    2816:	485a      	ldr	r0, [pc, #360]	; (2980 <__aeabi_dmul+0x4f0>)
    2818:	4460      	add	r0, ip
    281a:	2800      	cmp	r0, #0
    281c:	dd4d      	ble.n	28ba <__aeabi_dmul+0x42a>
    281e:	075a      	lsls	r2, r3, #29
    2820:	d009      	beq.n	2836 <__aeabi_dmul+0x3a6>
    2822:	220f      	movs	r2, #15
    2824:	401a      	ands	r2, r3
    2826:	2a04      	cmp	r2, #4
    2828:	d005      	beq.n	2836 <__aeabi_dmul+0x3a6>
    282a:	1d1a      	adds	r2, r3, #4
    282c:	429a      	cmp	r2, r3
    282e:	419b      	sbcs	r3, r3
    2830:	425b      	negs	r3, r3
    2832:	18e4      	adds	r4, r4, r3
    2834:	0013      	movs	r3, r2
    2836:	01e2      	lsls	r2, r4, #7
    2838:	d504      	bpl.n	2844 <__aeabi_dmul+0x3b4>
    283a:	2080      	movs	r0, #128	; 0x80
    283c:	4a51      	ldr	r2, [pc, #324]	; (2984 <__aeabi_dmul+0x4f4>)
    283e:	00c0      	lsls	r0, r0, #3
    2840:	4014      	ands	r4, r2
    2842:	4460      	add	r0, ip
    2844:	4a50      	ldr	r2, [pc, #320]	; (2988 <__aeabi_dmul+0x4f8>)
    2846:	4290      	cmp	r0, r2
    2848:	dd00      	ble.n	284c <__aeabi_dmul+0x3bc>
    284a:	e6e3      	b.n	2614 <__aeabi_dmul+0x184>
    284c:	2501      	movs	r5, #1
    284e:	08db      	lsrs	r3, r3, #3
    2850:	0762      	lsls	r2, r4, #29
    2852:	431a      	orrs	r2, r3
    2854:	0264      	lsls	r4, r4, #9
    2856:	9b01      	ldr	r3, [sp, #4]
    2858:	4691      	mov	r9, r2
    285a:	0b22      	lsrs	r2, r4, #12
    285c:	0544      	lsls	r4, r0, #21
    285e:	0d64      	lsrs	r4, r4, #21
    2860:	401d      	ands	r5, r3
    2862:	e67c      	b.n	255e <__aeabi_dmul+0xce>
    2864:	2280      	movs	r2, #128	; 0x80
    2866:	4659      	mov	r1, fp
    2868:	0312      	lsls	r2, r2, #12
    286a:	4211      	tst	r1, r2
    286c:	d008      	beq.n	2880 <__aeabi_dmul+0x3f0>
    286e:	4214      	tst	r4, r2
    2870:	d106      	bne.n	2880 <__aeabi_dmul+0x3f0>
    2872:	4322      	orrs	r2, r4
    2874:	0312      	lsls	r2, r2, #12
    2876:	0b12      	lsrs	r2, r2, #12
    2878:	4645      	mov	r5, r8
    287a:	4699      	mov	r9, r3
    287c:	4c43      	ldr	r4, [pc, #268]	; (298c <__aeabi_dmul+0x4fc>)
    287e:	e66e      	b.n	255e <__aeabi_dmul+0xce>
    2880:	465b      	mov	r3, fp
    2882:	431a      	orrs	r2, r3
    2884:	0312      	lsls	r2, r2, #12
    2886:	0b12      	lsrs	r2, r2, #12
    2888:	4c40      	ldr	r4, [pc, #256]	; (298c <__aeabi_dmul+0x4fc>)
    288a:	e668      	b.n	255e <__aeabi_dmul+0xce>
    288c:	0003      	movs	r3, r0
    288e:	4654      	mov	r4, sl
    2890:	3b28      	subs	r3, #40	; 0x28
    2892:	409c      	lsls	r4, r3
    2894:	2300      	movs	r3, #0
    2896:	e6b9      	b.n	260c <__aeabi_dmul+0x17c>
    2898:	f000 fbfc 	bl	3094 <__clzsi2>
    289c:	3020      	adds	r0, #32
    289e:	e6a6      	b.n	25ee <__aeabi_dmul+0x15e>
    28a0:	0003      	movs	r3, r0
    28a2:	3b28      	subs	r3, #40	; 0x28
    28a4:	409f      	lsls	r7, r3
    28a6:	2300      	movs	r3, #0
    28a8:	46bb      	mov	fp, r7
    28aa:	4699      	mov	r9, r3
    28ac:	e68a      	b.n	25c4 <__aeabi_dmul+0x134>
    28ae:	f000 fbf1 	bl	3094 <__clzsi2>
    28b2:	3020      	adds	r0, #32
    28b4:	e674      	b.n	25a0 <__aeabi_dmul+0x110>
    28b6:	46b4      	mov	ip, r6
    28b8:	e7ad      	b.n	2816 <__aeabi_dmul+0x386>
    28ba:	2501      	movs	r5, #1
    28bc:	1a2a      	subs	r2, r5, r0
    28be:	2a38      	cmp	r2, #56	; 0x38
    28c0:	dd06      	ble.n	28d0 <__aeabi_dmul+0x440>
    28c2:	9b01      	ldr	r3, [sp, #4]
    28c4:	2400      	movs	r4, #0
    28c6:	401d      	ands	r5, r3
    28c8:	2300      	movs	r3, #0
    28ca:	2200      	movs	r2, #0
    28cc:	4699      	mov	r9, r3
    28ce:	e646      	b.n	255e <__aeabi_dmul+0xce>
    28d0:	2a1f      	cmp	r2, #31
    28d2:	dc21      	bgt.n	2918 <__aeabi_dmul+0x488>
    28d4:	2520      	movs	r5, #32
    28d6:	0020      	movs	r0, r4
    28d8:	1aad      	subs	r5, r5, r2
    28da:	001e      	movs	r6, r3
    28dc:	40ab      	lsls	r3, r5
    28de:	40a8      	lsls	r0, r5
    28e0:	40d6      	lsrs	r6, r2
    28e2:	1e5d      	subs	r5, r3, #1
    28e4:	41ab      	sbcs	r3, r5
    28e6:	4330      	orrs	r0, r6
    28e8:	4318      	orrs	r0, r3
    28ea:	40d4      	lsrs	r4, r2
    28ec:	0743      	lsls	r3, r0, #29
    28ee:	d009      	beq.n	2904 <__aeabi_dmul+0x474>
    28f0:	230f      	movs	r3, #15
    28f2:	4003      	ands	r3, r0
    28f4:	2b04      	cmp	r3, #4
    28f6:	d005      	beq.n	2904 <__aeabi_dmul+0x474>
    28f8:	0003      	movs	r3, r0
    28fa:	1d18      	adds	r0, r3, #4
    28fc:	4298      	cmp	r0, r3
    28fe:	419b      	sbcs	r3, r3
    2900:	425b      	negs	r3, r3
    2902:	18e4      	adds	r4, r4, r3
    2904:	0223      	lsls	r3, r4, #8
    2906:	d521      	bpl.n	294c <__aeabi_dmul+0x4bc>
    2908:	2501      	movs	r5, #1
    290a:	9b01      	ldr	r3, [sp, #4]
    290c:	2401      	movs	r4, #1
    290e:	401d      	ands	r5, r3
    2910:	2300      	movs	r3, #0
    2912:	2200      	movs	r2, #0
    2914:	4699      	mov	r9, r3
    2916:	e622      	b.n	255e <__aeabi_dmul+0xce>
    2918:	251f      	movs	r5, #31
    291a:	0021      	movs	r1, r4
    291c:	426d      	negs	r5, r5
    291e:	1a28      	subs	r0, r5, r0
    2920:	40c1      	lsrs	r1, r0
    2922:	0008      	movs	r0, r1
    2924:	2a20      	cmp	r2, #32
    2926:	d01d      	beq.n	2964 <__aeabi_dmul+0x4d4>
    2928:	355f      	adds	r5, #95	; 0x5f
    292a:	1aaa      	subs	r2, r5, r2
    292c:	4094      	lsls	r4, r2
    292e:	4323      	orrs	r3, r4
    2930:	1e5c      	subs	r4, r3, #1
    2932:	41a3      	sbcs	r3, r4
    2934:	2507      	movs	r5, #7
    2936:	4303      	orrs	r3, r0
    2938:	401d      	ands	r5, r3
    293a:	2200      	movs	r2, #0
    293c:	2d00      	cmp	r5, #0
    293e:	d009      	beq.n	2954 <__aeabi_dmul+0x4c4>
    2940:	220f      	movs	r2, #15
    2942:	2400      	movs	r4, #0
    2944:	401a      	ands	r2, r3
    2946:	0018      	movs	r0, r3
    2948:	2a04      	cmp	r2, #4
    294a:	d1d6      	bne.n	28fa <__aeabi_dmul+0x46a>
    294c:	0003      	movs	r3, r0
    294e:	0765      	lsls	r5, r4, #29
    2950:	0264      	lsls	r4, r4, #9
    2952:	0b22      	lsrs	r2, r4, #12
    2954:	08db      	lsrs	r3, r3, #3
    2956:	432b      	orrs	r3, r5
    2958:	2501      	movs	r5, #1
    295a:	4699      	mov	r9, r3
    295c:	9b01      	ldr	r3, [sp, #4]
    295e:	2400      	movs	r4, #0
    2960:	401d      	ands	r5, r3
    2962:	e5fc      	b.n	255e <__aeabi_dmul+0xce>
    2964:	2400      	movs	r4, #0
    2966:	e7e2      	b.n	292e <__aeabi_dmul+0x49e>
    2968:	2280      	movs	r2, #128	; 0x80
    296a:	2501      	movs	r5, #1
    296c:	0312      	lsls	r2, r2, #12
    296e:	4322      	orrs	r2, r4
    2970:	9901      	ldr	r1, [sp, #4]
    2972:	0312      	lsls	r2, r2, #12
    2974:	0b12      	lsrs	r2, r2, #12
    2976:	400d      	ands	r5, r1
    2978:	4699      	mov	r9, r3
    297a:	4c04      	ldr	r4, [pc, #16]	; (298c <__aeabi_dmul+0x4fc>)
    297c:	e5ef      	b.n	255e <__aeabi_dmul+0xce>
    297e:	46c0      	nop			; (mov r8, r8)
    2980:	000003ff 	.word	0x000003ff
    2984:	feffffff 	.word	0xfeffffff
    2988:	000007fe 	.word	0x000007fe
    298c:	000007ff 	.word	0x000007ff

00002990 <__aeabi_dsub>:
    2990:	b5f0      	push	{r4, r5, r6, r7, lr}
    2992:	4646      	mov	r6, r8
    2994:	46d6      	mov	lr, sl
    2996:	464f      	mov	r7, r9
    2998:	030c      	lsls	r4, r1, #12
    299a:	b5c0      	push	{r6, r7, lr}
    299c:	0fcd      	lsrs	r5, r1, #31
    299e:	004e      	lsls	r6, r1, #1
    29a0:	0a61      	lsrs	r1, r4, #9
    29a2:	0f44      	lsrs	r4, r0, #29
    29a4:	430c      	orrs	r4, r1
    29a6:	00c1      	lsls	r1, r0, #3
    29a8:	0058      	lsls	r0, r3, #1
    29aa:	0d40      	lsrs	r0, r0, #21
    29ac:	4684      	mov	ip, r0
    29ae:	468a      	mov	sl, r1
    29b0:	000f      	movs	r7, r1
    29b2:	0319      	lsls	r1, r3, #12
    29b4:	0f50      	lsrs	r0, r2, #29
    29b6:	0a49      	lsrs	r1, r1, #9
    29b8:	4301      	orrs	r1, r0
    29ba:	48c6      	ldr	r0, [pc, #792]	; (2cd4 <__aeabi_dsub+0x344>)
    29bc:	0d76      	lsrs	r6, r6, #21
    29be:	46a8      	mov	r8, r5
    29c0:	0fdb      	lsrs	r3, r3, #31
    29c2:	00d2      	lsls	r2, r2, #3
    29c4:	4584      	cmp	ip, r0
    29c6:	d100      	bne.n	29ca <__aeabi_dsub+0x3a>
    29c8:	e0d8      	b.n	2b7c <__aeabi_dsub+0x1ec>
    29ca:	2001      	movs	r0, #1
    29cc:	4043      	eors	r3, r0
    29ce:	42ab      	cmp	r3, r5
    29d0:	d100      	bne.n	29d4 <__aeabi_dsub+0x44>
    29d2:	e0a6      	b.n	2b22 <__aeabi_dsub+0x192>
    29d4:	4660      	mov	r0, ip
    29d6:	1a35      	subs	r5, r6, r0
    29d8:	2d00      	cmp	r5, #0
    29da:	dc00      	bgt.n	29de <__aeabi_dsub+0x4e>
    29dc:	e105      	b.n	2bea <__aeabi_dsub+0x25a>
    29de:	2800      	cmp	r0, #0
    29e0:	d110      	bne.n	2a04 <__aeabi_dsub+0x74>
    29e2:	000b      	movs	r3, r1
    29e4:	4313      	orrs	r3, r2
    29e6:	d100      	bne.n	29ea <__aeabi_dsub+0x5a>
    29e8:	e0d7      	b.n	2b9a <__aeabi_dsub+0x20a>
    29ea:	1e6b      	subs	r3, r5, #1
    29ec:	2b00      	cmp	r3, #0
    29ee:	d000      	beq.n	29f2 <__aeabi_dsub+0x62>
    29f0:	e14b      	b.n	2c8a <__aeabi_dsub+0x2fa>
    29f2:	4653      	mov	r3, sl
    29f4:	1a9f      	subs	r7, r3, r2
    29f6:	45ba      	cmp	sl, r7
    29f8:	4180      	sbcs	r0, r0
    29fa:	1a64      	subs	r4, r4, r1
    29fc:	4240      	negs	r0, r0
    29fe:	1a24      	subs	r4, r4, r0
    2a00:	2601      	movs	r6, #1
    2a02:	e01e      	b.n	2a42 <__aeabi_dsub+0xb2>
    2a04:	4bb3      	ldr	r3, [pc, #716]	; (2cd4 <__aeabi_dsub+0x344>)
    2a06:	429e      	cmp	r6, r3
    2a08:	d048      	beq.n	2a9c <__aeabi_dsub+0x10c>
    2a0a:	2380      	movs	r3, #128	; 0x80
    2a0c:	041b      	lsls	r3, r3, #16
    2a0e:	4319      	orrs	r1, r3
    2a10:	2d38      	cmp	r5, #56	; 0x38
    2a12:	dd00      	ble.n	2a16 <__aeabi_dsub+0x86>
    2a14:	e119      	b.n	2c4a <__aeabi_dsub+0x2ba>
    2a16:	2d1f      	cmp	r5, #31
    2a18:	dd00      	ble.n	2a1c <__aeabi_dsub+0x8c>
    2a1a:	e14c      	b.n	2cb6 <__aeabi_dsub+0x326>
    2a1c:	2320      	movs	r3, #32
    2a1e:	000f      	movs	r7, r1
    2a20:	1b5b      	subs	r3, r3, r5
    2a22:	0010      	movs	r0, r2
    2a24:	409a      	lsls	r2, r3
    2a26:	409f      	lsls	r7, r3
    2a28:	40e8      	lsrs	r0, r5
    2a2a:	1e53      	subs	r3, r2, #1
    2a2c:	419a      	sbcs	r2, r3
    2a2e:	40e9      	lsrs	r1, r5
    2a30:	4307      	orrs	r7, r0
    2a32:	4317      	orrs	r7, r2
    2a34:	4653      	mov	r3, sl
    2a36:	1bdf      	subs	r7, r3, r7
    2a38:	1a61      	subs	r1, r4, r1
    2a3a:	45ba      	cmp	sl, r7
    2a3c:	41a4      	sbcs	r4, r4
    2a3e:	4264      	negs	r4, r4
    2a40:	1b0c      	subs	r4, r1, r4
    2a42:	0223      	lsls	r3, r4, #8
    2a44:	d400      	bmi.n	2a48 <__aeabi_dsub+0xb8>
    2a46:	e0c5      	b.n	2bd4 <__aeabi_dsub+0x244>
    2a48:	0264      	lsls	r4, r4, #9
    2a4a:	0a65      	lsrs	r5, r4, #9
    2a4c:	2d00      	cmp	r5, #0
    2a4e:	d100      	bne.n	2a52 <__aeabi_dsub+0xc2>
    2a50:	e0f6      	b.n	2c40 <__aeabi_dsub+0x2b0>
    2a52:	0028      	movs	r0, r5
    2a54:	f000 fb1e 	bl	3094 <__clzsi2>
    2a58:	0003      	movs	r3, r0
    2a5a:	3b08      	subs	r3, #8
    2a5c:	2b1f      	cmp	r3, #31
    2a5e:	dd00      	ble.n	2a62 <__aeabi_dsub+0xd2>
    2a60:	e0e9      	b.n	2c36 <__aeabi_dsub+0x2a6>
    2a62:	2220      	movs	r2, #32
    2a64:	003c      	movs	r4, r7
    2a66:	1ad2      	subs	r2, r2, r3
    2a68:	409d      	lsls	r5, r3
    2a6a:	40d4      	lsrs	r4, r2
    2a6c:	409f      	lsls	r7, r3
    2a6e:	4325      	orrs	r5, r4
    2a70:	429e      	cmp	r6, r3
    2a72:	dd00      	ble.n	2a76 <__aeabi_dsub+0xe6>
    2a74:	e0db      	b.n	2c2e <__aeabi_dsub+0x29e>
    2a76:	1b9e      	subs	r6, r3, r6
    2a78:	1c73      	adds	r3, r6, #1
    2a7a:	2b1f      	cmp	r3, #31
    2a7c:	dd00      	ble.n	2a80 <__aeabi_dsub+0xf0>
    2a7e:	e10a      	b.n	2c96 <__aeabi_dsub+0x306>
    2a80:	2220      	movs	r2, #32
    2a82:	0038      	movs	r0, r7
    2a84:	1ad2      	subs	r2, r2, r3
    2a86:	0029      	movs	r1, r5
    2a88:	4097      	lsls	r7, r2
    2a8a:	002c      	movs	r4, r5
    2a8c:	4091      	lsls	r1, r2
    2a8e:	40d8      	lsrs	r0, r3
    2a90:	1e7a      	subs	r2, r7, #1
    2a92:	4197      	sbcs	r7, r2
    2a94:	40dc      	lsrs	r4, r3
    2a96:	2600      	movs	r6, #0
    2a98:	4301      	orrs	r1, r0
    2a9a:	430f      	orrs	r7, r1
    2a9c:	077b      	lsls	r3, r7, #29
    2a9e:	d009      	beq.n	2ab4 <__aeabi_dsub+0x124>
    2aa0:	230f      	movs	r3, #15
    2aa2:	403b      	ands	r3, r7
    2aa4:	2b04      	cmp	r3, #4
    2aa6:	d005      	beq.n	2ab4 <__aeabi_dsub+0x124>
    2aa8:	1d3b      	adds	r3, r7, #4
    2aaa:	42bb      	cmp	r3, r7
    2aac:	41bf      	sbcs	r7, r7
    2aae:	427f      	negs	r7, r7
    2ab0:	19e4      	adds	r4, r4, r7
    2ab2:	001f      	movs	r7, r3
    2ab4:	0223      	lsls	r3, r4, #8
    2ab6:	d525      	bpl.n	2b04 <__aeabi_dsub+0x174>
    2ab8:	4b86      	ldr	r3, [pc, #536]	; (2cd4 <__aeabi_dsub+0x344>)
    2aba:	3601      	adds	r6, #1
    2abc:	429e      	cmp	r6, r3
    2abe:	d100      	bne.n	2ac2 <__aeabi_dsub+0x132>
    2ac0:	e0af      	b.n	2c22 <__aeabi_dsub+0x292>
    2ac2:	4b85      	ldr	r3, [pc, #532]	; (2cd8 <__aeabi_dsub+0x348>)
    2ac4:	2501      	movs	r5, #1
    2ac6:	401c      	ands	r4, r3
    2ac8:	4643      	mov	r3, r8
    2aca:	0762      	lsls	r2, r4, #29
    2acc:	08ff      	lsrs	r7, r7, #3
    2ace:	0264      	lsls	r4, r4, #9
    2ad0:	0576      	lsls	r6, r6, #21
    2ad2:	4317      	orrs	r7, r2
    2ad4:	0b24      	lsrs	r4, r4, #12
    2ad6:	0d76      	lsrs	r6, r6, #21
    2ad8:	401d      	ands	r5, r3
    2ada:	2100      	movs	r1, #0
    2adc:	0324      	lsls	r4, r4, #12
    2ade:	0b23      	lsrs	r3, r4, #12
    2ae0:	0d0c      	lsrs	r4, r1, #20
    2ae2:	4a7e      	ldr	r2, [pc, #504]	; (2cdc <__aeabi_dsub+0x34c>)
    2ae4:	0524      	lsls	r4, r4, #20
    2ae6:	431c      	orrs	r4, r3
    2ae8:	4014      	ands	r4, r2
    2aea:	0533      	lsls	r3, r6, #20
    2aec:	4323      	orrs	r3, r4
    2aee:	005b      	lsls	r3, r3, #1
    2af0:	07ed      	lsls	r5, r5, #31
    2af2:	085b      	lsrs	r3, r3, #1
    2af4:	432b      	orrs	r3, r5
    2af6:	0038      	movs	r0, r7
    2af8:	0019      	movs	r1, r3
    2afa:	bc1c      	pop	{r2, r3, r4}
    2afc:	4690      	mov	r8, r2
    2afe:	4699      	mov	r9, r3
    2b00:	46a2      	mov	sl, r4
    2b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b04:	2501      	movs	r5, #1
    2b06:	4643      	mov	r3, r8
    2b08:	0762      	lsls	r2, r4, #29
    2b0a:	08ff      	lsrs	r7, r7, #3
    2b0c:	4317      	orrs	r7, r2
    2b0e:	08e4      	lsrs	r4, r4, #3
    2b10:	401d      	ands	r5, r3
    2b12:	4b70      	ldr	r3, [pc, #448]	; (2cd4 <__aeabi_dsub+0x344>)
    2b14:	429e      	cmp	r6, r3
    2b16:	d036      	beq.n	2b86 <__aeabi_dsub+0x1f6>
    2b18:	0324      	lsls	r4, r4, #12
    2b1a:	0576      	lsls	r6, r6, #21
    2b1c:	0b24      	lsrs	r4, r4, #12
    2b1e:	0d76      	lsrs	r6, r6, #21
    2b20:	e7db      	b.n	2ada <__aeabi_dsub+0x14a>
    2b22:	4663      	mov	r3, ip
    2b24:	1af3      	subs	r3, r6, r3
    2b26:	2b00      	cmp	r3, #0
    2b28:	dc00      	bgt.n	2b2c <__aeabi_dsub+0x19c>
    2b2a:	e094      	b.n	2c56 <__aeabi_dsub+0x2c6>
    2b2c:	4660      	mov	r0, ip
    2b2e:	2800      	cmp	r0, #0
    2b30:	d035      	beq.n	2b9e <__aeabi_dsub+0x20e>
    2b32:	4868      	ldr	r0, [pc, #416]	; (2cd4 <__aeabi_dsub+0x344>)
    2b34:	4286      	cmp	r6, r0
    2b36:	d0b1      	beq.n	2a9c <__aeabi_dsub+0x10c>
    2b38:	2780      	movs	r7, #128	; 0x80
    2b3a:	043f      	lsls	r7, r7, #16
    2b3c:	4339      	orrs	r1, r7
    2b3e:	2b38      	cmp	r3, #56	; 0x38
    2b40:	dc00      	bgt.n	2b44 <__aeabi_dsub+0x1b4>
    2b42:	e0fd      	b.n	2d40 <__aeabi_dsub+0x3b0>
    2b44:	430a      	orrs	r2, r1
    2b46:	0017      	movs	r7, r2
    2b48:	2100      	movs	r1, #0
    2b4a:	1e7a      	subs	r2, r7, #1
    2b4c:	4197      	sbcs	r7, r2
    2b4e:	4457      	add	r7, sl
    2b50:	4557      	cmp	r7, sl
    2b52:	4180      	sbcs	r0, r0
    2b54:	1909      	adds	r1, r1, r4
    2b56:	4244      	negs	r4, r0
    2b58:	190c      	adds	r4, r1, r4
    2b5a:	0223      	lsls	r3, r4, #8
    2b5c:	d53a      	bpl.n	2bd4 <__aeabi_dsub+0x244>
    2b5e:	4b5d      	ldr	r3, [pc, #372]	; (2cd4 <__aeabi_dsub+0x344>)
    2b60:	3601      	adds	r6, #1
    2b62:	429e      	cmp	r6, r3
    2b64:	d100      	bne.n	2b68 <__aeabi_dsub+0x1d8>
    2b66:	e14b      	b.n	2e00 <__aeabi_dsub+0x470>
    2b68:	2201      	movs	r2, #1
    2b6a:	4b5b      	ldr	r3, [pc, #364]	; (2cd8 <__aeabi_dsub+0x348>)
    2b6c:	401c      	ands	r4, r3
    2b6e:	087b      	lsrs	r3, r7, #1
    2b70:	4017      	ands	r7, r2
    2b72:	431f      	orrs	r7, r3
    2b74:	07e2      	lsls	r2, r4, #31
    2b76:	4317      	orrs	r7, r2
    2b78:	0864      	lsrs	r4, r4, #1
    2b7a:	e78f      	b.n	2a9c <__aeabi_dsub+0x10c>
    2b7c:	0008      	movs	r0, r1
    2b7e:	4310      	orrs	r0, r2
    2b80:	d000      	beq.n	2b84 <__aeabi_dsub+0x1f4>
    2b82:	e724      	b.n	29ce <__aeabi_dsub+0x3e>
    2b84:	e721      	b.n	29ca <__aeabi_dsub+0x3a>
    2b86:	0023      	movs	r3, r4
    2b88:	433b      	orrs	r3, r7
    2b8a:	d100      	bne.n	2b8e <__aeabi_dsub+0x1fe>
    2b8c:	e1b9      	b.n	2f02 <__aeabi_dsub+0x572>
    2b8e:	2280      	movs	r2, #128	; 0x80
    2b90:	0312      	lsls	r2, r2, #12
    2b92:	4314      	orrs	r4, r2
    2b94:	0324      	lsls	r4, r4, #12
    2b96:	0b24      	lsrs	r4, r4, #12
    2b98:	e79f      	b.n	2ada <__aeabi_dsub+0x14a>
    2b9a:	002e      	movs	r6, r5
    2b9c:	e77e      	b.n	2a9c <__aeabi_dsub+0x10c>
    2b9e:	0008      	movs	r0, r1
    2ba0:	4310      	orrs	r0, r2
    2ba2:	d100      	bne.n	2ba6 <__aeabi_dsub+0x216>
    2ba4:	e0ca      	b.n	2d3c <__aeabi_dsub+0x3ac>
    2ba6:	1e58      	subs	r0, r3, #1
    2ba8:	4684      	mov	ip, r0
    2baa:	2800      	cmp	r0, #0
    2bac:	d000      	beq.n	2bb0 <__aeabi_dsub+0x220>
    2bae:	e0e7      	b.n	2d80 <__aeabi_dsub+0x3f0>
    2bb0:	4452      	add	r2, sl
    2bb2:	4552      	cmp	r2, sl
    2bb4:	4180      	sbcs	r0, r0
    2bb6:	1864      	adds	r4, r4, r1
    2bb8:	4240      	negs	r0, r0
    2bba:	1824      	adds	r4, r4, r0
    2bbc:	0017      	movs	r7, r2
    2bbe:	2601      	movs	r6, #1
    2bc0:	0223      	lsls	r3, r4, #8
    2bc2:	d507      	bpl.n	2bd4 <__aeabi_dsub+0x244>
    2bc4:	2602      	movs	r6, #2
    2bc6:	e7cf      	b.n	2b68 <__aeabi_dsub+0x1d8>
    2bc8:	4664      	mov	r4, ip
    2bca:	432c      	orrs	r4, r5
    2bcc:	d100      	bne.n	2bd0 <__aeabi_dsub+0x240>
    2bce:	e1b3      	b.n	2f38 <__aeabi_dsub+0x5a8>
    2bd0:	002c      	movs	r4, r5
    2bd2:	4667      	mov	r7, ip
    2bd4:	077b      	lsls	r3, r7, #29
    2bd6:	d000      	beq.n	2bda <__aeabi_dsub+0x24a>
    2bd8:	e762      	b.n	2aa0 <__aeabi_dsub+0x110>
    2bda:	0763      	lsls	r3, r4, #29
    2bdc:	08ff      	lsrs	r7, r7, #3
    2bde:	431f      	orrs	r7, r3
    2be0:	2501      	movs	r5, #1
    2be2:	4643      	mov	r3, r8
    2be4:	08e4      	lsrs	r4, r4, #3
    2be6:	401d      	ands	r5, r3
    2be8:	e793      	b.n	2b12 <__aeabi_dsub+0x182>
    2bea:	2d00      	cmp	r5, #0
    2bec:	d178      	bne.n	2ce0 <__aeabi_dsub+0x350>
    2bee:	1c75      	adds	r5, r6, #1
    2bf0:	056d      	lsls	r5, r5, #21
    2bf2:	0d6d      	lsrs	r5, r5, #21
    2bf4:	2d01      	cmp	r5, #1
    2bf6:	dc00      	bgt.n	2bfa <__aeabi_dsub+0x26a>
    2bf8:	e0f2      	b.n	2de0 <__aeabi_dsub+0x450>
    2bfa:	4650      	mov	r0, sl
    2bfc:	1a80      	subs	r0, r0, r2
    2bfe:	4582      	cmp	sl, r0
    2c00:	41bf      	sbcs	r7, r7
    2c02:	1a65      	subs	r5, r4, r1
    2c04:	427f      	negs	r7, r7
    2c06:	1bed      	subs	r5, r5, r7
    2c08:	4684      	mov	ip, r0
    2c0a:	0228      	lsls	r0, r5, #8
    2c0c:	d400      	bmi.n	2c10 <__aeabi_dsub+0x280>
    2c0e:	e08c      	b.n	2d2a <__aeabi_dsub+0x39a>
    2c10:	4650      	mov	r0, sl
    2c12:	1a17      	subs	r7, r2, r0
    2c14:	42ba      	cmp	r2, r7
    2c16:	4192      	sbcs	r2, r2
    2c18:	1b0c      	subs	r4, r1, r4
    2c1a:	4255      	negs	r5, r2
    2c1c:	1b65      	subs	r5, r4, r5
    2c1e:	4698      	mov	r8, r3
    2c20:	e714      	b.n	2a4c <__aeabi_dsub+0xbc>
    2c22:	2501      	movs	r5, #1
    2c24:	4643      	mov	r3, r8
    2c26:	2400      	movs	r4, #0
    2c28:	401d      	ands	r5, r3
    2c2a:	2700      	movs	r7, #0
    2c2c:	e755      	b.n	2ada <__aeabi_dsub+0x14a>
    2c2e:	4c2a      	ldr	r4, [pc, #168]	; (2cd8 <__aeabi_dsub+0x348>)
    2c30:	1af6      	subs	r6, r6, r3
    2c32:	402c      	ands	r4, r5
    2c34:	e732      	b.n	2a9c <__aeabi_dsub+0x10c>
    2c36:	003d      	movs	r5, r7
    2c38:	3828      	subs	r0, #40	; 0x28
    2c3a:	4085      	lsls	r5, r0
    2c3c:	2700      	movs	r7, #0
    2c3e:	e717      	b.n	2a70 <__aeabi_dsub+0xe0>
    2c40:	0038      	movs	r0, r7
    2c42:	f000 fa27 	bl	3094 <__clzsi2>
    2c46:	3020      	adds	r0, #32
    2c48:	e706      	b.n	2a58 <__aeabi_dsub+0xc8>
    2c4a:	430a      	orrs	r2, r1
    2c4c:	0017      	movs	r7, r2
    2c4e:	2100      	movs	r1, #0
    2c50:	1e7a      	subs	r2, r7, #1
    2c52:	4197      	sbcs	r7, r2
    2c54:	e6ee      	b.n	2a34 <__aeabi_dsub+0xa4>
    2c56:	2b00      	cmp	r3, #0
    2c58:	d000      	beq.n	2c5c <__aeabi_dsub+0x2cc>
    2c5a:	e0e5      	b.n	2e28 <__aeabi_dsub+0x498>
    2c5c:	1c73      	adds	r3, r6, #1
    2c5e:	469c      	mov	ip, r3
    2c60:	055b      	lsls	r3, r3, #21
    2c62:	0d5b      	lsrs	r3, r3, #21
    2c64:	2b01      	cmp	r3, #1
    2c66:	dc00      	bgt.n	2c6a <__aeabi_dsub+0x2da>
    2c68:	e09f      	b.n	2daa <__aeabi_dsub+0x41a>
    2c6a:	4b1a      	ldr	r3, [pc, #104]	; (2cd4 <__aeabi_dsub+0x344>)
    2c6c:	459c      	cmp	ip, r3
    2c6e:	d100      	bne.n	2c72 <__aeabi_dsub+0x2e2>
    2c70:	e0c5      	b.n	2dfe <__aeabi_dsub+0x46e>
    2c72:	4452      	add	r2, sl
    2c74:	4552      	cmp	r2, sl
    2c76:	4180      	sbcs	r0, r0
    2c78:	1864      	adds	r4, r4, r1
    2c7a:	4240      	negs	r0, r0
    2c7c:	1824      	adds	r4, r4, r0
    2c7e:	07e7      	lsls	r7, r4, #31
    2c80:	0852      	lsrs	r2, r2, #1
    2c82:	4317      	orrs	r7, r2
    2c84:	0864      	lsrs	r4, r4, #1
    2c86:	4666      	mov	r6, ip
    2c88:	e708      	b.n	2a9c <__aeabi_dsub+0x10c>
    2c8a:	4812      	ldr	r0, [pc, #72]	; (2cd4 <__aeabi_dsub+0x344>)
    2c8c:	4285      	cmp	r5, r0
    2c8e:	d100      	bne.n	2c92 <__aeabi_dsub+0x302>
    2c90:	e085      	b.n	2d9e <__aeabi_dsub+0x40e>
    2c92:	001d      	movs	r5, r3
    2c94:	e6bc      	b.n	2a10 <__aeabi_dsub+0x80>
    2c96:	0029      	movs	r1, r5
    2c98:	3e1f      	subs	r6, #31
    2c9a:	40f1      	lsrs	r1, r6
    2c9c:	2b20      	cmp	r3, #32
    2c9e:	d100      	bne.n	2ca2 <__aeabi_dsub+0x312>
    2ca0:	e07f      	b.n	2da2 <__aeabi_dsub+0x412>
    2ca2:	2240      	movs	r2, #64	; 0x40
    2ca4:	1ad3      	subs	r3, r2, r3
    2ca6:	409d      	lsls	r5, r3
    2ca8:	432f      	orrs	r7, r5
    2caa:	1e7d      	subs	r5, r7, #1
    2cac:	41af      	sbcs	r7, r5
    2cae:	2400      	movs	r4, #0
    2cb0:	430f      	orrs	r7, r1
    2cb2:	2600      	movs	r6, #0
    2cb4:	e78e      	b.n	2bd4 <__aeabi_dsub+0x244>
    2cb6:	002b      	movs	r3, r5
    2cb8:	000f      	movs	r7, r1
    2cba:	3b20      	subs	r3, #32
    2cbc:	40df      	lsrs	r7, r3
    2cbe:	2d20      	cmp	r5, #32
    2cc0:	d071      	beq.n	2da6 <__aeabi_dsub+0x416>
    2cc2:	2340      	movs	r3, #64	; 0x40
    2cc4:	1b5d      	subs	r5, r3, r5
    2cc6:	40a9      	lsls	r1, r5
    2cc8:	430a      	orrs	r2, r1
    2cca:	1e51      	subs	r1, r2, #1
    2ccc:	418a      	sbcs	r2, r1
    2cce:	2100      	movs	r1, #0
    2cd0:	4317      	orrs	r7, r2
    2cd2:	e6af      	b.n	2a34 <__aeabi_dsub+0xa4>
    2cd4:	000007ff 	.word	0x000007ff
    2cd8:	ff7fffff 	.word	0xff7fffff
    2cdc:	800fffff 	.word	0x800fffff
    2ce0:	2e00      	cmp	r6, #0
    2ce2:	d03e      	beq.n	2d62 <__aeabi_dsub+0x3d2>
    2ce4:	4eb3      	ldr	r6, [pc, #716]	; (2fb4 <__aeabi_dsub+0x624>)
    2ce6:	45b4      	cmp	ip, r6
    2ce8:	d045      	beq.n	2d76 <__aeabi_dsub+0x3e6>
    2cea:	2680      	movs	r6, #128	; 0x80
    2cec:	0436      	lsls	r6, r6, #16
    2cee:	426d      	negs	r5, r5
    2cf0:	4334      	orrs	r4, r6
    2cf2:	2d38      	cmp	r5, #56	; 0x38
    2cf4:	dd00      	ble.n	2cf8 <__aeabi_dsub+0x368>
    2cf6:	e0a8      	b.n	2e4a <__aeabi_dsub+0x4ba>
    2cf8:	2d1f      	cmp	r5, #31
    2cfa:	dd00      	ble.n	2cfe <__aeabi_dsub+0x36e>
    2cfc:	e11f      	b.n	2f3e <__aeabi_dsub+0x5ae>
    2cfe:	2620      	movs	r6, #32
    2d00:	0027      	movs	r7, r4
    2d02:	4650      	mov	r0, sl
    2d04:	1b76      	subs	r6, r6, r5
    2d06:	40b7      	lsls	r7, r6
    2d08:	40e8      	lsrs	r0, r5
    2d0a:	4307      	orrs	r7, r0
    2d0c:	4650      	mov	r0, sl
    2d0e:	40b0      	lsls	r0, r6
    2d10:	1e46      	subs	r6, r0, #1
    2d12:	41b0      	sbcs	r0, r6
    2d14:	40ec      	lsrs	r4, r5
    2d16:	4338      	orrs	r0, r7
    2d18:	1a17      	subs	r7, r2, r0
    2d1a:	42ba      	cmp	r2, r7
    2d1c:	4192      	sbcs	r2, r2
    2d1e:	1b0c      	subs	r4, r1, r4
    2d20:	4252      	negs	r2, r2
    2d22:	1aa4      	subs	r4, r4, r2
    2d24:	4666      	mov	r6, ip
    2d26:	4698      	mov	r8, r3
    2d28:	e68b      	b.n	2a42 <__aeabi_dsub+0xb2>
    2d2a:	4664      	mov	r4, ip
    2d2c:	4667      	mov	r7, ip
    2d2e:	432c      	orrs	r4, r5
    2d30:	d000      	beq.n	2d34 <__aeabi_dsub+0x3a4>
    2d32:	e68b      	b.n	2a4c <__aeabi_dsub+0xbc>
    2d34:	2500      	movs	r5, #0
    2d36:	2600      	movs	r6, #0
    2d38:	2700      	movs	r7, #0
    2d3a:	e6ea      	b.n	2b12 <__aeabi_dsub+0x182>
    2d3c:	001e      	movs	r6, r3
    2d3e:	e6ad      	b.n	2a9c <__aeabi_dsub+0x10c>
    2d40:	2b1f      	cmp	r3, #31
    2d42:	dc60      	bgt.n	2e06 <__aeabi_dsub+0x476>
    2d44:	2720      	movs	r7, #32
    2d46:	1af8      	subs	r0, r7, r3
    2d48:	000f      	movs	r7, r1
    2d4a:	4684      	mov	ip, r0
    2d4c:	4087      	lsls	r7, r0
    2d4e:	0010      	movs	r0, r2
    2d50:	40d8      	lsrs	r0, r3
    2d52:	4307      	orrs	r7, r0
    2d54:	4660      	mov	r0, ip
    2d56:	4082      	lsls	r2, r0
    2d58:	1e50      	subs	r0, r2, #1
    2d5a:	4182      	sbcs	r2, r0
    2d5c:	40d9      	lsrs	r1, r3
    2d5e:	4317      	orrs	r7, r2
    2d60:	e6f5      	b.n	2b4e <__aeabi_dsub+0x1be>
    2d62:	0026      	movs	r6, r4
    2d64:	4650      	mov	r0, sl
    2d66:	4306      	orrs	r6, r0
    2d68:	d005      	beq.n	2d76 <__aeabi_dsub+0x3e6>
    2d6a:	43ed      	mvns	r5, r5
    2d6c:	2d00      	cmp	r5, #0
    2d6e:	d0d3      	beq.n	2d18 <__aeabi_dsub+0x388>
    2d70:	4e90      	ldr	r6, [pc, #576]	; (2fb4 <__aeabi_dsub+0x624>)
    2d72:	45b4      	cmp	ip, r6
    2d74:	d1bd      	bne.n	2cf2 <__aeabi_dsub+0x362>
    2d76:	000c      	movs	r4, r1
    2d78:	0017      	movs	r7, r2
    2d7a:	4666      	mov	r6, ip
    2d7c:	4698      	mov	r8, r3
    2d7e:	e68d      	b.n	2a9c <__aeabi_dsub+0x10c>
    2d80:	488c      	ldr	r0, [pc, #560]	; (2fb4 <__aeabi_dsub+0x624>)
    2d82:	4283      	cmp	r3, r0
    2d84:	d00b      	beq.n	2d9e <__aeabi_dsub+0x40e>
    2d86:	4663      	mov	r3, ip
    2d88:	e6d9      	b.n	2b3e <__aeabi_dsub+0x1ae>
    2d8a:	2d00      	cmp	r5, #0
    2d8c:	d000      	beq.n	2d90 <__aeabi_dsub+0x400>
    2d8e:	e096      	b.n	2ebe <__aeabi_dsub+0x52e>
    2d90:	0008      	movs	r0, r1
    2d92:	4310      	orrs	r0, r2
    2d94:	d100      	bne.n	2d98 <__aeabi_dsub+0x408>
    2d96:	e0e2      	b.n	2f5e <__aeabi_dsub+0x5ce>
    2d98:	000c      	movs	r4, r1
    2d9a:	0017      	movs	r7, r2
    2d9c:	4698      	mov	r8, r3
    2d9e:	4e85      	ldr	r6, [pc, #532]	; (2fb4 <__aeabi_dsub+0x624>)
    2da0:	e67c      	b.n	2a9c <__aeabi_dsub+0x10c>
    2da2:	2500      	movs	r5, #0
    2da4:	e780      	b.n	2ca8 <__aeabi_dsub+0x318>
    2da6:	2100      	movs	r1, #0
    2da8:	e78e      	b.n	2cc8 <__aeabi_dsub+0x338>
    2daa:	0023      	movs	r3, r4
    2dac:	4650      	mov	r0, sl
    2dae:	4303      	orrs	r3, r0
    2db0:	2e00      	cmp	r6, #0
    2db2:	d000      	beq.n	2db6 <__aeabi_dsub+0x426>
    2db4:	e0a8      	b.n	2f08 <__aeabi_dsub+0x578>
    2db6:	2b00      	cmp	r3, #0
    2db8:	d100      	bne.n	2dbc <__aeabi_dsub+0x42c>
    2dba:	e0de      	b.n	2f7a <__aeabi_dsub+0x5ea>
    2dbc:	000b      	movs	r3, r1
    2dbe:	4313      	orrs	r3, r2
    2dc0:	d100      	bne.n	2dc4 <__aeabi_dsub+0x434>
    2dc2:	e66b      	b.n	2a9c <__aeabi_dsub+0x10c>
    2dc4:	4452      	add	r2, sl
    2dc6:	4552      	cmp	r2, sl
    2dc8:	4180      	sbcs	r0, r0
    2dca:	1864      	adds	r4, r4, r1
    2dcc:	4240      	negs	r0, r0
    2dce:	1824      	adds	r4, r4, r0
    2dd0:	0017      	movs	r7, r2
    2dd2:	0223      	lsls	r3, r4, #8
    2dd4:	d400      	bmi.n	2dd8 <__aeabi_dsub+0x448>
    2dd6:	e6fd      	b.n	2bd4 <__aeabi_dsub+0x244>
    2dd8:	4b77      	ldr	r3, [pc, #476]	; (2fb8 <__aeabi_dsub+0x628>)
    2dda:	4666      	mov	r6, ip
    2ddc:	401c      	ands	r4, r3
    2dde:	e65d      	b.n	2a9c <__aeabi_dsub+0x10c>
    2de0:	0025      	movs	r5, r4
    2de2:	4650      	mov	r0, sl
    2de4:	4305      	orrs	r5, r0
    2de6:	2e00      	cmp	r6, #0
    2de8:	d1cf      	bne.n	2d8a <__aeabi_dsub+0x3fa>
    2dea:	2d00      	cmp	r5, #0
    2dec:	d14f      	bne.n	2e8e <__aeabi_dsub+0x4fe>
    2dee:	000c      	movs	r4, r1
    2df0:	4314      	orrs	r4, r2
    2df2:	d100      	bne.n	2df6 <__aeabi_dsub+0x466>
    2df4:	e0a0      	b.n	2f38 <__aeabi_dsub+0x5a8>
    2df6:	000c      	movs	r4, r1
    2df8:	0017      	movs	r7, r2
    2dfa:	4698      	mov	r8, r3
    2dfc:	e64e      	b.n	2a9c <__aeabi_dsub+0x10c>
    2dfe:	4666      	mov	r6, ip
    2e00:	2400      	movs	r4, #0
    2e02:	2700      	movs	r7, #0
    2e04:	e685      	b.n	2b12 <__aeabi_dsub+0x182>
    2e06:	001f      	movs	r7, r3
    2e08:	0008      	movs	r0, r1
    2e0a:	3f20      	subs	r7, #32
    2e0c:	40f8      	lsrs	r0, r7
    2e0e:	0007      	movs	r7, r0
    2e10:	2b20      	cmp	r3, #32
    2e12:	d100      	bne.n	2e16 <__aeabi_dsub+0x486>
    2e14:	e08e      	b.n	2f34 <__aeabi_dsub+0x5a4>
    2e16:	2040      	movs	r0, #64	; 0x40
    2e18:	1ac3      	subs	r3, r0, r3
    2e1a:	4099      	lsls	r1, r3
    2e1c:	430a      	orrs	r2, r1
    2e1e:	1e51      	subs	r1, r2, #1
    2e20:	418a      	sbcs	r2, r1
    2e22:	2100      	movs	r1, #0
    2e24:	4317      	orrs	r7, r2
    2e26:	e692      	b.n	2b4e <__aeabi_dsub+0x1be>
    2e28:	2e00      	cmp	r6, #0
    2e2a:	d114      	bne.n	2e56 <__aeabi_dsub+0x4c6>
    2e2c:	0026      	movs	r6, r4
    2e2e:	4650      	mov	r0, sl
    2e30:	4306      	orrs	r6, r0
    2e32:	d062      	beq.n	2efa <__aeabi_dsub+0x56a>
    2e34:	43db      	mvns	r3, r3
    2e36:	2b00      	cmp	r3, #0
    2e38:	d15c      	bne.n	2ef4 <__aeabi_dsub+0x564>
    2e3a:	1887      	adds	r7, r0, r2
    2e3c:	4297      	cmp	r7, r2
    2e3e:	4192      	sbcs	r2, r2
    2e40:	1864      	adds	r4, r4, r1
    2e42:	4252      	negs	r2, r2
    2e44:	18a4      	adds	r4, r4, r2
    2e46:	4666      	mov	r6, ip
    2e48:	e687      	b.n	2b5a <__aeabi_dsub+0x1ca>
    2e4a:	4650      	mov	r0, sl
    2e4c:	4320      	orrs	r0, r4
    2e4e:	1e44      	subs	r4, r0, #1
    2e50:	41a0      	sbcs	r0, r4
    2e52:	2400      	movs	r4, #0
    2e54:	e760      	b.n	2d18 <__aeabi_dsub+0x388>
    2e56:	4e57      	ldr	r6, [pc, #348]	; (2fb4 <__aeabi_dsub+0x624>)
    2e58:	45b4      	cmp	ip, r6
    2e5a:	d04e      	beq.n	2efa <__aeabi_dsub+0x56a>
    2e5c:	2680      	movs	r6, #128	; 0x80
    2e5e:	0436      	lsls	r6, r6, #16
    2e60:	425b      	negs	r3, r3
    2e62:	4334      	orrs	r4, r6
    2e64:	2b38      	cmp	r3, #56	; 0x38
    2e66:	dd00      	ble.n	2e6a <__aeabi_dsub+0x4da>
    2e68:	e07f      	b.n	2f6a <__aeabi_dsub+0x5da>
    2e6a:	2b1f      	cmp	r3, #31
    2e6c:	dd00      	ble.n	2e70 <__aeabi_dsub+0x4e0>
    2e6e:	e08b      	b.n	2f88 <__aeabi_dsub+0x5f8>
    2e70:	2620      	movs	r6, #32
    2e72:	0027      	movs	r7, r4
    2e74:	4650      	mov	r0, sl
    2e76:	1af6      	subs	r6, r6, r3
    2e78:	40b7      	lsls	r7, r6
    2e7a:	40d8      	lsrs	r0, r3
    2e7c:	4307      	orrs	r7, r0
    2e7e:	4650      	mov	r0, sl
    2e80:	40b0      	lsls	r0, r6
    2e82:	1e46      	subs	r6, r0, #1
    2e84:	41b0      	sbcs	r0, r6
    2e86:	4307      	orrs	r7, r0
    2e88:	40dc      	lsrs	r4, r3
    2e8a:	18bf      	adds	r7, r7, r2
    2e8c:	e7d6      	b.n	2e3c <__aeabi_dsub+0x4ac>
    2e8e:	000d      	movs	r5, r1
    2e90:	4315      	orrs	r5, r2
    2e92:	d100      	bne.n	2e96 <__aeabi_dsub+0x506>
    2e94:	e602      	b.n	2a9c <__aeabi_dsub+0x10c>
    2e96:	4650      	mov	r0, sl
    2e98:	1a80      	subs	r0, r0, r2
    2e9a:	4582      	cmp	sl, r0
    2e9c:	41bf      	sbcs	r7, r7
    2e9e:	1a65      	subs	r5, r4, r1
    2ea0:	427f      	negs	r7, r7
    2ea2:	1bed      	subs	r5, r5, r7
    2ea4:	4684      	mov	ip, r0
    2ea6:	0228      	lsls	r0, r5, #8
    2ea8:	d400      	bmi.n	2eac <__aeabi_dsub+0x51c>
    2eaa:	e68d      	b.n	2bc8 <__aeabi_dsub+0x238>
    2eac:	4650      	mov	r0, sl
    2eae:	1a17      	subs	r7, r2, r0
    2eb0:	42ba      	cmp	r2, r7
    2eb2:	4192      	sbcs	r2, r2
    2eb4:	1b0c      	subs	r4, r1, r4
    2eb6:	4252      	negs	r2, r2
    2eb8:	1aa4      	subs	r4, r4, r2
    2eba:	4698      	mov	r8, r3
    2ebc:	e5ee      	b.n	2a9c <__aeabi_dsub+0x10c>
    2ebe:	000d      	movs	r5, r1
    2ec0:	4315      	orrs	r5, r2
    2ec2:	d100      	bne.n	2ec6 <__aeabi_dsub+0x536>
    2ec4:	e76b      	b.n	2d9e <__aeabi_dsub+0x40e>
    2ec6:	4650      	mov	r0, sl
    2ec8:	0767      	lsls	r7, r4, #29
    2eca:	08c0      	lsrs	r0, r0, #3
    2ecc:	4307      	orrs	r7, r0
    2ece:	2080      	movs	r0, #128	; 0x80
    2ed0:	08e4      	lsrs	r4, r4, #3
    2ed2:	0300      	lsls	r0, r0, #12
    2ed4:	4204      	tst	r4, r0
    2ed6:	d007      	beq.n	2ee8 <__aeabi_dsub+0x558>
    2ed8:	08cd      	lsrs	r5, r1, #3
    2eda:	4205      	tst	r5, r0
    2edc:	d104      	bne.n	2ee8 <__aeabi_dsub+0x558>
    2ede:	002c      	movs	r4, r5
    2ee0:	4698      	mov	r8, r3
    2ee2:	08d7      	lsrs	r7, r2, #3
    2ee4:	0749      	lsls	r1, r1, #29
    2ee6:	430f      	orrs	r7, r1
    2ee8:	0f7b      	lsrs	r3, r7, #29
    2eea:	00e4      	lsls	r4, r4, #3
    2eec:	431c      	orrs	r4, r3
    2eee:	00ff      	lsls	r7, r7, #3
    2ef0:	4e30      	ldr	r6, [pc, #192]	; (2fb4 <__aeabi_dsub+0x624>)
    2ef2:	e5d3      	b.n	2a9c <__aeabi_dsub+0x10c>
    2ef4:	4e2f      	ldr	r6, [pc, #188]	; (2fb4 <__aeabi_dsub+0x624>)
    2ef6:	45b4      	cmp	ip, r6
    2ef8:	d1b4      	bne.n	2e64 <__aeabi_dsub+0x4d4>
    2efa:	000c      	movs	r4, r1
    2efc:	0017      	movs	r7, r2
    2efe:	4666      	mov	r6, ip
    2f00:	e5cc      	b.n	2a9c <__aeabi_dsub+0x10c>
    2f02:	2700      	movs	r7, #0
    2f04:	2400      	movs	r4, #0
    2f06:	e5e8      	b.n	2ada <__aeabi_dsub+0x14a>
    2f08:	2b00      	cmp	r3, #0
    2f0a:	d039      	beq.n	2f80 <__aeabi_dsub+0x5f0>
    2f0c:	000b      	movs	r3, r1
    2f0e:	4313      	orrs	r3, r2
    2f10:	d100      	bne.n	2f14 <__aeabi_dsub+0x584>
    2f12:	e744      	b.n	2d9e <__aeabi_dsub+0x40e>
    2f14:	08c0      	lsrs	r0, r0, #3
    2f16:	0767      	lsls	r7, r4, #29
    2f18:	4307      	orrs	r7, r0
    2f1a:	2080      	movs	r0, #128	; 0x80
    2f1c:	08e4      	lsrs	r4, r4, #3
    2f1e:	0300      	lsls	r0, r0, #12
    2f20:	4204      	tst	r4, r0
    2f22:	d0e1      	beq.n	2ee8 <__aeabi_dsub+0x558>
    2f24:	08cb      	lsrs	r3, r1, #3
    2f26:	4203      	tst	r3, r0
    2f28:	d1de      	bne.n	2ee8 <__aeabi_dsub+0x558>
    2f2a:	08d7      	lsrs	r7, r2, #3
    2f2c:	0749      	lsls	r1, r1, #29
    2f2e:	430f      	orrs	r7, r1
    2f30:	001c      	movs	r4, r3
    2f32:	e7d9      	b.n	2ee8 <__aeabi_dsub+0x558>
    2f34:	2100      	movs	r1, #0
    2f36:	e771      	b.n	2e1c <__aeabi_dsub+0x48c>
    2f38:	2500      	movs	r5, #0
    2f3a:	2700      	movs	r7, #0
    2f3c:	e5e9      	b.n	2b12 <__aeabi_dsub+0x182>
    2f3e:	002e      	movs	r6, r5
    2f40:	0027      	movs	r7, r4
    2f42:	3e20      	subs	r6, #32
    2f44:	40f7      	lsrs	r7, r6
    2f46:	2d20      	cmp	r5, #32
    2f48:	d02f      	beq.n	2faa <__aeabi_dsub+0x61a>
    2f4a:	2640      	movs	r6, #64	; 0x40
    2f4c:	1b75      	subs	r5, r6, r5
    2f4e:	40ac      	lsls	r4, r5
    2f50:	4650      	mov	r0, sl
    2f52:	4320      	orrs	r0, r4
    2f54:	1e44      	subs	r4, r0, #1
    2f56:	41a0      	sbcs	r0, r4
    2f58:	2400      	movs	r4, #0
    2f5a:	4338      	orrs	r0, r7
    2f5c:	e6dc      	b.n	2d18 <__aeabi_dsub+0x388>
    2f5e:	2480      	movs	r4, #128	; 0x80
    2f60:	2500      	movs	r5, #0
    2f62:	0324      	lsls	r4, r4, #12
    2f64:	4e13      	ldr	r6, [pc, #76]	; (2fb4 <__aeabi_dsub+0x624>)
    2f66:	2700      	movs	r7, #0
    2f68:	e5d3      	b.n	2b12 <__aeabi_dsub+0x182>
    2f6a:	4650      	mov	r0, sl
    2f6c:	4320      	orrs	r0, r4
    2f6e:	0007      	movs	r7, r0
    2f70:	1e78      	subs	r0, r7, #1
    2f72:	4187      	sbcs	r7, r0
    2f74:	2400      	movs	r4, #0
    2f76:	18bf      	adds	r7, r7, r2
    2f78:	e760      	b.n	2e3c <__aeabi_dsub+0x4ac>
    2f7a:	000c      	movs	r4, r1
    2f7c:	0017      	movs	r7, r2
    2f7e:	e58d      	b.n	2a9c <__aeabi_dsub+0x10c>
    2f80:	000c      	movs	r4, r1
    2f82:	0017      	movs	r7, r2
    2f84:	4e0b      	ldr	r6, [pc, #44]	; (2fb4 <__aeabi_dsub+0x624>)
    2f86:	e589      	b.n	2a9c <__aeabi_dsub+0x10c>
    2f88:	001e      	movs	r6, r3
    2f8a:	0027      	movs	r7, r4
    2f8c:	3e20      	subs	r6, #32
    2f8e:	40f7      	lsrs	r7, r6
    2f90:	2b20      	cmp	r3, #32
    2f92:	d00c      	beq.n	2fae <__aeabi_dsub+0x61e>
    2f94:	2640      	movs	r6, #64	; 0x40
    2f96:	1af3      	subs	r3, r6, r3
    2f98:	409c      	lsls	r4, r3
    2f9a:	4650      	mov	r0, sl
    2f9c:	4320      	orrs	r0, r4
    2f9e:	1e44      	subs	r4, r0, #1
    2fa0:	41a0      	sbcs	r0, r4
    2fa2:	4307      	orrs	r7, r0
    2fa4:	2400      	movs	r4, #0
    2fa6:	18bf      	adds	r7, r7, r2
    2fa8:	e748      	b.n	2e3c <__aeabi_dsub+0x4ac>
    2faa:	2400      	movs	r4, #0
    2fac:	e7d0      	b.n	2f50 <__aeabi_dsub+0x5c0>
    2fae:	2400      	movs	r4, #0
    2fb0:	e7f3      	b.n	2f9a <__aeabi_dsub+0x60a>
    2fb2:	46c0      	nop			; (mov r8, r8)
    2fb4:	000007ff 	.word	0x000007ff
    2fb8:	ff7fffff 	.word	0xff7fffff

00002fbc <__aeabi_d2iz>:
    2fbc:	b530      	push	{r4, r5, lr}
    2fbe:	4d13      	ldr	r5, [pc, #76]	; (300c <__aeabi_d2iz+0x50>)
    2fc0:	030a      	lsls	r2, r1, #12
    2fc2:	004b      	lsls	r3, r1, #1
    2fc4:	0b12      	lsrs	r2, r2, #12
    2fc6:	0d5b      	lsrs	r3, r3, #21
    2fc8:	0fc9      	lsrs	r1, r1, #31
    2fca:	2400      	movs	r4, #0
    2fcc:	42ab      	cmp	r3, r5
    2fce:	dd10      	ble.n	2ff2 <__aeabi_d2iz+0x36>
    2fd0:	4c0f      	ldr	r4, [pc, #60]	; (3010 <__aeabi_d2iz+0x54>)
    2fd2:	42a3      	cmp	r3, r4
    2fd4:	dc0f      	bgt.n	2ff6 <__aeabi_d2iz+0x3a>
    2fd6:	2480      	movs	r4, #128	; 0x80
    2fd8:	4d0e      	ldr	r5, [pc, #56]	; (3014 <__aeabi_d2iz+0x58>)
    2fda:	0364      	lsls	r4, r4, #13
    2fdc:	4322      	orrs	r2, r4
    2fde:	1aed      	subs	r5, r5, r3
    2fe0:	2d1f      	cmp	r5, #31
    2fe2:	dd0b      	ble.n	2ffc <__aeabi_d2iz+0x40>
    2fe4:	480c      	ldr	r0, [pc, #48]	; (3018 <__aeabi_d2iz+0x5c>)
    2fe6:	1ac3      	subs	r3, r0, r3
    2fe8:	40da      	lsrs	r2, r3
    2fea:	4254      	negs	r4, r2
    2fec:	2900      	cmp	r1, #0
    2fee:	d100      	bne.n	2ff2 <__aeabi_d2iz+0x36>
    2ff0:	0014      	movs	r4, r2
    2ff2:	0020      	movs	r0, r4
    2ff4:	bd30      	pop	{r4, r5, pc}
    2ff6:	4b09      	ldr	r3, [pc, #36]	; (301c <__aeabi_d2iz+0x60>)
    2ff8:	18cc      	adds	r4, r1, r3
    2ffa:	e7fa      	b.n	2ff2 <__aeabi_d2iz+0x36>
    2ffc:	4c08      	ldr	r4, [pc, #32]	; (3020 <__aeabi_d2iz+0x64>)
    2ffe:	40e8      	lsrs	r0, r5
    3000:	46a4      	mov	ip, r4
    3002:	4463      	add	r3, ip
    3004:	409a      	lsls	r2, r3
    3006:	4302      	orrs	r2, r0
    3008:	e7ef      	b.n	2fea <__aeabi_d2iz+0x2e>
    300a:	46c0      	nop			; (mov r8, r8)
    300c:	000003fe 	.word	0x000003fe
    3010:	0000041d 	.word	0x0000041d
    3014:	00000433 	.word	0x00000433
    3018:	00000413 	.word	0x00000413
    301c:	7fffffff 	.word	0x7fffffff
    3020:	fffffbed 	.word	0xfffffbed

00003024 <__aeabi_ui2d>:
    3024:	b510      	push	{r4, lr}
    3026:	1e04      	subs	r4, r0, #0
    3028:	d028      	beq.n	307c <__aeabi_ui2d+0x58>
    302a:	f000 f833 	bl	3094 <__clzsi2>
    302e:	4b15      	ldr	r3, [pc, #84]	; (3084 <__aeabi_ui2d+0x60>)
    3030:	4a15      	ldr	r2, [pc, #84]	; (3088 <__aeabi_ui2d+0x64>)
    3032:	1a1b      	subs	r3, r3, r0
    3034:	1ad2      	subs	r2, r2, r3
    3036:	2a1f      	cmp	r2, #31
    3038:	dd15      	ble.n	3066 <__aeabi_ui2d+0x42>
    303a:	4a14      	ldr	r2, [pc, #80]	; (308c <__aeabi_ui2d+0x68>)
    303c:	1ad2      	subs	r2, r2, r3
    303e:	4094      	lsls	r4, r2
    3040:	2200      	movs	r2, #0
    3042:	0324      	lsls	r4, r4, #12
    3044:	055b      	lsls	r3, r3, #21
    3046:	0b24      	lsrs	r4, r4, #12
    3048:	0d5b      	lsrs	r3, r3, #21
    304a:	2100      	movs	r1, #0
    304c:	0010      	movs	r0, r2
    304e:	0324      	lsls	r4, r4, #12
    3050:	0d0a      	lsrs	r2, r1, #20
    3052:	0b24      	lsrs	r4, r4, #12
    3054:	0512      	lsls	r2, r2, #20
    3056:	4322      	orrs	r2, r4
    3058:	4c0d      	ldr	r4, [pc, #52]	; (3090 <__aeabi_ui2d+0x6c>)
    305a:	051b      	lsls	r3, r3, #20
    305c:	4022      	ands	r2, r4
    305e:	4313      	orrs	r3, r2
    3060:	005b      	lsls	r3, r3, #1
    3062:	0859      	lsrs	r1, r3, #1
    3064:	bd10      	pop	{r4, pc}
    3066:	0021      	movs	r1, r4
    3068:	4091      	lsls	r1, r2
    306a:	000a      	movs	r2, r1
    306c:	210b      	movs	r1, #11
    306e:	1a08      	subs	r0, r1, r0
    3070:	40c4      	lsrs	r4, r0
    3072:	055b      	lsls	r3, r3, #21
    3074:	0324      	lsls	r4, r4, #12
    3076:	0b24      	lsrs	r4, r4, #12
    3078:	0d5b      	lsrs	r3, r3, #21
    307a:	e7e6      	b.n	304a <__aeabi_ui2d+0x26>
    307c:	2300      	movs	r3, #0
    307e:	2400      	movs	r4, #0
    3080:	2200      	movs	r2, #0
    3082:	e7e2      	b.n	304a <__aeabi_ui2d+0x26>
    3084:	0000041e 	.word	0x0000041e
    3088:	00000433 	.word	0x00000433
    308c:	00000413 	.word	0x00000413
    3090:	800fffff 	.word	0x800fffff

00003094 <__clzsi2>:
    3094:	211c      	movs	r1, #28
    3096:	2301      	movs	r3, #1
    3098:	041b      	lsls	r3, r3, #16
    309a:	4298      	cmp	r0, r3
    309c:	d301      	bcc.n	30a2 <__clzsi2+0xe>
    309e:	0c00      	lsrs	r0, r0, #16
    30a0:	3910      	subs	r1, #16
    30a2:	0a1b      	lsrs	r3, r3, #8
    30a4:	4298      	cmp	r0, r3
    30a6:	d301      	bcc.n	30ac <__clzsi2+0x18>
    30a8:	0a00      	lsrs	r0, r0, #8
    30aa:	3908      	subs	r1, #8
    30ac:	091b      	lsrs	r3, r3, #4
    30ae:	4298      	cmp	r0, r3
    30b0:	d301      	bcc.n	30b6 <__clzsi2+0x22>
    30b2:	0900      	lsrs	r0, r0, #4
    30b4:	3904      	subs	r1, #4
    30b6:	a202      	add	r2, pc, #8	; (adr r2, 30c0 <__clzsi2+0x2c>)
    30b8:	5c10      	ldrb	r0, [r2, r0]
    30ba:	1840      	adds	r0, r0, r1
    30bc:	4770      	bx	lr
    30be:	46c0      	nop			; (mov r8, r8)
    30c0:	02020304 	.word	0x02020304
    30c4:	01010101 	.word	0x01010101
	...

000030d0 <__libc_init_array>:
    30d0:	b570      	push	{r4, r5, r6, lr}
    30d2:	2600      	movs	r6, #0
    30d4:	4d0c      	ldr	r5, [pc, #48]	; (3108 <__libc_init_array+0x38>)
    30d6:	4c0d      	ldr	r4, [pc, #52]	; (310c <__libc_init_array+0x3c>)
    30d8:	1b64      	subs	r4, r4, r5
    30da:	10a4      	asrs	r4, r4, #2
    30dc:	42a6      	cmp	r6, r4
    30de:	d109      	bne.n	30f4 <__libc_init_array+0x24>
    30e0:	2600      	movs	r6, #0
    30e2:	f000 f893 	bl	320c <_init>
    30e6:	4d0a      	ldr	r5, [pc, #40]	; (3110 <__libc_init_array+0x40>)
    30e8:	4c0a      	ldr	r4, [pc, #40]	; (3114 <__libc_init_array+0x44>)
    30ea:	1b64      	subs	r4, r4, r5
    30ec:	10a4      	asrs	r4, r4, #2
    30ee:	42a6      	cmp	r6, r4
    30f0:	d105      	bne.n	30fe <__libc_init_array+0x2e>
    30f2:	bd70      	pop	{r4, r5, r6, pc}
    30f4:	00b3      	lsls	r3, r6, #2
    30f6:	58eb      	ldr	r3, [r5, r3]
    30f8:	4798      	blx	r3
    30fa:	3601      	adds	r6, #1
    30fc:	e7ee      	b.n	30dc <__libc_init_array+0xc>
    30fe:	00b3      	lsls	r3, r6, #2
    3100:	58eb      	ldr	r3, [r5, r3]
    3102:	4798      	blx	r3
    3104:	3601      	adds	r6, #1
    3106:	e7f2      	b.n	30ee <__libc_init_array+0x1e>
    3108:	00003218 	.word	0x00003218
    310c:	00003218 	.word	0x00003218
    3110:	00003218 	.word	0x00003218
    3114:	0000321c 	.word	0x0000321c
    3118:	42000800 	.word	0x42000800
    311c:	42000c00 	.word	0x42000c00
    3120:	42001000 	.word	0x42001000
    3124:	42001400 	.word	0x42001400
    3128:	42001800 	.word	0x42001800
    312c:	42001c00 	.word	0x42001c00
    3130:	00000f1e 	.word	0x00000f1e
    3134:	00000f1a 	.word	0x00000f1a
    3138:	00000f1a 	.word	0x00000f1a
    313c:	00000f80 	.word	0x00000f80
    3140:	00000f80 	.word	0x00000f80
    3144:	00000f32 	.word	0x00000f32
    3148:	00000f24 	.word	0x00000f24
    314c:	00000f38 	.word	0x00000f38
    3150:	00000f6e 	.word	0x00000f6e
    3154:	00001008 	.word	0x00001008
    3158:	00000fe8 	.word	0x00000fe8
    315c:	00000fe8 	.word	0x00000fe8
    3160:	00001074 	.word	0x00001074
    3164:	00000ffa 	.word	0x00000ffa
    3168:	00001016 	.word	0x00001016
    316c:	00000fec 	.word	0x00000fec
    3170:	00001024 	.word	0x00001024
    3174:	00001064 	.word	0x00001064
    3178:	000200ff 	.word	0x000200ff
    317c:	2000000c 	.word	0x2000000c
    3180:	00000000 	.word	0x00000000
    3184:	00000002 	.word	0x00000002
    3188:	2000000c 	.word	0x2000000c
    318c:	00002020 	.word	0x00002020
    3190:	00002002 	.word	0x00002002
    3194:	00001fbc 	.word	0x00001fbc
    3198:	00001eda 	.word	0x00001eda
    319c:	00001fbc 	.word	0x00001fbc
    31a0:	00001ff4 	.word	0x00001ff4
    31a4:	00001fbc 	.word	0x00001fbc
    31a8:	00001eda 	.word	0x00001eda
    31ac:	00002002 	.word	0x00002002
    31b0:	00002002 	.word	0x00002002
    31b4:	00001ff4 	.word	0x00001ff4
    31b8:	00001eda 	.word	0x00001eda
    31bc:	00001ed2 	.word	0x00001ed2
    31c0:	00001ed2 	.word	0x00001ed2
    31c4:	00001ed2 	.word	0x00001ed2
    31c8:	00002238 	.word	0x00002238
    31cc:	00002680 	.word	0x00002680
    31d0:	00002540 	.word	0x00002540
    31d4:	00002540 	.word	0x00002540
    31d8:	0000253c 	.word	0x0000253c
    31dc:	00002658 	.word	0x00002658
    31e0:	00002658 	.word	0x00002658
    31e4:	0000264a 	.word	0x0000264a
    31e8:	0000253c 	.word	0x0000253c
    31ec:	00002658 	.word	0x00002658
    31f0:	0000264a 	.word	0x0000264a
    31f4:	00002658 	.word	0x00002658
    31f8:	0000253c 	.word	0x0000253c
    31fc:	00002660 	.word	0x00002660
    3200:	00002660 	.word	0x00002660
    3204:	00002660 	.word	0x00002660
    3208:	00002864 	.word	0x00002864

0000320c <_init>:
    320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    320e:	46c0      	nop			; (mov r8, r8)
    3210:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3212:	bc08      	pop	{r3}
    3214:	469e      	mov	lr, r3
    3216:	4770      	bx	lr

00003218 <__init_array_start>:
    3218:	000000dd 	.word	0x000000dd

0000321c <_fini>:
    321c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    321e:	46c0      	nop			; (mov r8, r8)
    3220:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3222:	bc08      	pop	{r3}
    3224:	469e      	mov	lr, r3
    3226:	4770      	bx	lr

00003228 <__fini_array_start>:
    3228:	000000b5 	.word	0x000000b5
