//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_80
.address_size 64

	// .globl	_Z8solveZEfPfS_PKfS1_fiS1_fiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z8solveZEfPfS_PKfS1_fiS1_fiiiii(
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_0,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_1,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_2,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_3,
	.param .f32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_4,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_5,
	.param .u64 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_6,
	.param .f32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_7,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_8,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_9,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_10,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_11,
	.param .u32 _Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<102>;
	.reg .f32 	%f<367>;
	.reg .b32 	%r<543>;
	.reg .f64 	%fd<17>;
	.reg .b64 	%rd<182>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd68, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_0];
	ld.param.u64 	%rd69, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_1];
	ld.param.u64 	%rd70, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_2];
	ld.param.u64 	%rd72, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_3];
	ld.param.f32 	%f144, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_4];
	ld.param.u32 	%r225, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_5];
	ld.param.u64 	%rd71, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_6];
	ld.param.f32 	%f145, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_7];
	ld.param.u32 	%r226, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_8];
	ld.param.u32 	%r229, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_9];
	ld.param.u32 	%r227, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r230, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r228, [_Z8solveZEfPfS_PKfS1_fiS1_fiiiii_param_12];
	cvta.to.global.u64 	%rd1, %rd72;
	mov.u32 	%r231, %ctaid.x;
	mov.u32 	%r232, %ntid.x;
	mov.u32 	%r233, %tid.x;
	mad.lo.s32 	%r234, %r226, %r225, %r233;
	mad.lo.s32 	%r235, %r231, %r232, %r234;
	cvt.u64.u32	%rd2, %r235;
	mov.u32 	%r236, %ctaid.y;
	mov.u32 	%r237, %ntid.y;
	mov.u32 	%r238, %tid.y;
	mad.lo.s32 	%r239, %r227, %r225, %r238;
	mad.lo.s32 	%r240, %r236, %r237, %r239;
	cvt.u64.u32	%rd3, %r240;
	mul.lo.s32 	%r241, %r229, %r225;
	cvt.s64.s32	%rd73, %r241;
	mul.lo.s32 	%r242, %r230, %r225;
	cvt.s64.s32	%rd74, %r242;
	setp.ge.u64	%p1, %rd3, %rd74;
	setp.ge.u64	%p2, %rd2, %rd73;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_149;

	cvt.s64.s32	%rd4, %r225;
	and.b64  	%rd75, %rd4, -4294967296;
	setp.eq.s64	%p4, %rd75, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd162, %rd2, %rd4;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r243, %rd4;
	cvt.u32.u64	%r244, %rd2;
	div.u32 	%r245, %r244, %r243;
	cvt.u64.u32	%rd162, %r245;

BB0_4:
	cvt.rn.f32.u64	%f146, %rd162;
	cvt.rmi.f32.f32	%f147, %f146;
	cvt.rzi.u64.f32	%rd8, %f147;
	@%p4 bra 	BB0_6;

	div.u64 	%rd163, %rd3, %rd4;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r246, %rd4;
	cvt.u32.u64	%r247, %rd3;
	div.u32 	%r248, %r247, %r246;
	cvt.u64.u32	%rd163, %r248;

BB0_7:
	cvt.rn.f32.u64	%f148, %rd163;
	cvt.rmi.f32.f32	%f149, %f148;
	cvt.rzi.u64.f32	%rd12, %f149;
	setp.gt.u64	%p6, %rd8, %rd12;
	@%p6 bra 	BB0_149;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd164, %rd2, %rd4;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r249, %rd4;
	cvt.u32.u64	%r250, %rd2;
	rem.u32 	%r251, %r250, %r249;
	cvt.u64.u32	%rd164, %r251;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd165, %rd3, %rd4;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r252, %rd4;
	cvt.u32.u64	%r253, %rd3;
	rem.u32 	%r254, %r253, %r252;
	cvt.u64.u32	%rd165, %r254;

BB0_14:
	mul.lo.s64 	%rd79, %rd164, %rd4;
	add.s64 	%rd80, %rd79, %rd165;
	cvta.to.global.u64 	%rd81, %rd70;
	shl.b64 	%rd82, %rd80, 2;
	add.s64 	%rd83, %rd81, %rd82;
	ld.global.f32 	%f1, [%rd83];
	mul.lo.s64 	%rd84, %rd4, 6;
	mul.lo.s64 	%rd19, %rd84, %rd8;
	mul.lo.s64 	%rd20, %rd84, %rd12;
	mul.lo.s64 	%rd85, %rd165, 3;
	add.s64 	%rd86, %rd85, %rd19;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd88, %rd1, %rd87;
	mul.lo.s64 	%rd89, %rd164, 3;
	add.s64 	%rd90, %rd89, %rd20;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.f32 	%f2, [%rd88];
	ld.global.f32 	%f3, [%rd92];
	sub.f32 	%f150, %f3, %f2;
	ld.global.f32 	%f4, [%rd88+4];
	ld.global.f32 	%f5, [%rd92+4];
	sub.f32 	%f151, %f5, %f4;
	mul.f32 	%f152, %f151, %f151;
	fma.rn.f32 	%f153, %f150, %f150, %f152;
	ld.global.f32 	%f6, [%rd88+8];
	ld.global.f32 	%f7, [%rd92+8];
	sub.f32 	%f154, %f7, %f6;
	fma.rn.f32 	%f155, %f154, %f154, %f153;
	sqrt.rn.f32 	%f8, %f155;
	mul.f32 	%f9, %f8, %f144;
	neg.f32 	%f10, %f9;
	setp.eq.f32	%p9, %f8, 0f00000000;
	@%p9 bra 	BB0_46;
	bra.uni 	BB0_15;

BB0_46:
	mul.f32 	%f195, %f1, %f144;
	mov.f32 	%f349, 0f00000000;
	sub.f32 	%f342, %f349, %f195;
	bra.uni 	BB0_47;

BB0_15:
	add.u64 	%rd21, %SPL, 0;
	mul.f32 	%f156, %f9, 0fBF22F983;
	cvt.rni.s32.f32	%r494, %f156;
	cvt.rn.f32.s32	%f157, %r494;
	mov.f32 	%f158, 0fBFC90FDA;
	fma.rn.f32 	%f159, %f157, %f158, %f10;
	mov.f32 	%f160, 0fB3A22168;
	fma.rn.f32 	%f161, %f157, %f160, %f159;
	mov.f32 	%f162, 0fA7C234C5;
	fma.rn.f32 	%f338, %f157, %f162, %f161;
	abs.f32 	%f12, %f10;
	setp.leu.f32	%p10, %f12, 0f47CE4780;
	mov.u32 	%r486, %r494;
	mov.f32 	%f335, %f338;
	@%p10 bra 	BB0_26;

	setp.eq.f32	%p11, %f12, 0f7F800000;
	@%p11 bra 	BB0_25;
	bra.uni 	BB0_17;

BB0_25:
	mov.f32 	%f165, 0f00000000;
	mul.rn.f32 	%f335, %f10, %f165;
	mov.u32 	%r486, %r494;
	bra.uni 	BB0_26;

BB0_17:
	mov.b32 	 %r2, %f10;
	shr.u32 	%r3, %r2, 23;
	shl.b32 	%r257, %r2, 8;
	or.b32  	%r4, %r257, -2147483648;
	mov.u32 	%r480, 0;
	mov.u64 	%rd166, __cudart_i2opi_f;
	mov.u32 	%r479, -6;
	mov.u64 	%rd167, %rd21;

BB0_18:
	.pragma "nounroll";
	ld.const.u32 	%r260, [%rd166];
	// inline asm
	{
	mad.lo.cc.u32   %r258, %r260, %r4, %r480;
	madc.hi.u32     %r480, %r260, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd167], %r258;
	add.s64 	%rd167, %rd167, 4;
	add.s64 	%rd166, %rd166, 4;
	add.s32 	%r479, %r479, 1;
	setp.ne.s32	%p12, %r479, 0;
	@%p12 bra 	BB0_18;

	and.b32  	%r263, %r3, 255;
	add.s32 	%r264, %r263, -128;
	shr.u32 	%r265, %r264, 5;
	and.b32  	%r9, %r2, -2147483648;
	st.local.u32 	[%rd21+24], %r480;
	mov.u32 	%r266, 6;
	sub.s32 	%r267, %r266, %r265;
	mul.wide.s32 	%rd95, %r267, 4;
	add.s64 	%rd26, %rd21, %rd95;
	ld.local.u32 	%r482, [%rd26];
	ld.local.u32 	%r481, [%rd26+-4];
	and.b32  	%r12, %r3, 31;
	setp.eq.s32	%p13, %r12, 0;
	@%p13 bra 	BB0_21;

	mov.u32 	%r268, 32;
	sub.s32 	%r269, %r268, %r12;
	shr.u32 	%r270, %r481, %r269;
	shl.b32 	%r271, %r482, %r12;
	add.s32 	%r482, %r270, %r271;
	ld.local.u32 	%r272, [%rd26+-8];
	shr.u32 	%r273, %r272, %r269;
	shl.b32 	%r274, %r481, %r12;
	add.s32 	%r481, %r273, %r274;

BB0_21:
	shr.u32 	%r275, %r481, 30;
	shl.b32 	%r276, %r482, 2;
	add.s32 	%r484, %r276, %r275;
	shl.b32 	%r18, %r481, 2;
	shr.u32 	%r277, %r484, 31;
	shr.u32 	%r278, %r482, 30;
	add.s32 	%r19, %r277, %r278;
	setp.eq.s32	%p14, %r277, 0;
	@%p14 bra 	BB0_22;

	not.b32 	%r279, %r484;
	neg.s32 	%r483, %r18;
	setp.eq.s32	%p15, %r18, 0;
	selp.u32	%r280, 1, 0, %p15;
	add.s32 	%r484, %r280, %r279;
	xor.b32  	%r485, %r9, -2147483648;
	bra.uni 	BB0_24;

BB0_22:
	mov.u32 	%r483, %r18;
	mov.u32 	%r485, %r9;

BB0_24:
	cvt.u64.u32	%rd96, %r484;
	cvt.u64.u32	%rd97, %r483;
	bfi.b64 	%rd98, %rd96, %rd97, 32, 32;
	cvt.rn.f64.s64	%fd1, %rd98;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f163, %fd2;
	neg.f32 	%f164, %f163;
	setp.eq.s32	%p16, %r485, 0;
	selp.f32	%f335, %f163, %f164, %p16;
	setp.eq.s32	%p17, %r9, 0;
	neg.s32 	%r281, %r19;
	selp.b32	%r486, %r19, %r281, %p17;

BB0_26:
	add.s32 	%r28, %r486, 1;
	and.b32  	%r29, %r28, 1;
	setp.eq.s32	%p18, %r29, 0;
	selp.f32	%f16, %f335, 0f3F800000, %p18;
	mul.rn.f32 	%f17, %f335, %f335;
	mov.f32 	%f167, 0f00000000;
	fma.rn.f32 	%f18, %f17, %f16, %f167;
	mov.f32 	%f336, 0fB94D4153;
	@%p18 bra 	BB0_28;

	mov.f32 	%f168, 0fBAB607ED;
	mov.f32 	%f169, 0f37CBAC00;
	fma.rn.f32 	%f336, %f169, %f17, %f168;

BB0_28:
	selp.f32	%f170, 0f3C0885E4, 0f3D2AAABB, %p18;
	fma.rn.f32 	%f171, %f336, %f17, %f170;
	selp.f32	%f172, 0fBE2AAAA8, 0fBEFFFFFF, %p18;
	fma.rn.f32 	%f173, %f171, %f17, %f172;
	fma.rn.f32 	%f337, %f173, %f18, %f16;
	and.b32  	%r282, %r28, 2;
	setp.eq.s32	%p20, %r282, 0;
	@%p20 bra 	BB0_30;

	mov.f32 	%f175, 0fBF800000;
	fma.rn.f32 	%f337, %f337, %f175, %f167;

BB0_30:
	@%p10 bra 	BB0_41;

	setp.eq.f32	%p22, %f12, 0f7F800000;
	@%p22 bra 	BB0_40;
	bra.uni 	BB0_32;

BB0_40:
	mul.rn.f32 	%f338, %f10, %f167;
	bra.uni 	BB0_41;

BB0_32:
	mov.b32 	 %r30, %f10;
	shr.u32 	%r31, %r30, 23;
	shl.b32 	%r285, %r30, 8;
	or.b32  	%r32, %r285, -2147483648;
	mov.u32 	%r488, 0;
	mov.u64 	%rd168, __cudart_i2opi_f;
	mov.u32 	%r487, -6;
	mov.u64 	%rd169, %rd21;

BB0_33:
	.pragma "nounroll";
	ld.const.u32 	%r288, [%rd168];
	// inline asm
	{
	mad.lo.cc.u32   %r286, %r288, %r32, %r488;
	madc.hi.u32     %r488, %r288, %r32,  0;
	}
	// inline asm
	st.local.u32 	[%rd169], %r286;
	add.s64 	%rd169, %rd169, 4;
	add.s64 	%rd168, %rd168, 4;
	add.s32 	%r487, %r487, 1;
	setp.ne.s32	%p23, %r487, 0;
	@%p23 bra 	BB0_33;

	and.b32  	%r291, %r31, 255;
	add.s32 	%r292, %r291, -128;
	shr.u32 	%r293, %r292, 5;
	and.b32  	%r37, %r30, -2147483648;
	st.local.u32 	[%rd21+24], %r488;
	mov.u32 	%r294, 6;
	sub.s32 	%r295, %r294, %r293;
	mul.wide.s32 	%rd100, %r295, 4;
	add.s64 	%rd31, %rd21, %rd100;
	ld.local.u32 	%r490, [%rd31];
	ld.local.u32 	%r489, [%rd31+-4];
	and.b32  	%r40, %r31, 31;
	setp.eq.s32	%p24, %r40, 0;
	@%p24 bra 	BB0_36;

	mov.u32 	%r296, 32;
	sub.s32 	%r297, %r296, %r40;
	shr.u32 	%r298, %r489, %r297;
	shl.b32 	%r299, %r490, %r40;
	add.s32 	%r490, %r298, %r299;
	ld.local.u32 	%r300, [%rd31+-8];
	shr.u32 	%r301, %r300, %r297;
	shl.b32 	%r302, %r489, %r40;
	add.s32 	%r489, %r301, %r302;

BB0_36:
	shr.u32 	%r303, %r489, 30;
	shl.b32 	%r304, %r490, 2;
	add.s32 	%r492, %r304, %r303;
	shl.b32 	%r46, %r489, 2;
	shr.u32 	%r305, %r492, 31;
	shr.u32 	%r306, %r490, 30;
	add.s32 	%r47, %r305, %r306;
	setp.eq.s32	%p25, %r305, 0;
	@%p25 bra 	BB0_37;

	not.b32 	%r307, %r492;
	neg.s32 	%r491, %r46;
	setp.eq.s32	%p26, %r46, 0;
	selp.u32	%r308, 1, 0, %p26;
	add.s32 	%r492, %r308, %r307;
	xor.b32  	%r493, %r37, -2147483648;
	bra.uni 	BB0_39;

BB0_37:
	mov.u32 	%r491, %r46;
	mov.u32 	%r493, %r37;

BB0_39:
	cvt.u64.u32	%rd101, %r492;
	cvt.u64.u32	%rd102, %r491;
	bfi.b64 	%rd103, %rd101, %rd102, 32, 32;
	cvt.rn.f64.s64	%fd3, %rd103;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f176, %fd4;
	neg.f32 	%f177, %f176;
	setp.eq.s32	%p27, %r493, 0;
	selp.f32	%f338, %f176, %f177, %p27;
	setp.eq.s32	%p28, %r37, 0;
	neg.s32 	%r309, %r47;
	selp.b32	%r494, %r47, %r309, %p28;

BB0_41:
	and.b32  	%r56, %r494, 1;
	setp.eq.s32	%p29, %r56, 0;
	selp.f32	%f27, %f338, 0f3F800000, %p29;
	mul.rn.f32 	%f28, %f338, %f338;
	fma.rn.f32 	%f29, %f28, %f27, %f167;
	mov.f32 	%f339, 0fB94D4153;
	@%p29 bra 	BB0_43;

	mov.f32 	%f181, 0fBAB607ED;
	mov.f32 	%f182, 0f37CBAC00;
	fma.rn.f32 	%f339, %f182, %f28, %f181;

BB0_43:
	selp.f32	%f183, 0f3C0885E4, 0f3D2AAABB, %p29;
	fma.rn.f32 	%f184, %f339, %f28, %f183;
	selp.f32	%f185, 0fBE2AAAA8, 0fBEFFFFFF, %p29;
	fma.rn.f32 	%f186, %f184, %f28, %f185;
	fma.rn.f32 	%f340, %f186, %f29, %f27;
	and.b32  	%r310, %r494, 2;
	setp.eq.s32	%p31, %r310, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f188, 0fBF800000;
	fma.rn.f32 	%f340, %f340, %f188, %f167;

BB0_45:
	mul.f32 	%f189, %f1, %f340;
	div.rn.f32 	%f190, %f189, %f8;
	add.f32 	%f342, %f190, 0f00000000;
	add.f32 	%f191, %f337, 0fBF800000;
	mul.f32 	%f192, %f1, %f191;
	div.rn.f32 	%f193, %f192, %f8;
	add.f32 	%f349, %f193, 0f00000000;

BB0_47:
	add.s64 	%rd104, %rd165, %rd4;
	mul.lo.s64 	%rd105, %rd104, 3;
	add.s64 	%rd106, %rd105, %rd19;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd1, %rd107;
	ld.global.f32 	%f40, [%rd108];
	sub.f32 	%f196, %f3, %f40;
	ld.global.f32 	%f41, [%rd108+4];
	sub.f32 	%f197, %f5, %f41;
	mul.f32 	%f198, %f197, %f197;
	fma.rn.f32 	%f199, %f196, %f196, %f198;
	ld.global.f32 	%f42, [%rd108+8];
	sub.f32 	%f200, %f7, %f42;
	fma.rn.f32 	%f201, %f200, %f200, %f199;
	sqrt.rn.f32 	%f43, %f201;
	mul.f32 	%f44, %f43, %f144;
	neg.f32 	%f45, %f44;
	setp.eq.f32	%p32, %f43, 0f00000000;
	@%p32 bra 	BB0_79;
	bra.uni 	BB0_48;

BB0_79:
	fma.rn.f32 	%f350, %f1, %f144, %f342;
	bra.uni 	BB0_80;

BB0_48:
	add.u64 	%rd32, %SPL, 0;
	mul.f32 	%f202, %f44, 0fBF22F983;
	cvt.rni.s32.f32	%r510, %f202;
	cvt.rn.f32.s32	%f203, %r510;
	mov.f32 	%f204, 0fBFC90FDA;
	fma.rn.f32 	%f205, %f203, %f204, %f45;
	mov.f32 	%f206, 0fB3A22168;
	fma.rn.f32 	%f207, %f203, %f206, %f205;
	mov.f32 	%f208, 0fA7C234C5;
	fma.rn.f32 	%f346, %f203, %f208, %f207;
	abs.f32 	%f47, %f45;
	setp.leu.f32	%p33, %f47, 0f47CE4780;
	mov.u32 	%r502, %r510;
	mov.f32 	%f343, %f346;
	@%p33 bra 	BB0_59;

	setp.eq.f32	%p34, %f47, 0f7F800000;
	@%p34 bra 	BB0_58;
	bra.uni 	BB0_50;

BB0_58:
	mov.f32 	%f211, 0f00000000;
	mul.rn.f32 	%f343, %f45, %f211;
	mov.u32 	%r502, %r510;
	bra.uni 	BB0_59;

BB0_50:
	mov.b32 	 %r58, %f45;
	shr.u32 	%r59, %r58, 23;
	shl.b32 	%r313, %r58, 8;
	or.b32  	%r60, %r313, -2147483648;
	mov.u32 	%r496, 0;
	mov.u64 	%rd170, __cudart_i2opi_f;
	mov.u32 	%r495, -6;
	mov.u64 	%rd171, %rd32;

BB0_51:
	.pragma "nounroll";
	ld.const.u32 	%r316, [%rd170];
	// inline asm
	{
	mad.lo.cc.u32   %r314, %r316, %r60, %r496;
	madc.hi.u32     %r496, %r316, %r60,  0;
	}
	// inline asm
	st.local.u32 	[%rd171], %r314;
	add.s64 	%rd171, %rd171, 4;
	add.s64 	%rd170, %rd170, 4;
	add.s32 	%r495, %r495, 1;
	setp.ne.s32	%p35, %r495, 0;
	@%p35 bra 	BB0_51;

	and.b32  	%r319, %r59, 255;
	add.s32 	%r320, %r319, -128;
	shr.u32 	%r321, %r320, 5;
	and.b32  	%r65, %r58, -2147483648;
	st.local.u32 	[%rd32+24], %r496;
	mov.u32 	%r322, 6;
	sub.s32 	%r323, %r322, %r321;
	mul.wide.s32 	%rd111, %r323, 4;
	add.s64 	%rd37, %rd32, %rd111;
	ld.local.u32 	%r498, [%rd37];
	ld.local.u32 	%r497, [%rd37+-4];
	and.b32  	%r68, %r59, 31;
	setp.eq.s32	%p36, %r68, 0;
	@%p36 bra 	BB0_54;

	mov.u32 	%r324, 32;
	sub.s32 	%r325, %r324, %r68;
	shr.u32 	%r326, %r497, %r325;
	shl.b32 	%r327, %r498, %r68;
	add.s32 	%r498, %r326, %r327;
	ld.local.u32 	%r328, [%rd37+-8];
	shr.u32 	%r329, %r328, %r325;
	shl.b32 	%r330, %r497, %r68;
	add.s32 	%r497, %r329, %r330;

BB0_54:
	shr.u32 	%r331, %r497, 30;
	shl.b32 	%r332, %r498, 2;
	add.s32 	%r500, %r332, %r331;
	shl.b32 	%r74, %r497, 2;
	shr.u32 	%r333, %r500, 31;
	shr.u32 	%r334, %r498, 30;
	add.s32 	%r75, %r333, %r334;
	setp.eq.s32	%p37, %r333, 0;
	@%p37 bra 	BB0_55;

	not.b32 	%r335, %r500;
	neg.s32 	%r499, %r74;
	setp.eq.s32	%p38, %r74, 0;
	selp.u32	%r336, 1, 0, %p38;
	add.s32 	%r500, %r336, %r335;
	xor.b32  	%r501, %r65, -2147483648;
	bra.uni 	BB0_57;

BB0_55:
	mov.u32 	%r499, %r74;
	mov.u32 	%r501, %r65;

BB0_57:
	cvt.u64.u32	%rd112, %r500;
	cvt.u64.u32	%rd113, %r499;
	bfi.b64 	%rd114, %rd112, %rd113, 32, 32;
	cvt.rn.f64.s64	%fd5, %rd114;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f209, %fd6;
	neg.f32 	%f210, %f209;
	setp.eq.s32	%p39, %r501, 0;
	selp.f32	%f343, %f209, %f210, %p39;
	setp.eq.s32	%p40, %r65, 0;
	neg.s32 	%r337, %r75;
	selp.b32	%r502, %r75, %r337, %p40;

BB0_59:
	add.s32 	%r84, %r502, 1;
	and.b32  	%r85, %r84, 1;
	setp.eq.s32	%p41, %r85, 0;
	selp.f32	%f51, %f343, 0f3F800000, %p41;
	mul.rn.f32 	%f52, %f343, %f343;
	mov.f32 	%f213, 0f00000000;
	fma.rn.f32 	%f53, %f52, %f51, %f213;
	mov.f32 	%f344, 0fB94D4153;
	@%p41 bra 	BB0_61;

	mov.f32 	%f214, 0fBAB607ED;
	mov.f32 	%f215, 0f37CBAC00;
	fma.rn.f32 	%f344, %f215, %f52, %f214;

BB0_61:
	selp.f32	%f216, 0f3C0885E4, 0f3D2AAABB, %p41;
	fma.rn.f32 	%f217, %f344, %f52, %f216;
	selp.f32	%f218, 0fBE2AAAA8, 0fBEFFFFFF, %p41;
	fma.rn.f32 	%f219, %f217, %f52, %f218;
	fma.rn.f32 	%f345, %f219, %f53, %f51;
	and.b32  	%r338, %r84, 2;
	setp.eq.s32	%p43, %r338, 0;
	@%p43 bra 	BB0_63;

	mov.f32 	%f221, 0fBF800000;
	fma.rn.f32 	%f345, %f345, %f221, %f213;

BB0_63:
	add.f32 	%f222, %f345, 0fBF800000;
	mul.f32 	%f223, %f1, %f222;
	div.rn.f32 	%f224, %f223, %f43;
	sub.f32 	%f349, %f349, %f224;
	@%p33 bra 	BB0_74;

	setp.eq.f32	%p45, %f47, 0f7F800000;
	@%p45 bra 	BB0_73;
	bra.uni 	BB0_65;

BB0_73:
	mul.rn.f32 	%f346, %f45, %f213;
	bra.uni 	BB0_74;

BB0_65:
	mov.b32 	 %r86, %f45;
	shr.u32 	%r87, %r86, 23;
	shl.b32 	%r341, %r86, 8;
	or.b32  	%r88, %r341, -2147483648;
	mov.u32 	%r504, 0;
	mov.u64 	%rd172, __cudart_i2opi_f;
	mov.u32 	%r503, -6;
	mov.u64 	%rd173, %rd32;

BB0_66:
	.pragma "nounroll";
	ld.const.u32 	%r344, [%rd172];
	// inline asm
	{
	mad.lo.cc.u32   %r342, %r344, %r88, %r504;
	madc.hi.u32     %r504, %r344, %r88,  0;
	}
	// inline asm
	st.local.u32 	[%rd173], %r342;
	add.s64 	%rd173, %rd173, 4;
	add.s64 	%rd172, %rd172, 4;
	add.s32 	%r503, %r503, 1;
	setp.ne.s32	%p46, %r503, 0;
	@%p46 bra 	BB0_66;

	and.b32  	%r347, %r87, 255;
	add.s32 	%r348, %r347, -128;
	shr.u32 	%r349, %r348, 5;
	and.b32  	%r93, %r86, -2147483648;
	st.local.u32 	[%rd32+24], %r504;
	mov.u32 	%r350, 6;
	sub.s32 	%r351, %r350, %r349;
	mul.wide.s32 	%rd116, %r351, 4;
	add.s64 	%rd42, %rd32, %rd116;
	ld.local.u32 	%r506, [%rd42];
	ld.local.u32 	%r505, [%rd42+-4];
	and.b32  	%r96, %r87, 31;
	setp.eq.s32	%p47, %r96, 0;
	@%p47 bra 	BB0_69;

	mov.u32 	%r352, 32;
	sub.s32 	%r353, %r352, %r96;
	shr.u32 	%r354, %r505, %r353;
	shl.b32 	%r355, %r506, %r96;
	add.s32 	%r506, %r354, %r355;
	ld.local.u32 	%r356, [%rd42+-8];
	shr.u32 	%r357, %r356, %r353;
	shl.b32 	%r358, %r505, %r96;
	add.s32 	%r505, %r357, %r358;

BB0_69:
	shr.u32 	%r359, %r505, 30;
	shl.b32 	%r360, %r506, 2;
	add.s32 	%r508, %r360, %r359;
	shl.b32 	%r102, %r505, 2;
	shr.u32 	%r361, %r508, 31;
	shr.u32 	%r362, %r506, 30;
	add.s32 	%r103, %r361, %r362;
	setp.eq.s32	%p48, %r361, 0;
	@%p48 bra 	BB0_70;

	not.b32 	%r363, %r508;
	neg.s32 	%r507, %r102;
	setp.eq.s32	%p49, %r102, 0;
	selp.u32	%r364, 1, 0, %p49;
	add.s32 	%r508, %r364, %r363;
	xor.b32  	%r509, %r93, -2147483648;
	bra.uni 	BB0_72;

BB0_70:
	mov.u32 	%r507, %r102;
	mov.u32 	%r509, %r93;

BB0_72:
	cvt.u64.u32	%rd117, %r508;
	cvt.u64.u32	%rd118, %r507;
	bfi.b64 	%rd119, %rd117, %rd118, 32, 32;
	cvt.rn.f64.s64	%fd7, %rd119;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f225, %fd8;
	neg.f32 	%f226, %f225;
	setp.eq.s32	%p50, %r509, 0;
	selp.f32	%f346, %f225, %f226, %p50;
	setp.eq.s32	%p51, %r93, 0;
	neg.s32 	%r365, %r103;
	selp.b32	%r510, %r103, %r365, %p51;

BB0_74:
	and.b32  	%r112, %r510, 1;
	setp.eq.s32	%p52, %r112, 0;
	selp.f32	%f63, %f346, 0f3F800000, %p52;
	mul.rn.f32 	%f64, %f346, %f346;
	fma.rn.f32 	%f65, %f64, %f63, %f213;
	mov.f32 	%f347, 0fB94D4153;
	@%p52 bra 	BB0_76;

	mov.f32 	%f230, 0fBAB607ED;
	mov.f32 	%f231, 0f37CBAC00;
	fma.rn.f32 	%f347, %f231, %f64, %f230;

BB0_76:
	selp.f32	%f232, 0f3C0885E4, 0f3D2AAABB, %p52;
	fma.rn.f32 	%f233, %f347, %f64, %f232;
	selp.f32	%f234, 0fBE2AAAA8, 0fBEFFFFFF, %p52;
	fma.rn.f32 	%f235, %f233, %f64, %f234;
	fma.rn.f32 	%f348, %f235, %f65, %f63;
	and.b32  	%r366, %r510, 2;
	setp.eq.s32	%p54, %r366, 0;
	@%p54 bra 	BB0_78;

	mov.f32 	%f237, 0fBF800000;
	fma.rn.f32 	%f348, %f348, %f237, %f213;

BB0_78:
	mul.f32 	%f238, %f1, %f348;
	div.rn.f32 	%f239, %f238, %f43;
	sub.f32 	%f350, %f342, %f239;

BB0_80:
	add.s64 	%rd120, %rd164, %rd4;
	mul.lo.s64 	%rd121, %rd120, 3;
	add.s64 	%rd122, %rd121, %rd20;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd124, %rd1, %rd123;
	ld.global.f32 	%f75, [%rd124];
	sub.f32 	%f240, %f75, %f2;
	ld.global.f32 	%f76, [%rd124+4];
	sub.f32 	%f241, %f76, %f4;
	mul.f32 	%f242, %f241, %f241;
	fma.rn.f32 	%f243, %f240, %f240, %f242;
	ld.global.f32 	%f77, [%rd124+8];
	sub.f32 	%f244, %f77, %f6;
	fma.rn.f32 	%f245, %f244, %f244, %f243;
	sqrt.rn.f32 	%f78, %f245;
	mul.f32 	%f79, %f78, %f144;
	neg.f32 	%f80, %f79;
	setp.eq.f32	%p55, %f78, 0f00000000;
	@%p55 bra 	BB0_112;
	bra.uni 	BB0_81;

BB0_112:
	fma.rn.f32 	%f358, %f1, %f144, %f350;
	bra.uni 	BB0_113;

BB0_81:
	add.u64 	%rd43, %SPL, 0;
	mul.f32 	%f246, %f79, 0fBF22F983;
	cvt.rni.s32.f32	%r526, %f246;
	cvt.rn.f32.s32	%f247, %r526;
	mov.f32 	%f248, 0fBFC90FDA;
	fma.rn.f32 	%f249, %f247, %f248, %f80;
	mov.f32 	%f250, 0fB3A22168;
	fma.rn.f32 	%f251, %f247, %f250, %f249;
	mov.f32 	%f252, 0fA7C234C5;
	fma.rn.f32 	%f354, %f247, %f252, %f251;
	abs.f32 	%f82, %f80;
	setp.leu.f32	%p56, %f82, 0f47CE4780;
	mov.u32 	%r518, %r526;
	mov.f32 	%f351, %f354;
	@%p56 bra 	BB0_92;

	setp.eq.f32	%p57, %f82, 0f7F800000;
	@%p57 bra 	BB0_91;
	bra.uni 	BB0_83;

BB0_91:
	mov.f32 	%f255, 0f00000000;
	mul.rn.f32 	%f351, %f80, %f255;
	mov.u32 	%r518, %r526;
	bra.uni 	BB0_92;

BB0_83:
	mov.b32 	 %r114, %f80;
	shr.u32 	%r115, %r114, 23;
	shl.b32 	%r369, %r114, 8;
	or.b32  	%r116, %r369, -2147483648;
	mov.u32 	%r512, 0;
	mov.u64 	%rd174, __cudart_i2opi_f;
	mov.u32 	%r511, -6;
	mov.u64 	%rd175, %rd43;

BB0_84:
	.pragma "nounroll";
	ld.const.u32 	%r372, [%rd174];
	// inline asm
	{
	mad.lo.cc.u32   %r370, %r372, %r116, %r512;
	madc.hi.u32     %r512, %r372, %r116,  0;
	}
	// inline asm
	st.local.u32 	[%rd175], %r370;
	add.s64 	%rd175, %rd175, 4;
	add.s64 	%rd174, %rd174, 4;
	add.s32 	%r511, %r511, 1;
	setp.ne.s32	%p58, %r511, 0;
	@%p58 bra 	BB0_84;

	and.b32  	%r375, %r115, 255;
	add.s32 	%r376, %r375, -128;
	shr.u32 	%r377, %r376, 5;
	and.b32  	%r121, %r114, -2147483648;
	st.local.u32 	[%rd43+24], %r512;
	mov.u32 	%r378, 6;
	sub.s32 	%r379, %r378, %r377;
	mul.wide.s32 	%rd127, %r379, 4;
	add.s64 	%rd48, %rd43, %rd127;
	ld.local.u32 	%r514, [%rd48];
	ld.local.u32 	%r513, [%rd48+-4];
	and.b32  	%r124, %r115, 31;
	setp.eq.s32	%p59, %r124, 0;
	@%p59 bra 	BB0_87;

	mov.u32 	%r380, 32;
	sub.s32 	%r381, %r380, %r124;
	shr.u32 	%r382, %r513, %r381;
	shl.b32 	%r383, %r514, %r124;
	add.s32 	%r514, %r382, %r383;
	ld.local.u32 	%r384, [%rd48+-8];
	shr.u32 	%r385, %r384, %r381;
	shl.b32 	%r386, %r513, %r124;
	add.s32 	%r513, %r385, %r386;

BB0_87:
	shr.u32 	%r387, %r513, 30;
	shl.b32 	%r388, %r514, 2;
	add.s32 	%r516, %r388, %r387;
	shl.b32 	%r130, %r513, 2;
	shr.u32 	%r389, %r516, 31;
	shr.u32 	%r390, %r514, 30;
	add.s32 	%r131, %r389, %r390;
	setp.eq.s32	%p60, %r389, 0;
	@%p60 bra 	BB0_88;

	not.b32 	%r391, %r516;
	neg.s32 	%r515, %r130;
	setp.eq.s32	%p61, %r130, 0;
	selp.u32	%r392, 1, 0, %p61;
	add.s32 	%r516, %r392, %r391;
	xor.b32  	%r517, %r121, -2147483648;
	bra.uni 	BB0_90;

BB0_88:
	mov.u32 	%r515, %r130;
	mov.u32 	%r517, %r121;

BB0_90:
	cvt.u64.u32	%rd128, %r516;
	cvt.u64.u32	%rd129, %r515;
	bfi.b64 	%rd130, %rd128, %rd129, 32, 32;
	cvt.rn.f64.s64	%fd9, %rd130;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f253, %fd10;
	neg.f32 	%f254, %f253;
	setp.eq.s32	%p62, %r517, 0;
	selp.f32	%f351, %f253, %f254, %p62;
	setp.eq.s32	%p63, %r121, 0;
	neg.s32 	%r393, %r131;
	selp.b32	%r518, %r131, %r393, %p63;

BB0_92:
	add.s32 	%r140, %r518, 1;
	and.b32  	%r141, %r140, 1;
	setp.eq.s32	%p64, %r141, 0;
	selp.f32	%f86, %f351, 0f3F800000, %p64;
	mul.rn.f32 	%f87, %f351, %f351;
	mov.f32 	%f257, 0f00000000;
	fma.rn.f32 	%f88, %f87, %f86, %f257;
	mov.f32 	%f352, 0fB94D4153;
	@%p64 bra 	BB0_94;

	mov.f32 	%f258, 0fBAB607ED;
	mov.f32 	%f259, 0f37CBAC00;
	fma.rn.f32 	%f352, %f259, %f87, %f258;

BB0_94:
	selp.f32	%f260, 0f3C0885E4, 0f3D2AAABB, %p64;
	fma.rn.f32 	%f261, %f352, %f87, %f260;
	selp.f32	%f262, 0fBE2AAAA8, 0fBEFFFFFF, %p64;
	fma.rn.f32 	%f263, %f261, %f87, %f262;
	fma.rn.f32 	%f353, %f263, %f88, %f86;
	and.b32  	%r394, %r140, 2;
	setp.eq.s32	%p66, %r394, 0;
	@%p66 bra 	BB0_96;

	mov.f32 	%f265, 0fBF800000;
	fma.rn.f32 	%f353, %f353, %f265, %f257;

BB0_96:
	add.f32 	%f266, %f353, 0fBF800000;
	mul.f32 	%f267, %f1, %f266;
	div.rn.f32 	%f268, %f267, %f78;
	sub.f32 	%f349, %f349, %f268;
	@%p56 bra 	BB0_107;

	setp.eq.f32	%p68, %f82, 0f7F800000;
	@%p68 bra 	BB0_106;
	bra.uni 	BB0_98;

BB0_106:
	mul.rn.f32 	%f354, %f80, %f257;
	bra.uni 	BB0_107;

BB0_98:
	mov.b32 	 %r142, %f80;
	shr.u32 	%r143, %r142, 23;
	shl.b32 	%r397, %r142, 8;
	or.b32  	%r144, %r397, -2147483648;
	mov.u32 	%r520, 0;
	mov.u64 	%rd176, __cudart_i2opi_f;
	mov.u32 	%r519, -6;
	mov.u64 	%rd177, %rd43;

BB0_99:
	.pragma "nounroll";
	ld.const.u32 	%r400, [%rd176];
	// inline asm
	{
	mad.lo.cc.u32   %r398, %r400, %r144, %r520;
	madc.hi.u32     %r520, %r400, %r144,  0;
	}
	// inline asm
	st.local.u32 	[%rd177], %r398;
	add.s64 	%rd177, %rd177, 4;
	add.s64 	%rd176, %rd176, 4;
	add.s32 	%r519, %r519, 1;
	setp.ne.s32	%p69, %r519, 0;
	@%p69 bra 	BB0_99;

	and.b32  	%r403, %r143, 255;
	add.s32 	%r404, %r403, -128;
	shr.u32 	%r405, %r404, 5;
	and.b32  	%r149, %r142, -2147483648;
	st.local.u32 	[%rd43+24], %r520;
	mov.u32 	%r406, 6;
	sub.s32 	%r407, %r406, %r405;
	mul.wide.s32 	%rd132, %r407, 4;
	add.s64 	%rd53, %rd43, %rd132;
	ld.local.u32 	%r522, [%rd53];
	ld.local.u32 	%r521, [%rd53+-4];
	and.b32  	%r152, %r143, 31;
	setp.eq.s32	%p70, %r152, 0;
	@%p70 bra 	BB0_102;

	mov.u32 	%r408, 32;
	sub.s32 	%r409, %r408, %r152;
	shr.u32 	%r410, %r521, %r409;
	shl.b32 	%r411, %r522, %r152;
	add.s32 	%r522, %r410, %r411;
	ld.local.u32 	%r412, [%rd53+-8];
	shr.u32 	%r413, %r412, %r409;
	shl.b32 	%r414, %r521, %r152;
	add.s32 	%r521, %r413, %r414;

BB0_102:
	shr.u32 	%r415, %r521, 30;
	shl.b32 	%r416, %r522, 2;
	add.s32 	%r524, %r416, %r415;
	shl.b32 	%r158, %r521, 2;
	shr.u32 	%r417, %r524, 31;
	shr.u32 	%r418, %r522, 30;
	add.s32 	%r159, %r417, %r418;
	setp.eq.s32	%p71, %r417, 0;
	@%p71 bra 	BB0_103;

	not.b32 	%r419, %r524;
	neg.s32 	%r523, %r158;
	setp.eq.s32	%p72, %r158, 0;
	selp.u32	%r420, 1, 0, %p72;
	add.s32 	%r524, %r420, %r419;
	xor.b32  	%r525, %r149, -2147483648;
	bra.uni 	BB0_105;

BB0_103:
	mov.u32 	%r523, %r158;
	mov.u32 	%r525, %r149;

BB0_105:
	cvt.u64.u32	%rd133, %r524;
	cvt.u64.u32	%rd134, %r523;
	bfi.b64 	%rd135, %rd133, %rd134, 32, 32;
	cvt.rn.f64.s64	%fd11, %rd135;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f269, %fd12;
	neg.f32 	%f270, %f269;
	setp.eq.s32	%p73, %r525, 0;
	selp.f32	%f354, %f269, %f270, %p73;
	setp.eq.s32	%p74, %r149, 0;
	neg.s32 	%r421, %r159;
	selp.b32	%r526, %r159, %r421, %p74;

BB0_107:
	and.b32  	%r168, %r526, 1;
	setp.eq.s32	%p75, %r168, 0;
	selp.f32	%f98, %f354, 0f3F800000, %p75;
	mul.rn.f32 	%f99, %f354, %f354;
	fma.rn.f32 	%f100, %f99, %f98, %f257;
	mov.f32 	%f355, 0fB94D4153;
	@%p75 bra 	BB0_109;

	mov.f32 	%f274, 0fBAB607ED;
	mov.f32 	%f275, 0f37CBAC00;
	fma.rn.f32 	%f355, %f275, %f99, %f274;

BB0_109:
	selp.f32	%f276, 0f3C0885E4, 0f3D2AAABB, %p75;
	fma.rn.f32 	%f277, %f355, %f99, %f276;
	selp.f32	%f278, 0fBE2AAAA8, 0fBEFFFFFF, %p75;
	fma.rn.f32 	%f279, %f277, %f99, %f278;
	fma.rn.f32 	%f356, %f279, %f100, %f98;
	and.b32  	%r422, %r526, 2;
	setp.eq.s32	%p77, %r422, 0;
	@%p77 bra 	BB0_111;

	mov.f32 	%f281, 0fBF800000;
	fma.rn.f32 	%f356, %f356, %f281, %f257;

BB0_111:
	mul.f32 	%f282, %f1, %f356;
	div.rn.f32 	%f283, %f282, %f78;
	sub.f32 	%f358, %f350, %f283;

BB0_113:
	sub.f32 	%f284, %f75, %f40;
	sub.f32 	%f285, %f76, %f41;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f284, %f284, %f286;
	sub.f32 	%f288, %f77, %f42;
	fma.rn.f32 	%f289, %f288, %f288, %f287;
	sqrt.rn.f32 	%f110, %f289;
	mul.f32 	%f111, %f110, %f144;
	neg.f32 	%f112, %f111;
	setp.eq.f32	%p78, %f110, 0f00000000;
	@%p78 bra 	BB0_145;
	bra.uni 	BB0_114;

BB0_145:
	mul.f32 	%f328, %f1, %f144;
	sub.f32 	%f366, %f358, %f328;
	bra.uni 	BB0_146;

BB0_114:
	add.u64 	%rd54, %SPL, 0;
	mul.f32 	%f290, %f111, 0fBF22F983;
	cvt.rni.s32.f32	%r542, %f290;
	cvt.rn.f32.s32	%f291, %r542;
	mov.f32 	%f292, 0fBFC90FDA;
	fma.rn.f32 	%f293, %f291, %f292, %f112;
	mov.f32 	%f294, 0fB3A22168;
	fma.rn.f32 	%f295, %f291, %f294, %f293;
	mov.f32 	%f296, 0fA7C234C5;
	fma.rn.f32 	%f362, %f291, %f296, %f295;
	abs.f32 	%f114, %f112;
	add.s64 	%rd55, %rd54, 24;
	setp.leu.f32	%p79, %f114, 0f47CE4780;
	mov.u32 	%r534, %r542;
	mov.f32 	%f359, %f362;
	@%p79 bra 	BB0_125;

	setp.eq.f32	%p80, %f114, 0f7F800000;
	@%p80 bra 	BB0_124;
	bra.uni 	BB0_116;

BB0_124:
	mov.f32 	%f299, 0f00000000;
	mul.rn.f32 	%f359, %f112, %f299;
	mov.u32 	%r534, %r542;
	bra.uni 	BB0_125;

BB0_116:
	mov.b32 	 %r170, %f112;
	shr.u32 	%r171, %r170, 23;
	shl.b32 	%r425, %r170, 8;
	or.b32  	%r172, %r425, -2147483648;
	mov.u32 	%r528, 0;
	mov.u64 	%rd178, __cudart_i2opi_f;
	mov.u32 	%r527, -6;
	mov.u64 	%rd179, %rd54;

BB0_117:
	.pragma "nounroll";
	ld.const.u32 	%r428, [%rd178];
	// inline asm
	{
	mad.lo.cc.u32   %r426, %r428, %r172, %r528;
	madc.hi.u32     %r528, %r428, %r172,  0;
	}
	// inline asm
	st.local.u32 	[%rd179], %r426;
	add.s64 	%rd179, %rd179, 4;
	add.s64 	%rd178, %rd178, 4;
	add.s32 	%r527, %r527, 1;
	setp.ne.s32	%p81, %r527, 0;
	@%p81 bra 	BB0_117;

	and.b32  	%r431, %r171, 255;
	add.s32 	%r432, %r431, -128;
	shr.u32 	%r433, %r432, 5;
	and.b32  	%r177, %r170, -2147483648;
	st.local.u32 	[%rd55], %r528;
	mov.u32 	%r434, 6;
	sub.s32 	%r435, %r434, %r433;
	mul.wide.s32 	%rd138, %r435, 4;
	add.s64 	%rd60, %rd54, %rd138;
	ld.local.u32 	%r530, [%rd60];
	ld.local.u32 	%r529, [%rd60+-4];
	and.b32  	%r180, %r171, 31;
	setp.eq.s32	%p82, %r180, 0;
	@%p82 bra 	BB0_120;

	mov.u32 	%r436, 32;
	sub.s32 	%r437, %r436, %r180;
	shr.u32 	%r438, %r529, %r437;
	shl.b32 	%r439, %r530, %r180;
	add.s32 	%r530, %r438, %r439;
	ld.local.u32 	%r440, [%rd60+-8];
	shr.u32 	%r441, %r440, %r437;
	shl.b32 	%r442, %r529, %r180;
	add.s32 	%r529, %r441, %r442;

BB0_120:
	shr.u32 	%r443, %r529, 30;
	shl.b32 	%r444, %r530, 2;
	add.s32 	%r532, %r444, %r443;
	shl.b32 	%r186, %r529, 2;
	shr.u32 	%r445, %r532, 31;
	shr.u32 	%r446, %r530, 30;
	add.s32 	%r187, %r445, %r446;
	setp.eq.s32	%p83, %r445, 0;
	@%p83 bra 	BB0_121;

	not.b32 	%r447, %r532;
	neg.s32 	%r531, %r186;
	setp.eq.s32	%p84, %r186, 0;
	selp.u32	%r448, 1, 0, %p84;
	add.s32 	%r532, %r448, %r447;
	xor.b32  	%r533, %r177, -2147483648;
	bra.uni 	BB0_123;

BB0_121:
	mov.u32 	%r531, %r186;
	mov.u32 	%r533, %r177;

BB0_123:
	cvt.u64.u32	%rd139, %r532;
	cvt.u64.u32	%rd140, %r531;
	bfi.b64 	%rd141, %rd139, %rd140, 32, 32;
	cvt.rn.f64.s64	%fd13, %rd141;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f297, %fd14;
	neg.f32 	%f298, %f297;
	setp.eq.s32	%p85, %r533, 0;
	selp.f32	%f359, %f297, %f298, %p85;
	setp.eq.s32	%p86, %r177, 0;
	neg.s32 	%r449, %r187;
	selp.b32	%r534, %r187, %r449, %p86;

BB0_125:
	add.s32 	%r196, %r534, 1;
	and.b32  	%r197, %r196, 1;
	setp.eq.s32	%p87, %r197, 0;
	selp.f32	%f118, %f359, 0f3F800000, %p87;
	mul.rn.f32 	%f119, %f359, %f359;
	mov.f32 	%f301, 0f00000000;
	fma.rn.f32 	%f120, %f119, %f118, %f301;
	mov.f32 	%f360, 0fB94D4153;
	@%p87 bra 	BB0_127;

	mov.f32 	%f302, 0fBAB607ED;
	mov.f32 	%f303, 0f37CBAC00;
	fma.rn.f32 	%f360, %f303, %f119, %f302;

BB0_127:
	selp.f32	%f304, 0f3C0885E4, 0f3D2AAABB, %p87;
	fma.rn.f32 	%f305, %f360, %f119, %f304;
	selp.f32	%f306, 0fBE2AAAA8, 0fBEFFFFFF, %p87;
	fma.rn.f32 	%f307, %f305, %f119, %f306;
	fma.rn.f32 	%f361, %f307, %f120, %f118;
	and.b32  	%r450, %r196, 2;
	setp.eq.s32	%p89, %r450, 0;
	@%p89 bra 	BB0_129;

	mov.f32 	%f309, 0fBF800000;
	fma.rn.f32 	%f361, %f361, %f309, %f301;

BB0_129:
	add.f32 	%f310, %f361, 0fBF800000;
	mul.f32 	%f311, %f1, %f310;
	div.rn.f32 	%f312, %f311, %f110;
	add.f32 	%f349, %f349, %f312;
	@%p79 bra 	BB0_140;

	setp.eq.f32	%p91, %f114, 0f7F800000;
	@%p91 bra 	BB0_139;
	bra.uni 	BB0_131;

BB0_139:
	mul.rn.f32 	%f362, %f112, %f301;
	bra.uni 	BB0_140;

BB0_131:
	mov.b32 	 %r198, %f112;
	shr.u32 	%r199, %r198, 23;
	shl.b32 	%r453, %r198, 8;
	or.b32  	%r200, %r453, -2147483648;
	mov.u32 	%r536, 0;
	mov.u64 	%rd180, __cudart_i2opi_f;
	mov.u32 	%r535, -6;
	mov.u64 	%rd181, %rd54;

BB0_132:
	.pragma "nounroll";
	ld.const.u32 	%r456, [%rd180];
	// inline asm
	{
	mad.lo.cc.u32   %r454, %r456, %r200, %r536;
	madc.hi.u32     %r536, %r456, %r200,  0;
	}
	// inline asm
	st.local.u32 	[%rd181], %r454;
	add.s64 	%rd181, %rd181, 4;
	add.s64 	%rd180, %rd180, 4;
	add.s32 	%r535, %r535, 1;
	setp.ne.s32	%p92, %r535, 0;
	@%p92 bra 	BB0_132;

	and.b32  	%r459, %r199, 255;
	add.s32 	%r460, %r459, -128;
	shr.u32 	%r461, %r460, 5;
	and.b32  	%r205, %r198, -2147483648;
	st.local.u32 	[%rd55], %r536;
	mov.u32 	%r462, 6;
	sub.s32 	%r463, %r462, %r461;
	mul.wide.s32 	%rd143, %r463, 4;
	add.s64 	%rd65, %rd54, %rd143;
	ld.local.u32 	%r538, [%rd65];
	ld.local.u32 	%r537, [%rd65+-4];
	and.b32  	%r208, %r199, 31;
	setp.eq.s32	%p93, %r208, 0;
	@%p93 bra 	BB0_135;

	mov.u32 	%r464, 32;
	sub.s32 	%r465, %r464, %r208;
	shr.u32 	%r466, %r537, %r465;
	shl.b32 	%r467, %r538, %r208;
	add.s32 	%r538, %r466, %r467;
	ld.local.u32 	%r468, [%rd65+-8];
	shr.u32 	%r469, %r468, %r465;
	shl.b32 	%r470, %r537, %r208;
	add.s32 	%r537, %r469, %r470;

BB0_135:
	shr.u32 	%r471, %r537, 30;
	shl.b32 	%r472, %r538, 2;
	add.s32 	%r540, %r472, %r471;
	shl.b32 	%r214, %r537, 2;
	shr.u32 	%r473, %r540, 31;
	shr.u32 	%r474, %r538, 30;
	add.s32 	%r215, %r473, %r474;
	setp.eq.s32	%p94, %r473, 0;
	@%p94 bra 	BB0_136;

	not.b32 	%r475, %r540;
	neg.s32 	%r539, %r214;
	setp.eq.s32	%p95, %r214, 0;
	selp.u32	%r476, 1, 0, %p95;
	add.s32 	%r540, %r476, %r475;
	xor.b32  	%r541, %r205, -2147483648;
	bra.uni 	BB0_138;

BB0_136:
	mov.u32 	%r539, %r214;
	mov.u32 	%r541, %r205;

BB0_138:
	cvt.u64.u32	%rd144, %r540;
	cvt.u64.u32	%rd145, %r539;
	bfi.b64 	%rd146, %rd144, %rd145, 32, 32;
	cvt.rn.f64.s64	%fd15, %rd146;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f313, %fd16;
	neg.f32 	%f314, %f313;
	setp.eq.s32	%p96, %r541, 0;
	selp.f32	%f362, %f313, %f314, %p96;
	setp.eq.s32	%p97, %r205, 0;
	neg.s32 	%r477, %r215;
	selp.b32	%r542, %r215, %r477, %p97;

BB0_140:
	and.b32  	%r224, %r542, 1;
	setp.eq.s32	%p98, %r224, 0;
	selp.f32	%f130, %f362, 0f3F800000, %p98;
	mul.rn.f32 	%f131, %f362, %f362;
	fma.rn.f32 	%f132, %f131, %f130, %f301;
	mov.f32 	%f363, 0fB94D4153;
	@%p98 bra 	BB0_142;

	mov.f32 	%f318, 0fBAB607ED;
	mov.f32 	%f319, 0f37CBAC00;
	fma.rn.f32 	%f363, %f319, %f131, %f318;

BB0_142:
	selp.f32	%f320, 0f3C0885E4, 0f3D2AAABB, %p98;
	fma.rn.f32 	%f321, %f363, %f131, %f320;
	selp.f32	%f322, 0fBE2AAAA8, 0fBEFFFFFF, %p98;
	fma.rn.f32 	%f323, %f321, %f131, %f322;
	fma.rn.f32 	%f364, %f323, %f132, %f130;
	and.b32  	%r478, %r542, 2;
	setp.eq.s32	%p100, %r478, 0;
	@%p100 bra 	BB0_144;

	mov.f32 	%f325, 0fBF800000;
	fma.rn.f32 	%f364, %f364, %f325, %f301;

BB0_144:
	mul.f32 	%f326, %f1, %f364;
	div.rn.f32 	%f327, %f326, %f110;
	add.f32 	%f366, %f358, %f327;

BB0_146:
	cvta.to.global.u64 	%rd147, %rd71;
	shl.b64 	%rd148, %rd12, 2;
	add.s64 	%rd149, %rd147, %rd148;
	ld.global.f32 	%f329, [%rd149];
	shl.b64 	%rd150, %rd8, 2;
	add.s64 	%rd151, %rd147, %rd150;
	ld.global.f32 	%f330, [%rd151];
	mul.f32 	%f331, %f330, %f329;
	div.rn.f32 	%f332, %f331, %f145;
	cvt.s64.s32	%rd152, %r226;
	sub.s64 	%rd153, %rd8, %rd152;
	cvt.s64.s32	%rd154, %r227;
	sub.s64 	%rd155, %rd12, %rd154;
	mul.f32 	%f142, %f349, %f332;
	cvt.s64.s32	%rd156, %r228;
	mul.lo.s64 	%rd157, %rd153, %rd156;
	add.s64 	%rd158, %rd155, %rd157;
	cvta.to.global.u64 	%rd159, %rd68;
	shl.b64 	%rd160, %rd158, 2;
	add.s64 	%rd66, %rd159, %rd160;
	mul.f32 	%f143, %f366, %f332;
	cvta.to.global.u64 	%rd161, %rd69;
	add.s64 	%rd67, %rd161, %rd160;
	setp.eq.s32	%p101, %r225, 1;
	@%p101 bra 	BB0_148;
	bra.uni 	BB0_147;

BB0_148:
	st.global.f32 	[%rd66], %f142;
	st.global.f32 	[%rd67], %f143;
	bra.uni 	BB0_149;

BB0_147:
	atom.global.add.f32 	%f333, [%rd66], %f142;
	atom.global.add.f32 	%f334, [%rd67], %f143;

BB0_149:
	ret;
}

	// .globl	_Z8solveZEdPdS_PKdS1_diS1_diiiii
.visible .entry _Z8solveZEdPdS_PKdS1_diS1_diiiii(
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_0,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_1,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_2,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3,
	.param .f64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5,
	.param .u64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_6,
	.param .f64 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_7,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_8,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_9,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_10,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_11,
	.param .u32 _Z8solveZEdPdS_PKdS1_diS1_diiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<54>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<129>;
	.reg .f64 	%fd<469>;
	.reg .b64 	%rd<146>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_2];
	ld.param.u64 	%rd39, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3];
	ld.param.f64 	%fd146, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r33, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	ld.param.u32 	%r34, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.u32 	%r37, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_9];
	ld.param.u32 	%r35, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r38, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_11];
	cvta.to.global.u64 	%rd1, %rd39;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %ntid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r42, %r34, %r33, %r41;
	mad.lo.s32 	%r43, %r39, %r40, %r42;
	cvt.u64.u32	%rd10, %r43;
	mov.u32 	%r44, %ctaid.y;
	mov.u32 	%r45, %ntid.y;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r35, %r33, %r46;
	mad.lo.s32 	%r48, %r44, %r45, %r47;
	cvt.u64.u32	%rd11, %r48;
	mul.lo.s32 	%r49, %r37, %r33;
	cvt.s64.s32	%rd48, %r49;
	mul.lo.s32 	%r50, %r38, %r33;
	cvt.s64.s32	%rd49, %r50;
	setp.ge.u64	%p1, %rd11, %rd49;
	setp.ge.u64	%p2, %rd10, %rd48;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_101;

	cvt.s64.s32	%rd12, %r33;
	and.b64  	%rd50, %rd12, -4294967296;
	setp.eq.s64	%p4, %rd50, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd142, %rd10, %rd12;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r51, %rd12;
	cvt.u32.u64	%r52, %rd10;
	div.u32 	%r53, %r52, %r51;
	cvt.u64.u32	%rd142, %r53;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd142;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd16, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd143, %rd11, %rd12;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r54, %rd12;
	cvt.u32.u64	%r55, %rd11;
	div.u32 	%r56, %r55, %r54;
	cvt.u64.u32	%rd143, %r56;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd143;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd20, %f4;
	setp.gt.u64	%p6, %rd16, %rd20;
	@%p6 bra 	BB1_101;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd144, %rd10, %rd12;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r57, %rd12;
	cvt.u32.u64	%r58, %rd10;
	rem.u32 	%r59, %r58, %r57;
	cvt.u64.u32	%rd144, %r59;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd145, %rd11, %rd12;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r60, %rd12;
	cvt.u32.u64	%r61, %rd11;
	rem.u32 	%r62, %r61, %r60;
	cvt.u64.u32	%rd145, %r62;

BB1_14:
	mul.lo.s64 	%rd54, %rd144, %rd12;
	add.s64 	%rd55, %rd54, %rd145;
	cvta.to.global.u64 	%rd56, %rd37;
	shl.b64 	%rd57, %rd55, 3;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f64 	%fd1, [%rd58];
	mul.lo.s64 	%rd59, %rd12, 6;
	mul.lo.s64 	%rd27, %rd59, %rd16;
	mul.lo.s64 	%rd28, %rd59, %rd20;
	mul.lo.s64 	%rd60, %rd145, 3;
	add.s64 	%rd61, %rd60, %rd27;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd29, %rd1, %rd62;
	mul.lo.s64 	%rd63, %rd144, 3;
	add.s64 	%rd64, %rd63, %rd28;
	shl.b64 	%rd65, %rd64, 3;
	add.s64 	%rd30, %rd1, %rd65;
	ld.global.f64 	%fd148, [%rd29];
	ld.global.f64 	%fd433, [%rd30];
	sub.f64 	%fd149, %fd433, %fd148;
	ld.global.f64 	%fd150, [%rd29+8];
	ld.global.f64 	%fd432, [%rd30+8];
	sub.f64 	%fd151, %fd432, %fd150;
	mul.f64 	%fd152, %fd151, %fd151;
	fma.rn.f64 	%fd153, %fd149, %fd149, %fd152;
	ld.global.f64 	%fd154, [%rd29+16];
	ld.global.f64 	%fd431, [%rd30+16];
	sub.f64 	%fd155, %fd431, %fd154;
	fma.rn.f64 	%fd156, %fd155, %fd155, %fd153;
	sqrt.rn.f64 	%fd5, %fd156;
	mul.f64 	%fd157, %fd5, %fd146;
	neg.f64 	%fd427, %fd157;
	setp.eq.f64	%p9, %fd5, 0d0000000000000000;
	@%p9 bra 	BB1_34;
	bra.uni 	BB1_15;

BB1_34:
	ld.param.f64 	%fd422, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	mul.f64 	%fd212, %fd1, %fd422;
	mov.f64 	%fd444, 0d0000000000000000;
	sub.f64 	%fd435, %fd444, %fd212;
	bra.uni 	BB1_35;

BB1_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd427;
	}
	and.b32  	%r1, %r63, 2147483647;
	setp.ne.s32	%p10, %r1, 2146435072;
	mov.f64 	%fd423, %fd427;
	@%p10 bra 	BB1_18;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd427;
	}
	setp.ne.s32	%p11, %r64, 0;
	mov.f64 	%fd423, %fd427;
	@%p11 bra 	BB1_18;

	mov.f64 	%fd158, 0d0000000000000000;
	mul.rn.f64 	%fd423, %fd427, %fd158;

BB1_18:
	mul.f64 	%fd159, %fd423, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r121, %fd159;
	st.local.u32 	[%rd2], %r121;
	cvt.rn.f64.s32	%fd160, %r121;
	neg.f64 	%fd161, %fd160;
	mov.f64 	%fd162, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd163, %fd161, %fd162, %fd423;
	mov.f64 	%fd164, 0d3C91A62633145C00;
	fma.rn.f64 	%fd165, %fd161, %fd164, %fd163;
	mov.f64 	%fd166, 0d397B839A252049C0;
	fma.rn.f64 	%fd424, %fd161, %fd166, %fd165;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd423;
	}
	and.b32  	%r66, %r65, 2145386496;
	setp.lt.u32	%p12, %r66, 1105199104;
	@%p12 bra 	BB1_20;

	add.u64 	%rd137, %SP, 0;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd423;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd137;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd424, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r121, [%rd2];

BB1_20:
	add.s32 	%r5, %r121, 1;
	and.b32  	%r67, %r5, 1;
	shl.b32 	%r68, %r67, 3;
	setp.eq.s32	%p13, %r67, 0;
	selp.f64	%fd167, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p13;
	mul.wide.u32 	%rd67, %r68, 8;
	mov.u64 	%rd68, __cudart_sin_cos_coeffs;
	add.s64 	%rd69, %rd67, %rd68;
	ld.const.f64 	%fd168, [%rd69+8];
	mul.rn.f64 	%fd12, %fd424, %fd424;
	fma.rn.f64 	%fd169, %fd167, %fd12, %fd168;
	ld.const.f64 	%fd170, [%rd69+16];
	fma.rn.f64 	%fd171, %fd169, %fd12, %fd170;
	ld.const.f64 	%fd172, [%rd69+24];
	fma.rn.f64 	%fd173, %fd171, %fd12, %fd172;
	ld.const.f64 	%fd174, [%rd69+32];
	fma.rn.f64 	%fd175, %fd173, %fd12, %fd174;
	ld.const.f64 	%fd176, [%rd69+40];
	fma.rn.f64 	%fd177, %fd175, %fd12, %fd176;
	ld.const.f64 	%fd178, [%rd69+48];
	fma.rn.f64 	%fd13, %fd177, %fd12, %fd178;
	fma.rn.f64 	%fd425, %fd13, %fd424, %fd424;
	@%p13 bra 	BB1_22;

	mov.f64 	%fd179, 0d3FF0000000000000;
	fma.rn.f64 	%fd425, %fd13, %fd12, %fd179;

BB1_22:
	and.b32  	%r69, %r5, 2;
	setp.eq.s32	%p14, %r69, 0;
	@%p14 bra 	BB1_24;

	mov.f64 	%fd180, 0d0000000000000000;
	mov.f64 	%fd181, 0dBFF0000000000000;
	fma.rn.f64 	%fd425, %fd425, %fd181, %fd180;

BB1_24:
	@%p10 bra 	BB1_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd427;
	}
	setp.ne.s32	%p16, %r70, 0;
	@%p16 bra 	BB1_27;

	mov.f64 	%fd182, 0d0000000000000000;
	mul.rn.f64 	%fd427, %fd427, %fd182;

BB1_27:
	mov.f64 	%fd411, 0d397B839A252049C0;
	mov.f64 	%fd410, 0d3C91A62633145C00;
	mov.f64 	%fd409, 0d3FF921FB54442D18;
	mul.f64 	%fd183, %fd427, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r122, %fd183;
	st.local.u32 	[%rd2], %r122;
	cvt.rn.f64.s32	%fd184, %r122;
	neg.f64 	%fd185, %fd184;
	fma.rn.f64 	%fd187, %fd185, %fd409, %fd427;
	fma.rn.f64 	%fd189, %fd185, %fd410, %fd187;
	fma.rn.f64 	%fd428, %fd185, %fd411, %fd189;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd427;
	}
	and.b32  	%r72, %r71, 2145386496;
	setp.lt.u32	%p17, %r72, 1105199104;
	@%p17 bra 	BB1_29;

	add.u64 	%rd136, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd427;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd136;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd428, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r122, [%rd2];

BB1_29:
	mov.u64 	%rd121, __cudart_sin_cos_coeffs;
	and.b32  	%r73, %r122, 1;
	shl.b32 	%r74, %r73, 3;
	setp.eq.s32	%p18, %r73, 0;
	selp.f64	%fd191, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p18;
	mul.wide.u32 	%rd71, %r74, 8;
	add.s64 	%rd73, %rd71, %rd121;
	ld.const.f64 	%fd192, [%rd73+8];
	mul.rn.f64 	%fd24, %fd428, %fd428;
	fma.rn.f64 	%fd193, %fd191, %fd24, %fd192;
	ld.const.f64 	%fd194, [%rd73+16];
	fma.rn.f64 	%fd195, %fd193, %fd24, %fd194;
	ld.const.f64 	%fd196, [%rd73+24];
	fma.rn.f64 	%fd197, %fd195, %fd24, %fd196;
	ld.const.f64 	%fd198, [%rd73+32];
	fma.rn.f64 	%fd199, %fd197, %fd24, %fd198;
	ld.const.f64 	%fd200, [%rd73+40];
	fma.rn.f64 	%fd201, %fd199, %fd24, %fd200;
	ld.const.f64 	%fd202, [%rd73+48];
	fma.rn.f64 	%fd25, %fd201, %fd24, %fd202;
	fma.rn.f64 	%fd429, %fd25, %fd428, %fd428;
	@%p18 bra 	BB1_31;

	mov.f64 	%fd203, 0d3FF0000000000000;
	fma.rn.f64 	%fd429, %fd25, %fd24, %fd203;

BB1_31:
	and.b32  	%r75, %r122, 2;
	setp.eq.s32	%p19, %r75, 0;
	@%p19 bra 	BB1_33;

	mov.f64 	%fd204, 0d0000000000000000;
	mov.f64 	%fd205, 0dBFF0000000000000;
	fma.rn.f64 	%fd429, %fd429, %fd205, %fd204;

BB1_33:
	mul.f64 	%fd206, %fd1, %fd429;
	div.rn.f64 	%fd207, %fd206, %fd5;
	add.f64 	%fd435, %fd207, 0d0000000000000000;
	ld.global.f64 	%fd433, [%rd30];
	ld.global.f64 	%fd432, [%rd30+8];
	ld.global.f64 	%fd431, [%rd30+16];
	add.f64 	%fd208, %fd425, 0dBFF0000000000000;
	mul.f64 	%fd209, %fd1, %fd208;
	div.rn.f64 	%fd210, %fd209, %fd5;
	add.f64 	%fd444, %fd210, 0d0000000000000000;

BB1_35:
	ld.param.f64 	%fd420, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r119, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd138, %r119;
	ld.param.u64 	%rd127, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd126, %rd127;
	add.s64 	%rd74, %rd145, %rd138;
	mul.lo.s64 	%rd75, %rd74, 3;
	add.s64 	%rd76, %rd75, %rd27;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd31, %rd126, %rd77;
	ld.global.f64 	%fd213, [%rd31];
	sub.f64 	%fd214, %fd433, %fd213;
	ld.global.f64 	%fd215, [%rd31+8];
	sub.f64 	%fd216, %fd432, %fd215;
	mul.f64 	%fd217, %fd216, %fd216;
	fma.rn.f64 	%fd218, %fd214, %fd214, %fd217;
	ld.global.f64 	%fd219, [%rd31+16];
	sub.f64 	%fd220, %fd431, %fd219;
	fma.rn.f64 	%fd221, %fd220, %fd220, %fd218;
	sqrt.rn.f64 	%fd42, %fd221;
	mul.f64 	%fd222, %fd42, %fd420;
	neg.f64 	%fd440, %fd222;
	setp.eq.f64	%p20, %fd42, 0d0000000000000000;
	@%p20 bra 	BB1_55;
	bra.uni 	BB1_36;

BB1_55:
	ld.param.f64 	%fd421, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	fma.rn.f64 	%fd445, %fd1, %fd421, %fd435;
	bra.uni 	BB1_56;

BB1_36:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd440;
	}
	and.b32  	%r9, %r76, 2147483647;
	setp.ne.s32	%p21, %r9, 2146435072;
	mov.f64 	%fd436, %fd440;
	@%p21 bra 	BB1_39;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd440;
	}
	setp.ne.s32	%p22, %r77, 0;
	mov.f64 	%fd436, %fd440;
	@%p22 bra 	BB1_39;

	mov.f64 	%fd223, 0d0000000000000000;
	mul.rn.f64 	%fd436, %fd440, %fd223;

BB1_39:
	mul.f64 	%fd224, %fd436, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r123, %fd224;
	st.local.u32 	[%rd2], %r123;
	cvt.rn.f64.s32	%fd225, %r123;
	neg.f64 	%fd226, %fd225;
	mov.f64 	%fd227, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd228, %fd226, %fd227, %fd436;
	mov.f64 	%fd229, 0d3C91A62633145C00;
	fma.rn.f64 	%fd230, %fd226, %fd229, %fd228;
	mov.f64 	%fd231, 0d397B839A252049C0;
	fma.rn.f64 	%fd437, %fd226, %fd231, %fd230;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd436;
	}
	and.b32  	%r79, %r78, 2145386496;
	setp.lt.u32	%p23, %r79, 1105199104;
	@%p23 bra 	BB1_41;

	add.u64 	%rd135, %SP, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd436;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd135;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd437, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r123, [%rd2];

BB1_41:
	add.s32 	%r13, %r123, 1;
	and.b32  	%r80, %r13, 1;
	shl.b32 	%r81, %r80, 3;
	setp.eq.s32	%p24, %r80, 0;
	selp.f64	%fd232, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p24;
	mul.wide.u32 	%rd79, %r81, 8;
	mov.u64 	%rd80, __cudart_sin_cos_coeffs;
	add.s64 	%rd81, %rd79, %rd80;
	ld.const.f64 	%fd233, [%rd81+8];
	mul.rn.f64 	%fd49, %fd437, %fd437;
	fma.rn.f64 	%fd234, %fd232, %fd49, %fd233;
	ld.const.f64 	%fd235, [%rd81+16];
	fma.rn.f64 	%fd236, %fd234, %fd49, %fd235;
	ld.const.f64 	%fd237, [%rd81+24];
	fma.rn.f64 	%fd238, %fd236, %fd49, %fd237;
	ld.const.f64 	%fd239, [%rd81+32];
	fma.rn.f64 	%fd240, %fd238, %fd49, %fd239;
	ld.const.f64 	%fd241, [%rd81+40];
	fma.rn.f64 	%fd242, %fd240, %fd49, %fd241;
	ld.const.f64 	%fd243, [%rd81+48];
	fma.rn.f64 	%fd50, %fd242, %fd49, %fd243;
	fma.rn.f64 	%fd438, %fd50, %fd437, %fd437;
	@%p24 bra 	BB1_43;

	mov.f64 	%fd244, 0d3FF0000000000000;
	fma.rn.f64 	%fd438, %fd50, %fd49, %fd244;

BB1_43:
	and.b32  	%r82, %r13, 2;
	setp.eq.s32	%p25, %r82, 0;
	@%p25 bra 	BB1_45;

	mov.f64 	%fd245, 0d0000000000000000;
	mov.f64 	%fd246, 0dBFF0000000000000;
	fma.rn.f64 	%fd438, %fd438, %fd246, %fd245;

BB1_45:
	add.f64 	%fd247, %fd438, 0dBFF0000000000000;
	mul.f64 	%fd248, %fd1, %fd247;
	div.rn.f64 	%fd249, %fd248, %fd42;
	sub.f64 	%fd444, %fd444, %fd249;
	@%p21 bra 	BB1_48;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd440;
	}
	setp.ne.s32	%p27, %r83, 0;
	@%p27 bra 	BB1_48;

	mov.f64 	%fd250, 0d0000000000000000;
	mul.rn.f64 	%fd440, %fd440, %fd250;

BB1_48:
	mov.f64 	%fd415, 0d397B839A252049C0;
	mov.f64 	%fd414, 0d3C91A62633145C00;
	mov.f64 	%fd413, 0d3FF921FB54442D18;
	mul.f64 	%fd251, %fd440, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r124, %fd251;
	st.local.u32 	[%rd2], %r124;
	cvt.rn.f64.s32	%fd252, %r124;
	neg.f64 	%fd253, %fd252;
	fma.rn.f64 	%fd255, %fd253, %fd413, %fd440;
	fma.rn.f64 	%fd257, %fd253, %fd414, %fd255;
	fma.rn.f64 	%fd441, %fd253, %fd415, %fd257;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd440;
	}
	and.b32  	%r85, %r84, 2145386496;
	setp.lt.u32	%p28, %r85, 1105199104;
	@%p28 bra 	BB1_50;

	add.u64 	%rd134, %SP, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd440;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd134;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd441, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r124, [%rd2];

BB1_50:
	mov.u64 	%rd141, __cudart_sin_cos_coeffs;
	and.b32  	%r86, %r124, 1;
	shl.b32 	%r87, %r86, 3;
	setp.eq.s32	%p29, %r86, 0;
	selp.f64	%fd259, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p29;
	mul.wide.u32 	%rd83, %r87, 8;
	add.s64 	%rd85, %rd83, %rd141;
	ld.const.f64 	%fd260, [%rd85+8];
	mul.rn.f64 	%fd62, %fd441, %fd441;
	fma.rn.f64 	%fd261, %fd259, %fd62, %fd260;
	ld.const.f64 	%fd262, [%rd85+16];
	fma.rn.f64 	%fd263, %fd261, %fd62, %fd262;
	ld.const.f64 	%fd264, [%rd85+24];
	fma.rn.f64 	%fd265, %fd263, %fd62, %fd264;
	ld.const.f64 	%fd266, [%rd85+32];
	fma.rn.f64 	%fd267, %fd265, %fd62, %fd266;
	ld.const.f64 	%fd268, [%rd85+40];
	fma.rn.f64 	%fd269, %fd267, %fd62, %fd268;
	ld.const.f64 	%fd270, [%rd85+48];
	fma.rn.f64 	%fd63, %fd269, %fd62, %fd270;
	fma.rn.f64 	%fd442, %fd63, %fd441, %fd441;
	@%p29 bra 	BB1_52;

	mov.f64 	%fd271, 0d3FF0000000000000;
	fma.rn.f64 	%fd442, %fd63, %fd62, %fd271;

BB1_52:
	and.b32  	%r88, %r124, 2;
	setp.eq.s32	%p30, %r88, 0;
	@%p30 bra 	BB1_54;

	mov.f64 	%fd272, 0d0000000000000000;
	mov.f64 	%fd273, 0dBFF0000000000000;
	fma.rn.f64 	%fd442, %fd442, %fd273, %fd272;

BB1_54:
	mul.f64 	%fd274, %fd1, %fd442;
	div.rn.f64 	%fd275, %fd274, %fd42;
	sub.f64 	%fd445, %fd435, %fd275;

BB1_56:
	ld.param.f64 	%fd416, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r120, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd139, %r120;
	ld.param.u64 	%rd129, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd128, %rd129;
	add.s64 	%rd86, %rd144, %rd139;
	mul.lo.s64 	%rd87, %rd86, 3;
	add.s64 	%rd88, %rd87, %rd28;
	shl.b64 	%rd89, %rd88, 3;
	add.s64 	%rd32, %rd128, %rd89;
	ld.global.f64 	%fd276, [%rd29];
	ld.global.f64 	%fd456, [%rd32];
	sub.f64 	%fd277, %fd456, %fd276;
	ld.global.f64 	%fd278, [%rd29+8];
	ld.global.f64 	%fd455, [%rd32+8];
	sub.f64 	%fd279, %fd455, %fd278;
	mul.f64 	%fd280, %fd279, %fd279;
	fma.rn.f64 	%fd281, %fd277, %fd277, %fd280;
	ld.global.f64 	%fd282, [%rd29+16];
	ld.global.f64 	%fd454, [%rd32+16];
	sub.f64 	%fd283, %fd454, %fd282;
	fma.rn.f64 	%fd284, %fd283, %fd283, %fd281;
	sqrt.rn.f64 	%fd76, %fd284;
	mul.f64 	%fd285, %fd76, %fd416;
	neg.f64 	%fd450, %fd285;
	setp.eq.f64	%p31, %fd76, 0d0000000000000000;
	@%p31 bra 	BB1_76;
	bra.uni 	BB1_57;

BB1_76:
	ld.param.f64 	%fd419, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	fma.rn.f64 	%fd458, %fd1, %fd419, %fd445;
	bra.uni 	BB1_77;

BB1_57:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd450;
	}
	and.b32  	%r17, %r89, 2147483647;
	setp.ne.s32	%p32, %r17, 2146435072;
	mov.f64 	%fd446, %fd450;
	@%p32 bra 	BB1_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd450;
	}
	setp.ne.s32	%p33, %r90, 0;
	mov.f64 	%fd446, %fd450;
	@%p33 bra 	BB1_60;

	mov.f64 	%fd286, 0d0000000000000000;
	mul.rn.f64 	%fd446, %fd450, %fd286;

BB1_60:
	mul.f64 	%fd287, %fd446, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r125, %fd287;
	st.local.u32 	[%rd2], %r125;
	cvt.rn.f64.s32	%fd288, %r125;
	neg.f64 	%fd289, %fd288;
	mov.f64 	%fd290, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd291, %fd289, %fd290, %fd446;
	mov.f64 	%fd292, 0d3C91A62633145C00;
	fma.rn.f64 	%fd293, %fd289, %fd292, %fd291;
	mov.f64 	%fd294, 0d397B839A252049C0;
	fma.rn.f64 	%fd447, %fd289, %fd294, %fd293;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd446;
	}
	and.b32  	%r92, %r91, 2145386496;
	setp.lt.u32	%p34, %r92, 1105199104;
	@%p34 bra 	BB1_62;

	add.u64 	%rd133, %SP, 0;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd446;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd133;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd447, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r125, [%rd2];

BB1_62:
	add.s32 	%r21, %r125, 1;
	and.b32  	%r93, %r21, 1;
	shl.b32 	%r94, %r93, 3;
	setp.eq.s32	%p35, %r93, 0;
	selp.f64	%fd295, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p35;
	mul.wide.u32 	%rd91, %r94, 8;
	mov.u64 	%rd92, __cudart_sin_cos_coeffs;
	add.s64 	%rd93, %rd91, %rd92;
	ld.const.f64 	%fd296, [%rd93+8];
	mul.rn.f64 	%fd83, %fd447, %fd447;
	fma.rn.f64 	%fd297, %fd295, %fd83, %fd296;
	ld.const.f64 	%fd298, [%rd93+16];
	fma.rn.f64 	%fd299, %fd297, %fd83, %fd298;
	ld.const.f64 	%fd300, [%rd93+24];
	fma.rn.f64 	%fd301, %fd299, %fd83, %fd300;
	ld.const.f64 	%fd302, [%rd93+32];
	fma.rn.f64 	%fd303, %fd301, %fd83, %fd302;
	ld.const.f64 	%fd304, [%rd93+40];
	fma.rn.f64 	%fd305, %fd303, %fd83, %fd304;
	ld.const.f64 	%fd306, [%rd93+48];
	fma.rn.f64 	%fd84, %fd305, %fd83, %fd306;
	fma.rn.f64 	%fd448, %fd84, %fd447, %fd447;
	@%p35 bra 	BB1_64;

	mov.f64 	%fd307, 0d3FF0000000000000;
	fma.rn.f64 	%fd448, %fd84, %fd83, %fd307;

BB1_64:
	and.b32  	%r95, %r21, 2;
	setp.eq.s32	%p36, %r95, 0;
	@%p36 bra 	BB1_66;

	mov.f64 	%fd308, 0d0000000000000000;
	mov.f64 	%fd309, 0dBFF0000000000000;
	fma.rn.f64 	%fd448, %fd448, %fd309, %fd308;

BB1_66:
	add.f64 	%fd310, %fd448, 0dBFF0000000000000;
	mul.f64 	%fd311, %fd1, %fd310;
	div.rn.f64 	%fd312, %fd311, %fd76;
	sub.f64 	%fd444, %fd444, %fd312;
	@%p32 bra 	BB1_69;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd450;
	}
	setp.ne.s32	%p38, %r96, 0;
	@%p38 bra 	BB1_69;

	mov.f64 	%fd313, 0d0000000000000000;
	mul.rn.f64 	%fd450, %fd450, %fd313;

BB1_69:
	mul.f64 	%fd314, %fd450, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r126, %fd314;
	st.local.u32 	[%rd2], %r126;
	cvt.rn.f64.s32	%fd315, %r126;
	neg.f64 	%fd316, %fd315;
	fma.rn.f64 	%fd318, %fd316, %fd290, %fd450;
	fma.rn.f64 	%fd320, %fd316, %fd292, %fd318;
	fma.rn.f64 	%fd451, %fd316, %fd294, %fd320;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd450;
	}
	and.b32  	%r98, %r97, 2145386496;
	setp.lt.u32	%p39, %r98, 1105199104;
	@%p39 bra 	BB1_71;

	add.u64 	%rd132, %SP, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd450;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd132;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd451, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r126, [%rd2];

BB1_71:
	and.b32  	%r99, %r126, 1;
	shl.b32 	%r100, %r99, 3;
	setp.eq.s32	%p40, %r99, 0;
	selp.f64	%fd322, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p40;
	mul.wide.u32 	%rd95, %r100, 8;
	add.s64 	%rd97, %rd95, %rd92;
	ld.const.f64 	%fd323, [%rd97+8];
	mul.rn.f64 	%fd96, %fd451, %fd451;
	fma.rn.f64 	%fd324, %fd322, %fd96, %fd323;
	ld.const.f64 	%fd325, [%rd97+16];
	fma.rn.f64 	%fd326, %fd324, %fd96, %fd325;
	ld.const.f64 	%fd327, [%rd97+24];
	fma.rn.f64 	%fd328, %fd326, %fd96, %fd327;
	ld.const.f64 	%fd329, [%rd97+32];
	fma.rn.f64 	%fd330, %fd328, %fd96, %fd329;
	ld.const.f64 	%fd331, [%rd97+40];
	fma.rn.f64 	%fd332, %fd330, %fd96, %fd331;
	ld.const.f64 	%fd333, [%rd97+48];
	fma.rn.f64 	%fd97, %fd332, %fd96, %fd333;
	fma.rn.f64 	%fd452, %fd97, %fd451, %fd451;
	@%p40 bra 	BB1_73;

	mov.f64 	%fd334, 0d3FF0000000000000;
	fma.rn.f64 	%fd452, %fd97, %fd96, %fd334;

BB1_73:
	and.b32  	%r101, %r126, 2;
	setp.eq.s32	%p41, %r101, 0;
	@%p41 bra 	BB1_75;

	mov.f64 	%fd335, 0d0000000000000000;
	mov.f64 	%fd336, 0dBFF0000000000000;
	fma.rn.f64 	%fd452, %fd452, %fd336, %fd335;

BB1_75:
	mul.f64 	%fd337, %fd1, %fd452;
	div.rn.f64 	%fd338, %fd337, %fd76;
	sub.f64 	%fd458, %fd445, %fd338;
	ld.global.f64 	%fd456, [%rd32];
	ld.global.f64 	%fd455, [%rd32+8];
	ld.global.f64 	%fd454, [%rd32+16];

BB1_77:
	ld.param.f64 	%fd417, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.global.f64 	%fd339, [%rd31];
	sub.f64 	%fd340, %fd456, %fd339;
	ld.global.f64 	%fd341, [%rd31+8];
	sub.f64 	%fd342, %fd455, %fd341;
	mul.f64 	%fd343, %fd342, %fd342;
	fma.rn.f64 	%fd344, %fd340, %fd340, %fd343;
	ld.global.f64 	%fd345, [%rd31+16];
	sub.f64 	%fd346, %fd454, %fd345;
	fma.rn.f64 	%fd347, %fd346, %fd346, %fd344;
	sqrt.rn.f64 	%fd113, %fd347;
	mul.f64 	%fd348, %fd113, %fd417;
	neg.f64 	%fd463, %fd348;
	setp.eq.f64	%p42, %fd113, 0d0000000000000000;
	@%p42 bra 	BB1_97;
	bra.uni 	BB1_78;

BB1_97:
	ld.param.f64 	%fd418, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_4];
	mul.f64 	%fd402, %fd1, %fd418;
	sub.f64 	%fd468, %fd458, %fd402;
	bra.uni 	BB1_98;

BB1_78:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd463;
	}
	and.b32  	%r25, %r102, 2147483647;
	setp.ne.s32	%p43, %r25, 2146435072;
	mov.f64 	%fd459, %fd463;
	@%p43 bra 	BB1_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd463;
	}
	setp.ne.s32	%p44, %r103, 0;
	mov.f64 	%fd459, %fd463;
	@%p44 bra 	BB1_81;

	mov.f64 	%fd349, 0d0000000000000000;
	mul.rn.f64 	%fd459, %fd463, %fd349;

BB1_81:
	mul.f64 	%fd350, %fd459, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r127, %fd350;
	st.local.u32 	[%rd2], %r127;
	cvt.rn.f64.s32	%fd351, %r127;
	neg.f64 	%fd352, %fd351;
	mov.f64 	%fd353, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd354, %fd352, %fd353, %fd459;
	mov.f64 	%fd355, 0d3C91A62633145C00;
	fma.rn.f64 	%fd356, %fd352, %fd355, %fd354;
	mov.f64 	%fd357, 0d397B839A252049C0;
	fma.rn.f64 	%fd460, %fd352, %fd357, %fd356;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd459;
	}
	and.b32  	%r105, %r104, 2145386496;
	setp.lt.u32	%p45, %r105, 1105199104;
	@%p45 bra 	BB1_83;

	add.u64 	%rd131, %SP, 0;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd459;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd131;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd460, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r127, [%rd2];

BB1_83:
	add.s32 	%r29, %r127, 1;
	and.b32  	%r106, %r29, 1;
	shl.b32 	%r107, %r106, 3;
	setp.eq.s32	%p46, %r106, 0;
	selp.f64	%fd358, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p46;
	mul.wide.u32 	%rd99, %r107, 8;
	mov.u64 	%rd100, __cudart_sin_cos_coeffs;
	add.s64 	%rd101, %rd99, %rd100;
	ld.const.f64 	%fd359, [%rd101+8];
	mul.rn.f64 	%fd120, %fd460, %fd460;
	fma.rn.f64 	%fd360, %fd358, %fd120, %fd359;
	ld.const.f64 	%fd361, [%rd101+16];
	fma.rn.f64 	%fd362, %fd360, %fd120, %fd361;
	ld.const.f64 	%fd363, [%rd101+24];
	fma.rn.f64 	%fd364, %fd362, %fd120, %fd363;
	ld.const.f64 	%fd365, [%rd101+32];
	fma.rn.f64 	%fd366, %fd364, %fd120, %fd365;
	ld.const.f64 	%fd367, [%rd101+40];
	fma.rn.f64 	%fd368, %fd366, %fd120, %fd367;
	ld.const.f64 	%fd369, [%rd101+48];
	fma.rn.f64 	%fd121, %fd368, %fd120, %fd369;
	fma.rn.f64 	%fd461, %fd121, %fd460, %fd460;
	@%p46 bra 	BB1_85;

	mov.f64 	%fd370, 0d3FF0000000000000;
	fma.rn.f64 	%fd461, %fd121, %fd120, %fd370;

BB1_85:
	and.b32  	%r108, %r29, 2;
	setp.eq.s32	%p47, %r108, 0;
	@%p47 bra 	BB1_87;

	mov.f64 	%fd371, 0d0000000000000000;
	mov.f64 	%fd372, 0dBFF0000000000000;
	fma.rn.f64 	%fd461, %fd461, %fd372, %fd371;

BB1_87:
	add.f64 	%fd373, %fd461, 0dBFF0000000000000;
	mul.f64 	%fd374, %fd1, %fd373;
	div.rn.f64 	%fd375, %fd374, %fd113;
	add.f64 	%fd444, %fd444, %fd375;
	@%p43 bra 	BB1_90;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd463;
	}
	setp.ne.s32	%p49, %r109, 0;
	@%p49 bra 	BB1_90;

	mov.f64 	%fd376, 0d0000000000000000;
	mul.rn.f64 	%fd463, %fd463, %fd376;

BB1_90:
	mul.f64 	%fd377, %fd463, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r128, %fd377;
	st.local.u32 	[%rd2], %r128;
	cvt.rn.f64.s32	%fd378, %r128;
	neg.f64 	%fd379, %fd378;
	fma.rn.f64 	%fd381, %fd379, %fd353, %fd463;
	fma.rn.f64 	%fd383, %fd379, %fd355, %fd381;
	fma.rn.f64 	%fd464, %fd379, %fd357, %fd383;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd463;
	}
	and.b32  	%r111, %r110, 2145386496;
	setp.lt.u32	%p50, %r111, 1105199104;
	@%p50 bra 	BB1_92;

	add.u64 	%rd130, %SP, 0;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd463;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd464, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r128, [%rd2];

BB1_92:
	and.b32  	%r112, %r128, 1;
	shl.b32 	%r113, %r112, 3;
	setp.eq.s32	%p51, %r112, 0;
	selp.f64	%fd385, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p51;
	mul.wide.u32 	%rd103, %r113, 8;
	add.s64 	%rd105, %rd103, %rd100;
	ld.const.f64 	%fd386, [%rd105+8];
	mul.rn.f64 	%fd133, %fd464, %fd464;
	fma.rn.f64 	%fd387, %fd385, %fd133, %fd386;
	ld.const.f64 	%fd388, [%rd105+16];
	fma.rn.f64 	%fd389, %fd387, %fd133, %fd388;
	ld.const.f64 	%fd390, [%rd105+24];
	fma.rn.f64 	%fd391, %fd389, %fd133, %fd390;
	ld.const.f64 	%fd392, [%rd105+32];
	fma.rn.f64 	%fd393, %fd391, %fd133, %fd392;
	ld.const.f64 	%fd394, [%rd105+40];
	fma.rn.f64 	%fd395, %fd393, %fd133, %fd394;
	ld.const.f64 	%fd396, [%rd105+48];
	fma.rn.f64 	%fd134, %fd395, %fd133, %fd396;
	fma.rn.f64 	%fd465, %fd134, %fd464, %fd464;
	@%p51 bra 	BB1_94;

	mov.f64 	%fd397, 0d3FF0000000000000;
	fma.rn.f64 	%fd465, %fd134, %fd133, %fd397;

BB1_94:
	and.b32  	%r114, %r128, 2;
	setp.eq.s32	%p52, %r114, 0;
	@%p52 bra 	BB1_96;

	mov.f64 	%fd398, 0d0000000000000000;
	mov.f64 	%fd399, 0dBFF0000000000000;
	fma.rn.f64 	%fd465, %fd465, %fd399, %fd398;

BB1_96:
	mul.f64 	%fd400, %fd1, %fd465;
	div.rn.f64 	%fd401, %fd400, %fd113;
	add.f64 	%fd468, %fd458, %fd401;

BB1_98:
	cvt.rn.f32.u64	%f8, %rd143;
	cvt.rmi.f32.f32	%f7, %f8;
	cvt.rzi.u64.f32	%rd140, %f7;
	cvt.rn.f32.u64	%f6, %rd142;
	cvt.rmi.f32.f32	%f5, %f6;
	cvt.rzi.u64.f32	%rd125, %f5;
	ld.param.u64 	%rd124, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_1];
	ld.param.u64 	%rd123, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_0];
	ld.param.u32 	%r118, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_12];
	ld.param.u32 	%r117, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r116, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.f64 	%fd412, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_7];
	ld.param.u64 	%rd122, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_6];
	ld.param.u32 	%r115, [_Z8solveZEdPdS_PKdS1_diS1_diiiii_param_5];
	cvta.to.global.u64 	%rd106, %rd122;
	shl.b64 	%rd107, %rd140, 3;
	add.s64 	%rd108, %rd106, %rd107;
	ld.global.f64 	%fd403, [%rd108];
	shl.b64 	%rd109, %rd125, 3;
	add.s64 	%rd110, %rd106, %rd109;
	ld.global.f64 	%fd404, [%rd110];
	mul.f64 	%fd405, %fd404, %fd403;
	div.rn.f64 	%fd406, %fd405, %fd412;
	cvt.s64.s32	%rd111, %r116;
	sub.s64 	%rd112, %rd125, %rd111;
	cvt.s64.s32	%rd113, %r117;
	sub.s64 	%rd114, %rd140, %rd113;
	mul.f64 	%fd144, %fd444, %fd406;
	cvt.s64.s32	%rd115, %r118;
	mul.lo.s64 	%rd116, %rd112, %rd115;
	add.s64 	%rd117, %rd114, %rd116;
	cvta.to.global.u64 	%rd118, %rd123;
	shl.b64 	%rd119, %rd117, 3;
	add.s64 	%rd33, %rd118, %rd119;
	mul.f64 	%fd145, %fd468, %fd406;
	cvta.to.global.u64 	%rd120, %rd124;
	add.s64 	%rd34, %rd120, %rd119;
	setp.eq.s32	%p53, %r115, 1;
	@%p53 bra 	BB1_100;
	bra.uni 	BB1_99;

BB1_100:
	st.global.f64 	[%rd33], %fd144;
	st.global.f64 	[%rd34], %fd145;
	bra.uni 	BB1_101;

BB1_99:
	atom.global.add.f64 	%fd407, [%rd33], %fd144;
	atom.global.add.f64 	%fd408, [%rd34], %fd145;

BB1_101:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


