$version Generated by VerilatedVcd $end
$date Mon Apr 10 21:17:32 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % en $end
  $var wire 16 & led [15:0] $end
  $var wire  1 $ rst_n $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire 32 ' count [31:0] $end
   $var wire  1 % en $end
   $var wire 16 & led [15:0] $end
   $var wire  1 $ rst_n $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b0000000000000000 &
b00000000000000000000000000000000 '
#0
1#
#1
0#
#2
1#
b0000000000000001 &
#3
0#
#4
1#
1$
#5
0#
#6
1#
#7
0#
#8
1#
1%
b00000000000000000000000000000001 '
#9
0#
#10
1#
b00000000000000000000000000000010 '
#11
0#
#12
1#
b00000000000000000000000000000011 '
#13
0#
#14
1#
b00000000000000000000000000000100 '
#15
0#
#16
1#
b00000000000000000000000000000101 '
#17
0#
#18
1#
b0000000000000010 &
b00000000000000000000000000000000 '
#19
0#
#20
1#
b00000000000000000000000000000001 '
#21
0#
0%
#22
1#
#23
0#
#24
1#
#25
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
1#
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
#36
1#
#37
0#
#38
1#
#39
0#
