TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc4afb.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;musicmenu_extra:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// Copyright(C) SigmaTel, Inc. 2004-2006
                               98 ; 3    |//
                               99 ; 4    |// File        : musicmenu_extra.c
                              100 ; 5    |// Description : extra modules for music menu
                              101 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              102 ; 7    |#include "types.h"
                              103 
                              105 
                              106 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              107 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              108 ; 3    |//
                              109 ; 4    |// Filename: types.h
                              110 ; 5    |// Description: Standard data types
                              111 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              112 ; 7    |
                              113 ; 8    |#ifndef _TYPES_H
                              114 ; 9    |#define _TYPES_H
                              115 ; 10   |
                              116 ; 11   |// TODO:  move this outta here!
                              117 ; 12   |#if !defined(NOERROR)
                              118 ; 13   |#define NOERROR 0
                              119 ; 14   |#define SUCCESS 0
                              120 ; 15   |#endif 
                              121 ; 16   |#if !defined(SUCCESS)
                              122 ; 17   |#define SUCCESS  0
                              123 ; 18   |#endif
                              124 ; 19   |#if !defined(ERROR)
                              125 ; 20   |#define ERROR   -1
                              126 ; 21   |#endif
                              127 ; 22   |#if !defined(FALSE)
                              128 ; 23   |#define FALSE 0
                              129 ; 24   |#endif
                              130 ; 25   |#if !defined(TRUE)
                              131 ; 26   |#define TRUE  1
                              132 ; 27   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 28   |
                              134 ; 29   |#if !defined(NULL)
                              135 ; 30   |#define NULL 0
                              136 ; 31   |#endif
                              137 ; 32   |
                              138 ; 33   |#define MAX_INT     0x7FFFFF
                              139 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              140 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              141 ; 36   |#define MAX_ULONG   (-1) 
                              142 ; 37   |
                              143 ; 38   |#define WORD_SIZE   24              // word size in bits
                              144 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              145 ; 40   |
                              146 ; 41   |
                              147 ; 42   |#define BYTE    unsigned char       // btVarName
                              148 ; 43   |#define CHAR    signed char         // cVarName
                              149 ; 44   |#define USHORT  unsigned short      // usVarName
                              150 ; 45   |#define SHORT   unsigned short      // sVarName
                              151 ; 46   |#define WORD    unsigned int        // wVarName
                              152 ; 47   |#define INT     signed int          // iVarName
                              153 ; 48   |#define DWORD   unsigned long       // dwVarName
                              154 ; 49   |#define LONG    signed long         // lVarName
                              155 ; 50   |#define BOOL    unsigned int        // bVarName
                              156 ; 51   |#define FRACT   _fract              // frVarName
                              157 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              158 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              159 ; 54   |#define FLOAT   float               // fVarName
                              160 ; 55   |#define DBL     double              // dVarName
                              161 ; 56   |#define ENUM    enum                // eVarName
                              162 ; 57   |#define CMX     _complex            // cmxVarName
                              163 ; 58   |typedef WORD UCS3;                   // 
                              164 ; 59   |
                              165 ; 60   |#define UINT16  unsigned short
                              166 ; 61   |#define UINT8   unsigned char   
                              167 ; 62   |#define UINT32  unsigned long
                              168 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              169 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              170 ; 65   |#define WCHAR   UINT16
                              171 ; 66   |
                              172 ; 67   |//UINT128 is 16 bytes or 6 words
                              173 ; 68   |typedef struct UINT128_3500 {   
                              174 ; 69   |    int val[6];     
                              175 ; 70   |} UINT128_3500;
                              176 ; 71   |
                              177 ; 72   |#define UINT128   UINT128_3500
                              178 ; 73   |
                              179 ; 74   |// Little endian word packed byte strings:   
                              180 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              181 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              182 ; 77   |// Little endian word packed byte strings:   
                              183 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              184 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              185 ; 80   |
                              186 ; 81   |// Declare Memory Spaces To Use When Coding
                              187 ; 82   |// A. Sector Buffers
                              188 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              189 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              190 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              191 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              192 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 
                              195 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              196 ; 88   |// B. Media DDI Memory
                              197 ; 89   |#define MEDIA_DDI_MEM _Y
                              198 ; 90   |
                              199 ; 91   |
                              200 ; 92   |
                              201 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              202 ; 94   |// Examples of circular pointers:
                              203 ; 95   |//    INT CIRC cpiVarName
                              204 ; 96   |//    DWORD CIRC cpdwVarName
                              205 ; 97   |
                              206 ; 98   |#define RETCODE INT                 // rcVarName
                              207 ; 99   |
                              208 ; 100  |// generic bitfield structure
                              209 ; 101  |struct Bitfield {
                              210 ; 102  |    unsigned int B0  :1;
                              211 ; 103  |    unsigned int B1  :1;
                              212 ; 104  |    unsigned int B2  :1;
                              213 ; 105  |    unsigned int B3  :1;
                              214 ; 106  |    unsigned int B4  :1;
                              215 ; 107  |    unsigned int B5  :1;
                              216 ; 108  |    unsigned int B6  :1;
                              217 ; 109  |    unsigned int B7  :1;
                              218 ; 110  |    unsigned int B8  :1;
                              219 ; 111  |    unsigned int B9  :1;
                              220 ; 112  |    unsigned int B10 :1;
                              221 ; 113  |    unsigned int B11 :1;
                              222 ; 114  |    unsigned int B12 :1;
                              223 ; 115  |    unsigned int B13 :1;
                              224 ; 116  |    unsigned int B14 :1;
                              225 ; 117  |    unsigned int B15 :1;
                              226 ; 118  |    unsigned int B16 :1;
                              227 ; 119  |    unsigned int B17 :1;
                              228 ; 120  |    unsigned int B18 :1;
                              229 ; 121  |    unsigned int B19 :1;
                              230 ; 122  |    unsigned int B20 :1;
                              231 ; 123  |    unsigned int B21 :1;
                              232 ; 124  |    unsigned int B22 :1;
                              233 ; 125  |    unsigned int B23 :1;
                              234 ; 126  |};
                              235 ; 127  |
                              236 ; 128  |union BitInt {
                              237 ; 129  |        struct Bitfield B;
                              238 ; 130  |        int        I;
                              239 ; 131  |};
                              240 ; 132  |
                              241 ; 133  |#define MAX_MSG_LENGTH 10
                              242 ; 134  |struct CMessage
                              243 ; 135  |{
                              244 ; 136  |        unsigned int m_uLength;
                              245 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              246 ; 138  |};
                              247 ; 139  |
                              248 ; 140  |typedef struct {
                              249 ; 141  |    WORD m_wLength;
                              250 ; 142  |    WORD m_wMessage;
                              251 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              252 ; 144  |} Message;
                              253 ; 145  |
                              254 ; 146  |struct MessageQueueDescriptor
                              255 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 148  |        int *m_pBase;
                              257 ; 149  |        int m_iModulo;
                              258 ; 150  |        int m_iSize;
                              259 ; 151  |        int *m_pHead;
                              260 ; 152  |        int *m_pTail;
                              261 ; 153  |};
                              262 ; 154  |
                              263 ; 155  |struct ModuleEntry
                              264 ; 156  |{
                              265 ; 157  |    int m_iSignaledEventMask;
                              266 ; 158  |    int m_iWaitEventMask;
                              267 ; 159  |    int m_iResourceOfCode;
                              268 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              269 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              270 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              271 ; 163  |    int m_uTimeOutHigh;
                              272 ; 164  |    int m_uTimeOutLow;
                              273 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              274 ; 166  |};
                              275 ; 167  |
                              276 ; 168  |union WaitMask{
                              277 ; 169  |    struct B{
                              278 ; 170  |        unsigned int m_bNone     :1;
                              279 ; 171  |        unsigned int m_bMessage  :1;
                              280 ; 172  |        unsigned int m_bTimer    :1;
                              281 ; 173  |        unsigned int m_bButton   :1;
                              282 ; 174  |    } B;
                              283 ; 175  |    int I;
                              284 ; 176  |} ;
                              285 ; 177  |
                              286 ; 178  |
                              287 ; 179  |struct Button {
                              288 ; 180  |        WORD wButtonEvent;
                              289 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              290 ; 182  |};
                              291 ; 183  |
                              292 ; 184  |struct Message {
                              293 ; 185  |        WORD wMsgLength;
                              294 ; 186  |        WORD wMsgCommand;
                              295 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              296 ; 188  |};
                              297 ; 189  |
                              298 ; 190  |union EventTypes {
                              299 ; 191  |        struct CMessage msg;
                              300 ; 192  |        struct Button Button ;
                              301 ; 193  |        struct Message Message;
                              302 ; 194  |};
                              303 ; 195  |
                              304 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              305 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              306 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              307 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              308 ; 200  |
                              309 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              310 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              311 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              312 ; 204  |
                              313 ; 205  |#if DEBUG
                              314 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              315 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              316 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              317 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              318 ; 210  |#define DebugBuildAssert(x)    
                              319 ; 211  |#endif
                              320 ; 212  |
                              321 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              322 ; 214  |//  #pragma asm
                              323 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              324 ; 216  |//  #pragma endasm
                              325 ; 217  |
                              326 ; 218  |
                              327 ; 219  |#ifdef COLOR_262K
                              328 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              329 ; 221  |#elif defined(COLOR_65K)
                              330 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              331 ; 223  |#else
                              332 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              333 ; 225  |#endif
                              334 ; 226  |    
                              335 ; 227  |#endif // #ifndef _TYPES_H
                              336 
                              338 
                              339 ; 8    |#include "exec.h"
                              340 
                              342 
                              343 ; 1    |#ifndef EXEC_H
                              344 ; 2    |#define EXEC_H
                              345 ; 3    |
                              346 ; 4    |
                              347 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              348 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              349 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              350 ; 8    |
                              351 ; 9    |
                              352 ; 10   |#endif
                              353 
                              355 
                              356 ; 9    |#include "menumanager.h"
                              357 
                              359 
                              360 ; 1    |#ifndef _EXEC_H
                              361 ; 2    |#define _EXEC_H
                              362 ; 3    |
                              363 ; 4    |#include "types.h"
                              364 
                              366 
                              367 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              368 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              369 ; 3    |//
                              370 ; 4    |// Filename: types.h
                              371 ; 5    |// Description: Standard data types
                              372 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              373 ; 7    |
                              374 ; 8    |#ifndef _TYPES_H
                              375 ; 9    |#define _TYPES_H
                              376 ; 10   |
                              377 ; 11   |// TODO:  move this outta here!
                              378 ; 12   |#if !defined(NOERROR)
                              379 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              380 ; 14   |#define SUCCESS 0
                              381 ; 15   |#endif 
                              382 ; 16   |#if !defined(SUCCESS)
                              383 ; 17   |#define SUCCESS  0
                              384 ; 18   |#endif
                              385 ; 19   |#if !defined(ERROR)
                              386 ; 20   |#define ERROR   -1
                              387 ; 21   |#endif
                              388 ; 22   |#if !defined(FALSE)
                              389 ; 23   |#define FALSE 0
                              390 ; 24   |#endif
                              391 ; 25   |#if !defined(TRUE)
                              392 ; 26   |#define TRUE  1
                              393 ; 27   |#endif
                              394 ; 28   |
                              395 ; 29   |#if !defined(NULL)
                              396 ; 30   |#define NULL 0
                              397 ; 31   |#endif
                              398 ; 32   |
                              399 ; 33   |#define MAX_INT     0x7FFFFF
                              400 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              401 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              402 ; 36   |#define MAX_ULONG   (-1) 
                              403 ; 37   |
                              404 ; 38   |#define WORD_SIZE   24              // word size in bits
                              405 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              406 ; 40   |
                              407 ; 41   |
                              408 ; 42   |#define BYTE    unsigned char       // btVarName
                              409 ; 43   |#define CHAR    signed char         // cVarName
                              410 ; 44   |#define USHORT  unsigned short      // usVarName
                              411 ; 45   |#define SHORT   unsigned short      // sVarName
                              412 ; 46   |#define WORD    unsigned int        // wVarName
                              413 ; 47   |#define INT     signed int          // iVarName
                              414 ; 48   |#define DWORD   unsigned long       // dwVarName
                              415 ; 49   |#define LONG    signed long         // lVarName
                              416 ; 50   |#define BOOL    unsigned int        // bVarName
                              417 ; 51   |#define FRACT   _fract              // frVarName
                              418 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              419 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              420 ; 54   |#define FLOAT   float               // fVarName
                              421 ; 55   |#define DBL     double              // dVarName
                              422 ; 56   |#define ENUM    enum                // eVarName
                              423 ; 57   |#define CMX     _complex            // cmxVarName
                              424 ; 58   |typedef WORD UCS3;                   // 
                              425 ; 59   |
                              426 ; 60   |#define UINT16  unsigned short
                              427 ; 61   |#define UINT8   unsigned char   
                              428 ; 62   |#define UINT32  unsigned long
                              429 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              430 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              431 ; 65   |#define WCHAR   UINT16
                              432 ; 66   |
                              433 ; 67   |//UINT128 is 16 bytes or 6 words
                              434 ; 68   |typedef struct UINT128_3500 {   
                              435 ; 69   |    int val[6];     
                              436 ; 70   |} UINT128_3500;
                              437 ; 71   |
                              438 ; 72   |#define UINT128   UINT128_3500
                              439 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              440 ; 74   |// Little endian word packed byte strings:   
                              441 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              442 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              443 ; 77   |// Little endian word packed byte strings:   
                              444 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              445 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              446 ; 80   |
                              447 ; 81   |// Declare Memory Spaces To Use When Coding
                              448 ; 82   |// A. Sector Buffers
                              449 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              450 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              451 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              452 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              453 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              454 ; 88   |// B. Media DDI Memory
                              455 ; 89   |#define MEDIA_DDI_MEM _Y
                              456 ; 90   |
                              457 ; 91   |
                              458 ; 92   |
                              459 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              460 ; 94   |// Examples of circular pointers:
                              461 ; 95   |//    INT CIRC cpiVarName
                              462 ; 96   |//    DWORD CIRC cpdwVarName
                              463 ; 97   |
                              464 ; 98   |#define RETCODE INT                 // rcVarName
                              465 ; 99   |
                              466 ; 100  |// generic bitfield structure
                              467 ; 101  |struct Bitfield {
                              468 ; 102  |    unsigned int B0  :1;
                              469 ; 103  |    unsigned int B1  :1;
                              470 ; 104  |    unsigned int B2  :1;
                              471 ; 105  |    unsigned int B3  :1;
                              472 ; 106  |    unsigned int B4  :1;
                              473 ; 107  |    unsigned int B5  :1;
                              474 ; 108  |    unsigned int B6  :1;
                              475 ; 109  |    unsigned int B7  :1;
                              476 ; 110  |    unsigned int B8  :1;
                              477 ; 111  |    unsigned int B9  :1;
                              478 ; 112  |    unsigned int B10 :1;
                              479 ; 113  |    unsigned int B11 :1;
                              480 ; 114  |    unsigned int B12 :1;
                              481 ; 115  |    unsigned int B13 :1;
                              482 ; 116  |    unsigned int B14 :1;
                              483 ; 117  |    unsigned int B15 :1;
                              484 ; 118  |    unsigned int B16 :1;
                              485 ; 119  |    unsigned int B17 :1;
                              486 ; 120  |    unsigned int B18 :1;
                              487 ; 121  |    unsigned int B19 :1;
                              488 ; 122  |    unsigned int B20 :1;
                              489 ; 123  |    unsigned int B21 :1;
                              490 ; 124  |    unsigned int B22 :1;
                              491 ; 125  |    unsigned int B23 :1;
                              492 ; 126  |};
                              493 ; 127  |
                              494 ; 128  |union BitInt {
                              495 ; 129  |        struct Bitfield B;
                              496 ; 130  |        int        I;
                              497 ; 131  |};
                              498 ; 132  |
                              499 ; 133  |#define MAX_MSG_LENGTH 10
                              500 ; 134  |struct CMessage
                              501 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              502 ; 136  |        unsigned int m_uLength;
                              503 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              504 ; 138  |};
                              505 ; 139  |
                              506 ; 140  |typedef struct {
                              507 ; 141  |    WORD m_wLength;
                              508 ; 142  |    WORD m_wMessage;
                              509 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              510 ; 144  |} Message;
                              511 ; 145  |
                              512 ; 146  |struct MessageQueueDescriptor
                              513 ; 147  |{
                              514 ; 148  |        int *m_pBase;
                              515 ; 149  |        int m_iModulo;
                              516 ; 150  |        int m_iSize;
                              517 ; 151  |        int *m_pHead;
                              518 ; 152  |        int *m_pTail;
                              519 ; 153  |};
                              520 ; 154  |
                              521 ; 155  |struct ModuleEntry
                              522 ; 156  |{
                              523 ; 157  |    int m_iSignaledEventMask;
                              524 ; 158  |    int m_iWaitEventMask;
                              525 ; 159  |    int m_iResourceOfCode;
                              526 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              527 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              528 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              529 ; 163  |    int m_uTimeOutHigh;
                              530 ; 164  |    int m_uTimeOutLow;
                              531 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              532 ; 166  |};
                              533 ; 167  |
                              534 ; 168  |union WaitMask{
                              535 ; 169  |    struct B{
                              536 ; 170  |        unsigned int m_bNone     :1;
                              537 ; 171  |        unsigned int m_bMessage  :1;
                              538 ; 172  |        unsigned int m_bTimer    :1;
                              539 ; 173  |        unsigned int m_bButton   :1;
                              540 ; 174  |    } B;
                              541 ; 175  |    int I;
                              542 ; 176  |} ;
                              543 ; 177  |
                              544 ; 178  |
                              545 ; 179  |struct Button {
                              546 ; 180  |        WORD wButtonEvent;
                              547 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              548 ; 182  |};
                              549 ; 183  |
                              550 ; 184  |struct Message {
                              551 ; 185  |        WORD wMsgLength;
                              552 ; 186  |        WORD wMsgCommand;
                              553 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              554 ; 188  |};
                              555 ; 189  |
                              556 ; 190  |union EventTypes {
                              557 ; 191  |        struct CMessage msg;
                              558 ; 192  |        struct Button Button ;
                              559 ; 193  |        struct Message Message;
                              560 ; 194  |};
                              561 ; 195  |
                              562 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              563 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              564 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              565 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              566 ; 200  |
                              567 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              568 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              569 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              570 ; 204  |
                              571 ; 205  |#if DEBUG
                              572 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              573 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              574 ; 208  |#else 
                              575 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              576 ; 210  |#define DebugBuildAssert(x)    
                              577 ; 211  |#endif
                              578 ; 212  |
                              579 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              580 ; 214  |//  #pragma asm
                              581 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              582 ; 216  |//  #pragma endasm
                              583 ; 217  |
                              584 ; 218  |
                              585 ; 219  |#ifdef COLOR_262K
                              586 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              587 ; 221  |#elif defined(COLOR_65K)
                              588 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              589 ; 223  |#else
                              590 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              591 ; 225  |#endif
                              592 ; 226  |    
                              593 ; 227  |#endif // #ifndef _TYPES_H
                              594 
                              596 
                              597 ; 5    |
                              598 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              599 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              600 ; 8    |
                              601 ; 9    |#if !defined(NULL)
                              602 ; 10   |#define NULL 0
                              603 ; 11   |#endif 
                              604 ; 12   |
                              605 ; 13   |#if !defined(FALSE)
                              606 ; 14   |#define FALSE 0
                              607 ; 15   |#endif
                              608 ; 16   |#if !defined(TRUE)
                              609 ; 17   |#define TRUE  !FALSE
                              610 ; 18   |#endif
                              611 ; 19   |
                              612 ; 20   |// The same memory location contains either a menu message or button event. 
                              613 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              614 ; 22   |
                              615 ; 23   |// CMessage is kept for backards compatibility.
                              616 ; 24   |// The union and 2 new structures are added to aid in readability.
                              617 ; 25   |
                              618 ; 26   |
                              619 ; 27   |#include "messages.h"
                              620 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              622 
                              623 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              624 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              625 ; 3    |// Message defs
                              626 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              627 ; 5    |
                              628 ; 6    |#if (!defined(MSGEQU_INC))
                              629 ; 7    |#define MSGEQU_INC 1
                              630 ; 8    |
                              631 ; 9    |
                              632 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              633 ; 11   |
                              634 ; 12   |
                              635 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              636 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              637 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              638 ; 16   |#define MSG_TYPE_LCD 0x030000
                              639 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              640 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              641 ; 19   |#define MSG_TYPE_MENU 0x060000
                              642 ; 20   |#define MSG_TYPE_LED 0x070000
                              643 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              644 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              645 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              646 ; 24   |// Equalizer and other effects
                              647 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              648 ; 26   |#if (defined(USE_PLAYLIST3))
                              649 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              650 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              651 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              652 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              653 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              654 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              655 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              656 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              657 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              658 ; 36   |#if defined(USE_PLAYLIST5)
                              659 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              660 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              661 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              662 ; 40   |
                              663 ; 41   |// Message Structure Offsets
                              664 ; 42   |#define MSG_Length 0
                              665 ; 43   |#define MSG_ID 1
                              666 ; 44   |#define MSG_Argument1 2
                              667 ; 45   |#define MSG_Argument2 3
                              668 ; 46   |#define MSG_Argument3 4
                              669 ; 47   |#define MSG_Argument4 5
                              670 ; 48   |#define MSG_Argument5 6
                              671 ; 49   |#define MSG_Argument6 7
                              672 ; 50   |
                              673 ; 51   |
                              674 ; 52   |
                              675 ; 53   |// LCD Message IDs
                              676 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              677 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              678 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              679 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              680 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              681 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              682 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              683 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              684 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              685 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              686 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              687 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              688 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              689 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              690 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              691 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              692 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              693 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              694 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              695 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              696 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              697 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              698 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              699 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              700 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              701 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              702 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              703 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              704 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              705 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              706 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              707 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              708 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              709 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              710 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              711 ; 89   |//Param1 = left
                              712 ; 90   |//Param2 = top
                              713 ; 91   |//Param3 = right
                              714 ; 92   |//Param4 = bottom
                              715 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              716 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              717 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              718 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              719 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              720 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              721 ; 99   |
                              722 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              723 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              724 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              725 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              726 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              727 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              728 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              729 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              730 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              731 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              732 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              733 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              734 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              735 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              736 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              737 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              738 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              739 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              740 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              741 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              742 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              743 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              744 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              745 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              746 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              747 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              748 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              749 ; 127  |
                              750 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              751 ; 129  |
                              752 ; 130  |#if defined(CLCD_16BIT)
                              753 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              754 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              755 ; 133  |
                              756 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              757 ; 135  |#else 
                              758 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              759 ; 137  |#endif
                              760 ; 138  |
                              761 ; 139  |// If you change the LCD message ID's then you must
                              762 ; 140  |// also change the jump table in lcdapi.asm
                              763 ; 141  |
                              764 ; 142  |// Character LCD Message IDs
                              765 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              766 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              767 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              768 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              769 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              770 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              771 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              772 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              773 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              774 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              775 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              776 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              777 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              778 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              779 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              780 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              781 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              782 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              783 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              784 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              785 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              786 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              787 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              788 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              789 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              790 ; 168  |// also change the jump table in lcdapi.asm
                              791 ; 169  |
                              792 ; 170  |// Decoder Message IDs
                              793 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              794 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              795 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              796 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              797 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              798 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              799 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              800 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              801 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              802 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              803 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              804 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              805 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              806 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              807 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              808 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              809 ; 187  |// If you change the Decoder message ID's, then you must
                              810 ; 188  |// also change the jump table in decoder_overlay.asm
                              811 ; 189  |// and in dec_adpcm_overlay.asm.
                              812 ; 190  |
                              813 ; 191  |// Encoder Message IDs
                              814 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              815 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              816 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              817 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              818 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              819 ; 197  |// If you change the Encoder message ID's, then you must
                              820 ; 198  |// also change the jump table in all encoder overlay modules.
                              821 ; 199  |
                              822 ; 200  |// Parser Message IDs
                              823 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              824 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              825 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              826 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              827 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              828 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              829 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              830 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              831 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              832 ; 210  |// If you change the Parser message ID's, then you must
                              833 ; 211  |// also change the jump table in parser.asm
                              834 ; 212  |
                              835 ; 213  |// Button Message IDs
                              836 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              837 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              838 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              839 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              840 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              841 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              842 ; 220  |
                              843 ; 221  |// Mixer Message IDs
                              844 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              845 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              846 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              847 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              848 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              849 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              850 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              851 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              852 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              853 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              854 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              855 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              856 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              857 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              858 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              859 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              860 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              861 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              862 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              863 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              864 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              865 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              866 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              867 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              868 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              869 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              870 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              871 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              872 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              873 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              874 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              875 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              876 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              877 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              878 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              879 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              880 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              881 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              882 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              883 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              884 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              885 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              886 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              887 ; 265  |// If you change the mixer message ID's then you must
                              888 ; 266  |// also change the jump table in mixer.asm
                              889 ; 267  |#define MIXER_ON 0
                              890 ; 268  |#define MIXER_OFF 1
                              891 ; 269  |
                              892 ; 270  |
                              893 ; 271  |// System Message IDs
                              894 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              895 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              896 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              897 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              898 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              899 ; 277  |// If you change the system message ID's then you must
                              900 ; 278  |// also change the jump table in systemapi.asm
                              901 ; 279  |
                              902 ; 280  |// Menu IDs
                              903 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              904 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              905 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              906 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              907 ; 285  |//sub parameters for this message:
                              908 ; 286  |#define RECORDER_START 0
                              909 ; 287  |#define RECORDER_PAUSE 0x2000
                              910 ; 288  |#define RECORDER_RESUME 0x4000
                              911 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              912 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              913 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              914 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              915 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              916 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              917 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              918 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              919 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              920 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              921 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              922 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              923 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              924 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              925 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              926 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              927 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              928 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              929 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              930 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              931 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              932 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              933 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              934 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              935 ; 313  |
                              936 ; 314  |// Note that other versions of this file have different msg equates.
                              937 ; 315  |// If you change the system message ID's then you must
                              938 ; 316  |// also change the jump table in all menu *.asm
                              939 ; 317  |
                              940 ; 318  |// LED Message IDs
                              941 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              942 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              943 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              944 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              945 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              946 ; 324  |// If you change the LeD message ID's then you must
                              947 ; 325  |// also change the jump table in ledapi.asm
                              948 ; 326  |
                              949 ; 327  |#if (!defined(REMOVE_FM))
                              950 ; 328  |// FM Tuner Message IDs
                              951 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              952 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              953 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              954 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              955 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              956 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              957 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              958 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              959 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              960 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              961 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              962 ; 340  |//one parameter--the sensitivity in uV
                              963 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              964 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              965 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              966 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              967 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              968 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              969 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              970 ; 348  |#endif
                              971 ; 349  |
                              972 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              973 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              974 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              975 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              976 ; 354  |
                              977 ; 355  |
                              978 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              979 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              980 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              981 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              982 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              983 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              984 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              985 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              986 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              987 ; 365  |
                              988 ; 366  |#if (defined(USE_PLAYLIST3))
                              989 ; 367  |// Music Library
                              990 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              991 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              992 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              993 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              994 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              995 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              996 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              997 ; 375  |
                              998 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                              999 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1000 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1001 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1002 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1003 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1004 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1005 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1006 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1007 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1008 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1009 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1010 ; 388  |
                             1011 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1012 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1013 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1014 ; 392  |
                             1015 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1016 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1017 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1018 ; 396  |
                             1019 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1020 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1021 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1022 ; 400  |
                             1023 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1024 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1025 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1026 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1027 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1028 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1029 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1030 ; 408  |
                             1031 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1032 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1033 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1034 ; 412  |
                             1035 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1036 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1037 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1038 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1039 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1040 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1041 ; 419  |
                             1042 ; 420  |#if defined(USE_PLAYLIST5)
                             1043 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1044 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1045 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1046 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1047 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1048 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1049 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1050 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1051 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1052 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1053 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1054 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1055 ; 433  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1056 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1057 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1058 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1059 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1060 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1061 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1062 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1063 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1064 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1065 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1066 ; 444  |// Events
                             1067 ; 445  |// No event
                             1068 ; 446  |#define EVENT_NONE 0x000001   
                             1069 ; 447  |// A message has been posted
                             1070 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1071 ; 449  |// Run if wait time elapsed
                             1072 ; 450  |#define EVENT_TIMER 0x000004   
                             1073 ; 451  |// Run if a button event occured
                             1074 ; 452  |#define EVENT_BUTTON 0x000008   
                             1075 ; 453  |// Run if a background event occured
                             1076 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1077 ; 455  |// The executive should immediately repeat this module
                             1078 ; 456  |#define EVENT_REPEAT 0x000020   
                             1079 ; 457  |// Run the module's init routine
                             1080 ; 458  |#define EVENT_INIT 0x800000   
                             1081 ; 459  |
                             1082 ; 460  |#define EVENT_NONE_BITPOS 0
                             1083 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1084 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1085 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1086 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1087 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1088 ; 466  |#define EVENT_INIT_BITPOS 23
                             1089 ; 467  |
                             1090 ; 468  |// Parser Message Buffers
                             1091 ; 469  |#define ParserPlayBit 0
                             1092 ; 470  |#define ButtonPressBit 1
                             1093 ; 471  |#define ParserRwndBit 1
                             1094 ; 472  |#define ParserFfwdBit 2
                             1095 ; 473  |
                             1096 ; 474  |//NextSong Message Parameters
                             1097 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1098 ; 476  |#define NEXT_SONG 2             
                             1099 ; 477  |// ButtonPressBit1 cleared
                             1100 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1101 ; 479  |// ButtonPressBit1 set
                             1102 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1103 ; 481  |// NextSong + Ffwd
                             1104 ; 482  |#define NEXT_SONG_FFWD 4          
                             1105 ; 483  |
                             1106 ; 484  |//PrevSong Message Parameters
                             1107 ; 485  |// PrevSong + Stopped
                             1108 ; 486  |#define PREV_SONG 0          
                             1109 ; 487  |// PrevSong + Play
                             1110 ; 488  |#define PREV_SONG_PLAY 1          
                             1111 ; 489  |// PrevSong + Rwnd
                             1112 ; 490  |#define PREV_SONG_RWND 2          
                             1113 ; 491  |
                             1114 ; 492  |
                             1115 ; 493  |
                             1116 ; 494  |
                             1117 ; 495  |#endif // IF (!@def(MSGEQU_INC))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1118 ; 496  |
                             1119 ; 497  |
                             1120 
                             1122 
                             1123 ; 28   |
                             1124 ; 29   |#endif 
                             1125 
                             1127 
                             1128 ; 10   |#include "messages.h"
                             1129 
                             1131 
                             1132 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1133 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1134 ; 3    |// Message defs
                             1135 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1136 ; 5    |
                             1137 ; 6    |#if (!defined(MSGEQU_INC))
                             1138 ; 7    |#define MSGEQU_INC 1
                             1139 ; 8    |
                             1140 ; 9    |
                             1141 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1142 ; 11   |
                             1143 ; 12   |
                             1144 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1145 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1146 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1147 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1148 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1149 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1150 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1151 ; 20   |#define MSG_TYPE_LED 0x070000
                             1152 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1153 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1154 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1155 ; 24   |// Equalizer and other effects
                             1156 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1157 ; 26   |#if (defined(USE_PLAYLIST3))
                             1158 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1159 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1160 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1161 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1162 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1163 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1164 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1165 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1166 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1167 ; 36   |#if defined(USE_PLAYLIST5)
                             1168 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1169 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1170 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1171 ; 40   |
                             1172 ; 41   |// Message Structure Offsets
                             1173 ; 42   |#define MSG_Length 0
                             1174 ; 43   |#define MSG_ID 1
                             1175 ; 44   |#define MSG_Argument1 2
                             1176 ; 45   |#define MSG_Argument2 3
                             1177 ; 46   |#define MSG_Argument3 4
                             1178 ; 47   |#define MSG_Argument4 5
                             1179 ; 48   |#define MSG_Argument5 6
                             1180 ; 49   |#define MSG_Argument6 7
                             1181 ; 50   |
                             1182 ; 51   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1183 ; 52   |
                             1184 ; 53   |// LCD Message IDs
                             1185 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1186 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1187 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1188 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1189 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1190 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1191 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1192 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1193 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1194 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1195 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1196 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1197 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1198 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1199 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1200 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1201 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1202 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1203 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1204 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1205 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1206 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1207 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1208 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1209 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1210 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1211 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1212 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1213 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1214 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1215 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1216 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1217 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1218 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1219 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1220 ; 89   |//Param1 = left
                             1221 ; 90   |//Param2 = top
                             1222 ; 91   |//Param3 = right
                             1223 ; 92   |//Param4 = bottom
                             1224 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1225 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1226 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1227 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1228 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1229 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1230 ; 99   |
                             1231 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1232 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1233 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1234 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1235 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1236 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1237 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1238 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1239 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1240 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1241 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1242 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1243 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1244 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1245 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1246 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1247 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1248 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1249 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1250 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1251 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1252 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1253 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1254 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1255 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1256 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1257 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1258 ; 127  |
                             1259 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1260 ; 129  |
                             1261 ; 130  |#if defined(CLCD_16BIT)
                             1262 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1263 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1264 ; 133  |
                             1265 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1266 ; 135  |#else 
                             1267 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1268 ; 137  |#endif
                             1269 ; 138  |
                             1270 ; 139  |// If you change the LCD message ID's then you must
                             1271 ; 140  |// also change the jump table in lcdapi.asm
                             1272 ; 141  |
                             1273 ; 142  |// Character LCD Message IDs
                             1274 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1275 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1276 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1277 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1278 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1279 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1280 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1281 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1282 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1283 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1284 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1285 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1286 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1287 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1288 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1289 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1290 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1291 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1292 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1293 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1294 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1295 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1296 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1297 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1298 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1299 ; 168  |// also change the jump table in lcdapi.asm
                             1300 ; 169  |
                             1301 ; 170  |// Decoder Message IDs
                             1302 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1303 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1304 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1305 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1306 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1307 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1308 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1309 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1310 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1311 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1312 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1313 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1314 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1315 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1316 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1317 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1318 ; 187  |// If you change the Decoder message ID's, then you must
                             1319 ; 188  |// also change the jump table in decoder_overlay.asm
                             1320 ; 189  |// and in dec_adpcm_overlay.asm.
                             1321 ; 190  |
                             1322 ; 191  |// Encoder Message IDs
                             1323 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1324 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1325 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1326 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1327 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1328 ; 197  |// If you change the Encoder message ID's, then you must
                             1329 ; 198  |// also change the jump table in all encoder overlay modules.
                             1330 ; 199  |
                             1331 ; 200  |// Parser Message IDs
                             1332 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1333 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1334 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1335 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1336 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1337 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1338 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1339 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1340 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1341 ; 210  |// If you change the Parser message ID's, then you must
                             1342 ; 211  |// also change the jump table in parser.asm
                             1343 ; 212  |
                             1344 ; 213  |// Button Message IDs
                             1345 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1346 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1347 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1348 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1349 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1350 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1351 ; 220  |
                             1352 ; 221  |// Mixer Message IDs
                             1353 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1354 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1355 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1356 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1357 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1358 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1359 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1360 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1361 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1362 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1363 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1364 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1365 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1366 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1367 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1368 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1369 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1370 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1371 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1372 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1373 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1374 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1375 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1376 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1377 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1378 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1379 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1380 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1381 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1382 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1383 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1384 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1385 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1386 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1387 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1388 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1389 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1390 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1391 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1392 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1393 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1394 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1395 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1396 ; 265  |// If you change the mixer message ID's then you must
                             1397 ; 266  |// also change the jump table in mixer.asm
                             1398 ; 267  |#define MIXER_ON 0
                             1399 ; 268  |#define MIXER_OFF 1
                             1400 ; 269  |
                             1401 ; 270  |
                             1402 ; 271  |// System Message IDs
                             1403 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1404 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1405 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1406 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1407 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1408 ; 277  |// If you change the system message ID's then you must
                             1409 ; 278  |// also change the jump table in systemapi.asm
                             1410 ; 279  |
                             1411 ; 280  |// Menu IDs
                             1412 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1413 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1414 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1415 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1416 ; 285  |//sub parameters for this message:
                             1417 ; 286  |#define RECORDER_START 0
                             1418 ; 287  |#define RECORDER_PAUSE 0x2000
                             1419 ; 288  |#define RECORDER_RESUME 0x4000
                             1420 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1421 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1422 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1423 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1424 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1425 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1426 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1427 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1428 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1429 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1430 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1431 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1432 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1433 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1434 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1435 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1436 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1437 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1438 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1439 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1440 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1441 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1442 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1443 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1444 ; 313  |
                             1445 ; 314  |// Note that other versions of this file have different msg equates.
                             1446 ; 315  |// If you change the system message ID's then you must
                             1447 ; 316  |// also change the jump table in all menu *.asm
                             1448 ; 317  |
                             1449 ; 318  |// LED Message IDs
                             1450 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1451 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1452 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1453 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1454 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1455 ; 324  |// If you change the LeD message ID's then you must
                             1456 ; 325  |// also change the jump table in ledapi.asm
                             1457 ; 326  |
                             1458 ; 327  |#if (!defined(REMOVE_FM))
                             1459 ; 328  |// FM Tuner Message IDs
                             1460 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1461 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1462 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1463 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1464 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1465 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1466 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1467 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1468 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1469 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1470 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1471 ; 340  |//one parameter--the sensitivity in uV
                             1472 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1473 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1474 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1475 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1476 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1477 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1478 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1479 ; 348  |#endif
                             1480 ; 349  |
                             1481 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1482 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1483 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1484 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1485 ; 354  |
                             1486 ; 355  |
                             1487 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1488 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1489 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1490 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1491 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1492 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1493 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1494 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1495 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1496 ; 365  |
                             1497 ; 366  |#if (defined(USE_PLAYLIST3))
                             1498 ; 367  |// Music Library
                             1499 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1500 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1501 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1502 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1503 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1504 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1505 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1506 ; 375  |
                             1507 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1508 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1509 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1510 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1511 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1512 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1513 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1514 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1515 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1516 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1517 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1518 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1519 ; 388  |
                             1520 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1521 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1522 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1523 ; 392  |
                             1524 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1525 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1526 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1527 ; 396  |
                             1528 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1529 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1530 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1531 ; 400  |
                             1532 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1533 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1534 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1535 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1536 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1537 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1538 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1539 ; 408  |
                             1540 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1541 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1542 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1543 ; 412  |
                             1544 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1545 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1546 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1547 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1548 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1549 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1550 ; 419  |
                             1551 ; 420  |#if defined(USE_PLAYLIST5)
                             1552 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1553 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1554 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1555 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1556 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1557 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1558 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1559 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1560 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1561 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1562 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1563 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1564 ; 433  |
                             1565 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1566 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1567 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1568 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1569 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1570 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1571 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1572 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1573 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1574 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1575 ; 444  |// Events
                             1576 ; 445  |// No event
                             1577 ; 446  |#define EVENT_NONE 0x000001   
                             1578 ; 447  |// A message has been posted
                             1579 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1580 ; 449  |// Run if wait time elapsed
                             1581 ; 450  |#define EVENT_TIMER 0x000004   
                             1582 ; 451  |// Run if a button event occured
                             1583 ; 452  |#define EVENT_BUTTON 0x000008   
                             1584 ; 453  |// Run if a background event occured
                             1585 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1586 ; 455  |// The executive should immediately repeat this module
                             1587 ; 456  |#define EVENT_REPEAT 0x000020   
                             1588 ; 457  |// Run the module's init routine
                             1589 ; 458  |#define EVENT_INIT 0x800000   
                             1590 ; 459  |
                             1591 ; 460  |#define EVENT_NONE_BITPOS 0
                             1592 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1593 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1594 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1595 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1596 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1597 ; 466  |#define EVENT_INIT_BITPOS 23
                             1598 ; 467  |
                             1599 ; 468  |// Parser Message Buffers
                             1600 ; 469  |#define ParserPlayBit 0
                             1601 ; 470  |#define ButtonPressBit 1
                             1602 ; 471  |#define ParserRwndBit 1
                             1603 ; 472  |#define ParserFfwdBit 2
                             1604 ; 473  |
                             1605 ; 474  |//NextSong Message Parameters
                             1606 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1607 ; 476  |#define NEXT_SONG 2             
                             1608 ; 477  |// ButtonPressBit1 cleared
                             1609 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1610 ; 479  |// ButtonPressBit1 set
                             1611 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1612 ; 481  |// NextSong + Ffwd
                             1613 ; 482  |#define NEXT_SONG_FFWD 4          
                             1614 ; 483  |
                             1615 ; 484  |//PrevSong Message Parameters
                             1616 ; 485  |// PrevSong + Stopped
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1617 ; 486  |#define PREV_SONG 0          
                             1618 ; 487  |// PrevSong + Play
                             1619 ; 488  |#define PREV_SONG_PLAY 1          
                             1620 ; 489  |// PrevSong + Rwnd
                             1621 ; 490  |#define PREV_SONG_RWND 2          
                             1622 ; 491  |
                             1623 ; 492  |
                             1624 ; 493  |
                             1625 ; 494  |
                             1626 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1627 ; 496  |
                             1628 ; 497  |
                             1629 
                             1631 
                             1632 ; 11   |#include "resource.h"
                             1633 
                             1635 
                             1636 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1637 ; 2    |//  Do not edit it directly.
                             1638 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1639 ; 4    |
                             1640 ; 5    |
                             1641 ; 6    |
                             1642 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1643 ; 8    |//  Do not edit it directly.
                             1644 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1645 ; 10   |
                             1646 ; 11   |
                             1647 ; 12   |
                             1648 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1649 ; 14   |//  Do not edit it directly.
                             1650 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1651 ; 16   |
                             1652 ; 17   |
                             1653 ; 18   |
                             1654 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1655 ; 20   |//  Do not edit it directly.
                             1656 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1657 ; 22   |
                             1658 ; 23   |
                             1659 ; 24   |
                             1660 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1661 ; 26   |//  Do not edit it directly.
                             1662 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1663 ; 28   |
                             1664 ; 29   |
                             1665 ; 30   |
                             1666 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1667 ; 32   |//  Do not edit it directly.
                             1668 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1669 ; 34   |
                             1670 ; 35   |
                             1671 ; 36   |
                             1672 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1673 ; 38   |//  Do not edit it directly.
                             1674 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1675 ; 40   |
                             1676 ; 41   |
                             1677 ; 42   |
                             1678 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1679 ; 44   |//  Do not edit it directly.
                             1680 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1681 ; 46   |
                             1682 ; 47   |
                             1683 ; 48   |
                             1684 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1685 ; 50   |//  Do not edit it directly.
                             1686 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1687 ; 52   |
                             1688 ; 53   |
                             1689 ; 54   |
                             1690 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1691 ; 56   |//  Do not edit it directly.
                             1692 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1693 ; 58   |
                             1694 ; 59   |
                             1695 ; 60   |
                             1696 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1697 ; 62   |//  Do not edit it directly.
                             1698 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1699 ; 64   |
                             1700 ; 65   |
                             1701 ; 66   |
                             1702 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1703 ; 68   |//  Do not edit it directly.
                             1704 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1705 ; 70   |
                             1706 ; 71   |
                             1707 ; 72   |
                             1708 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1709 ; 74   |//  Do not edit it directly.
                             1710 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1711 ; 76   |
                             1712 ; 77   |
                             1713 ; 78   |
                             1714 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1715 ; 80   |//  Do not edit it directly.
                             1716 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1717 ; 82   |
                             1718 ; 83   |
                             1719 ; 84   |
                             1720 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1721 ; 86   |//  Do not edit it directly.
                             1722 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1723 ; 88   |
                             1724 ; 89   |
                             1725 ; 90   |
                             1726 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1727 ; 92   |//  Do not edit it directly.
                             1728 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1729 ; 94   |
                             1730 ; 95   |
                             1731 ; 96   |
                             1732 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1733 ; 98   |//  Do not edit it directly.
                             1734 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1735 ; 100  |
                             1736 ; 101  |
                             1737 ; 102  |
                             1738 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1739 ; 104  |//  Do not edit it directly.
                             1740 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1741 ; 106  |
                             1742 ; 107  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1743 ; 108  |
                             1744 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1745 ; 110  |//  Do not edit it directly.
                             1746 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1747 ; 112  |
                             1748 ; 113  |
                             1749 ; 114  |
                             1750 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1751 ; 116  |//  Do not edit it directly.
                             1752 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1753 ; 118  |
                             1754 ; 119  |
                             1755 ; 120  |
                             1756 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1757 ; 122  |//  Do not edit it directly.
                             1758 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1759 ; 124  |
                             1760 ; 125  |
                             1761 ; 126  |
                             1762 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1763 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1764 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1765 ; 130  |// LCD example resource listing
                             1766 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1767 ; 132  |
                             1768 ; 133  |#if (!defined(resources))
                             1769 ; 134  |#define resources 1
                             1770 ; 135  |
                             1771 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1772 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1773 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1774 ; 139  |
                             1775 ; 140  |#define VERSION_MAJOR 3
                             1776 ; 141  |#define VERSION_MIDDLE 200
                             1777 ; 142  |#define VERSION_MINOR 910
                             1778 ; 143  |
                             1779 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1780 ; 145  |#define NUMBER_OF_PRESETS 10
                             1781 ; 146  |
                             1782 ; 147  |
                             1783 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1784 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1785 ; 150  |//  the resource index cache if it was added.
                             1786 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1787 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1788 ; 153  |
                             1789 ; 154  |//$FILENAME searchdirectory.src
                             1790 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1791 ; 156  |//$FILENAME shortdirmatch.src
                             1792 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1793 ; 158  |//$FILENAME fopen.src
                             1794 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1795 ; 160  |//$FILENAME musicmenu.src
                             1796 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1797 ; 162  |//$FILENAME changepath.src
                             1798 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1799 ; 164  |//$FILENAME _openandverifyslot.src
                             1800 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1801 ; 166  |//$FILENAME _loadslot.src
                             1802 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1803 ; 168  |//$FILENAME getname.src
                             1804 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1805 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1806 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1807 ; 172  |//$FILENAME sethandleforsearch.src
                             1808 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1809 ; 174  |//$FILENAME wmaWrap.src
                             1810 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1811 ; 176  |//$FILENAME extractfilename.src
                             1812 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1813 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1814 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1815 ; 180  |//$FILENAME SoftTimerMod.src
                             1816 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1817 ; 182  |//$FILENAME GetShortfilename.src
                             1818 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1819 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1820 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1821 ; 186  |//$FILENAME playerstatemachine.src
                             1822 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1823 ; 188  |//$FILENAME SysMod.src
                             1824 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1825 ; 190  |//$FILENAME drm_b64_decodew.src
                             1826 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1827 ; 192  |//$FILENAME discardtrailigperiods.src
                             1828 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1829 ; 194  |//$FILENAME uppercase.src
                             1830 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1831 ; 196  |//$FILENAME strlength.src
                             1832 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1833 ; 198  |//$FILENAME ConverToShortname.src
                             1834 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1835 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1836 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1837 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1838 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1839 ; 204  |//$FILENAME drm_sst_closekey.src
                             1840 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1841 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1842 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1843 ; 208  |//$FILENAME freehandle.src
                             1844 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1845 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1846 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1847 ; 212  |//$FILENAME _parselicenseattributes.src
                             1848 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1849 ; 214  |//$FILENAME variablesecstategetorset.src
                             1850 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1851 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1852 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1853 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1854 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1855 ; 220  |//$FILENAME display.src
                             1856 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1857 ; 222  |//$FILENAME DisplayModule.src
                             1858 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1859 ; 224  |//$FILENAME extractpath.src
                             1860 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1861 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1862 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1863 ; 228  |//$FILENAME _getprivatekey.src
                             1864 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1865 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1866 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1867 ; 232  |//$FILENAME drm_hds_openslot.src
                             1868 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1869 ; 234  |//$FILENAME fclose.src
                             1870 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1871 ; 236  |//$FILENAME drm_cphr_init.src
                             1872 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1873 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1874 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1875 ; 240  |//$FILENAME drm_mgr_bind.src
                             1876 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1877 ; 242  |//$FILENAME _decryptcontentkey.src
                             1878 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1879 ; 244  |//$FILENAME drm_mac_inv32.src
                             1880 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1881 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1882 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1883 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1884 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1885 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1886 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1887 ; 252  |//$FILENAME effectsmodules.src
                             1888 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1889 ; 254  |//$FILENAME janusx.src
                             1890 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1891 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1892 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1893 ; 258  |//$FILENAME eval.src
                             1894 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1895 ; 260  |//$FILENAME _verifyslothash.src
                             1896 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1897 ; 262  |//$FILENAME januscommon.src
                             1898 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1899 ; 264  |//$FILENAME changecase.src
                             1900 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1901 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1902 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1903 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1904 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1905 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1906 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1907 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1908 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1909 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1910 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1911 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1912 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1913 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1914 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1915 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1916 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1917 ; 282  |//$FILENAME oem_writefile.src
                             1918 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1919 ; 284  |//$FILENAME drm_sst_getdata.src
                             1920 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1921 ; 286  |//$FILENAME updatehandlemode.src
                             1922 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1923 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1924 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1925 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1926 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1927 ; 292  |//$FILENAME doplay_p.src
                             1928 ; 293  |#define RSRC_DOPLAY_P 70    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1929 ; 294  |//$FILENAME fatwritep.src
                             1930 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1931 ; 296  |//$FILENAME findfirst.src
                             1932 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1933 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1934 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1935 ; 300  |//$FILENAME changetorootdirectory.src
                             1936 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1937 ; 302  |//$FILENAME _findkeypair.src
                             1938 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1939 ; 304  |//$FILENAME variablemachinegetorset.src
                             1940 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1941 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1942 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1943 ; 308  |//$FILENAME getlspubkey.src
                             1944 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1945 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1946 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1947 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1948 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1949 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1950 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1951 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1952 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1953 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1954 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1955 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1956 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1957 ; 322  |//$FILENAME aes_enc.src
                             1958 ; 323  |#define RSRC_AES_ENC 85    
                             1959 ; 324  |//$FILENAME getprivkey.src
                             1960 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1961 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1962 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1963 ; 328  |//$FILENAME playlist_codebank.src
                             1964 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1965 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1966 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1967 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1968 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1969 ; 334  |//$FILENAME _getdevicecert.src
                             1970 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1971 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1972 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1973 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1974 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1975 ; 340  |//$FILENAME _basicheaderchecks.src
                             1976 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1977 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1978 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1979 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1980 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1981 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1982 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1983 ; 348  |//$FILENAME drm_lst_open.src
                             1984 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1985 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1986 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1987 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1988 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1989 ; 354  |//$FILENAME oem_openfile.src
                             1990 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1991 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1992 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1993 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1994 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1995 ; 360  |//$FILENAME _applydiffstostore.src
                             1996 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1997 ; 362  |//$FILENAME drm_sst_setdata.src
                             1998 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             1999 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             2000 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             2001 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2002 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2003 ; 368  |//$FILENAME playerlib_extra.src
                             2004 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2005 ; 370  |//$FILENAME wmaCommon.src
                             2006 ; 371  |#define RSRC_WMA_COMMON 109    
                             2007 ; 372  |//$FILENAME wmainit.src
                             2008 ; 373  |#define RSRC_WMA_INIT 110    
                             2009 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2010 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2011 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2012 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2013 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2014 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2015 ; 380  |//$FILENAME drm_hds_closestore.src
                             2016 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2017 ; 382  |//$FILENAME _hdsloadsrn.src
                             2018 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2019 ; 384  |//$FILENAME _loadproritizedlist.src
                             2020 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2021 ; 386  |//$FILENAME drm_lst_initenum.src
                             2022 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2023 ; 388  |//$FILENAME _loadattributesintocache.src
                             2024 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2025 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2026 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2027 ; 392  |
                             2028 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2029 ; 394  |//  Menu Modules (codebanks)
                             2030 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2031 ; 396  |//$FILENAME mainmenu.src
                             2032 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2033 ; 398  |//$FILENAME displaylists.src
                             2034 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2035 ; 400  |
                             2036 ; 401  |//$FILENAME voicemenu.src
                             2037 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2038 ; 403  |//$FILENAME fmtunermenu.src
                             2039 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2040 ; 405  |//$FILENAME recorderstatemachine.src
                             2041 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2042 ; 407  |
                             2043 ; 408  |//$FILENAME eqmenu.src
                             2044 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2045 ; 410  |//$FILENAME playmodemenu.src
                             2046 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2047 ; 412  |//$FILENAME contrastmenu.src
                             2048 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2049 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2050 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2051 ; 416  |//$FILENAME timedatemenu.src
                             2052 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2053 ; 418  |//$FILENAME settimemenu.src
                             2054 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2055 ; 420  |//$FILENAME setdatemenu.src
                             2056 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2057 ; 422  |//$FILENAME settingsmenu.src
                             2058 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2059 ; 424  |//$FILENAME string_system_menu.src
                             2060 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2061 ; 426  |//$FILENAME deletemenu.src
                             2062 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2063 ; 428  |//$FILENAME aboutmenu.src
                             2064 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2065 ; 430  |
                             2066 ; 431  |//$FILENAME spectrogram.src
                             2067 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2068 ; 433  |
                             2069 ; 434  |//$FILENAME motionvideomenu.src
                             2070 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2071 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2072 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2073 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2074 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2075 ; 440  |//$FILENAME jpegmanualmenu.src
                             2076 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2077 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2078 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2079 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2080 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2081 ; 446  |//$FILENAME albumartmenu.src
                             2082 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2083 ; 448  |//$FILENAME jpegfileutilextra.src
                             2084 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2085 ; 450  |
                             2086 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2087 ; 452  |// General Modules
                             2088 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2089 ; 454  |//$FILENAME MixMod.src
                             2090 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2091 ; 456  |//$FILENAME TunerModule.src
                             2092 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2093 ; 458  |//$FILENAME geqoverlay.src
                             2094 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2095 ; 460  |
                             2096 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2097 ; 462  |// Decoders/Encoders
                             2098 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2099 ; 464  |//$FILENAME DecMod.src
                             2100 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2101 ; 466  |//$FILENAME mp3p.src
                             2102 ; 467  |#define RSRC_MP3P_CODE 149    
                             2103 ; 468  |//$FILENAME mp3x.src
                             2104 ; 469  |#define RSRC_MP3X_CODE 150    
                             2105 ; 470  |//$FILENAME mp3y.src
                             2106 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2107 ; 472  |//$FILENAME janusp.src
                             2108 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2109 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2110 ; 475  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2111 ; 476  |//$FILENAME decadpcmimamod.src
                             2112 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2113 ; 478  |//$FILENAME dec_adpcmp.src
                             2114 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2115 ; 480  |//$FILENAME dec_adpcmx.src
                             2116 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2117 ; 482  |//$FILENAME dec_adpcmy.src
                             2118 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2119 ; 484  |
                             2120 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2121 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2122 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2123 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2124 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2125 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2126 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2127 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2128 ; 493  |
                             2129 ; 494  |//$FILENAME encadpcmimamod.src
                             2130 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2131 ; 496  |//$FILENAME enc_adpcmp.src
                             2132 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2133 ; 498  |//$FILENAME enc_adpcmx.src
                             2134 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2135 ; 500  |//$FILENAME enc_adpcmy.src
                             2136 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2137 ; 502  |
                             2138 ; 503  |//$FILENAME jpeg_p.src
                             2139 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2140 ; 505  |//$FILENAME jpeg_x.src
                             2141 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2142 ; 507  |//$FILENAME jpeg_y.src
                             2143 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2144 ; 509  |//$FILENAME jpeg2_y.src
                             2145 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2146 ; 511  |//$FILENAME bmp2_y.src
                             2147 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2148 ; 513  |//$FILENAME bmp_p.src
                             2149 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2150 ; 515  |
                             2151 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2152 ; 517  |//$FILENAME smvjpeg_x.src
                             2153 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2154 ; 519  |//$FILENAME smvjpeg_y.src
                             2155 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2156 ; 521  |
                             2157 ; 522  |
                             2158 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2159 ; 524  |// System Settings
                             2160 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2161 ; 526  |//$FILENAME settings.src
                             2162 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2163 ; 528  |
                             2164 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2165 ; 530  |// Media Device Drivers
                             2166 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2167 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2168 ; 533  |//$FILENAME null.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2169 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2170 ; 535  |//$FILENAME null.src
                             2171 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2172 ; 537  |
                             2173 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2174 ; 539  |//  PlayState resources
                             2175 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2176 ; 541  |//$FILENAME play_icon_with_border.src
                             2177 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2178 ; 543  |//$FILENAME pause_icon_with_border.src
                             2179 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2180 ; 545  |//$FILENAME stop_icon_with_border.src
                             2181 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2182 ; 547  |//$FILENAME record_icon_with_border.src
                             2183 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2184 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2185 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2186 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2187 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2188 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2189 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2190 ; 555  |
                             2191 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2192 ; 557  |//  PlayMode resources
                             2193 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2194 ; 559  |//$FILENAME repeatall_icon.src
                             2195 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2196 ; 561  |//$FILENAME repeatsong_icon.src
                             2197 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2198 ; 563  |//$FILENAME shuffle_icon.src
                             2199 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2200 ; 565  |//$FILENAME random_icon.src
                             2201 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2202 ; 567  |//$FILENAME repeatallclear_icon.src
                             2203 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2204 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2205 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2206 ; 571  |//$FILENAME shuffleclear_icon.src
                             2207 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2208 ; 573  |
                             2209 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2210 ; 575  |//  Battery Status
                             2211 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2212 ; 577  |//$FILENAME battery_00.src
                             2213 ; 578  |#define RSRC_BATTERY_00 190    
                             2214 ; 579  |//$FILENAME battery_01.src
                             2215 ; 580  |#define RSRC_BATTERY_01 191    
                             2216 ; 581  |//$FILENAME battery_02.src
                             2217 ; 582  |#define RSRC_BATTERY_02 192    
                             2218 ; 583  |//$FILENAME battery_03.src
                             2219 ; 584  |#define RSRC_BATTERY_03 193    
                             2220 ; 585  |//$FILENAME battery_04.src
                             2221 ; 586  |#define RSRC_BATTERY_04 194    
                             2222 ; 587  |//$FILENAME battery_05.src
                             2223 ; 588  |#define RSRC_BATTERY_05 195    
                             2224 ; 589  |//$FILENAME battery_06.src
                             2225 ; 590  |#define RSRC_BATTERY_06 196    
                             2226 ; 591  |//$FILENAME battery_07.src
                             2227 ; 592  |#define RSRC_BATTERY_07 197    
                             2228 ; 593  |//$FILENAME battery_08.src
                             2229 ; 594  |#define RSRC_BATTERY_08 198    
                             2230 ; 595  |//$FILENAME battery_09.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2231 ; 596  |#define RSRC_BATTERY_09 199    
                             2232 ; 597  |//$FILENAME battery_10.src
                             2233 ; 598  |#define RSRC_BATTERY_10 200    
                             2234 ; 599  |
                             2235 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2236 ; 601  |//  System Icons
                             2237 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2238 ; 603  |//$FILENAME disk_small.src
                             2239 ; 604  |#define RSRC_DISK_ICON 201    
                             2240 ; 605  |//$FILENAME lock_small.src
                             2241 ; 606  |#define RSRC_LOCK_ICON 202    
                             2242 ; 607  |//$FILENAME icon_music_mode.src
                             2243 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2244 ; 609  |//$FILENAME icon_voice_mode.src
                             2245 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2246 ; 611  |
                             2247 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2248 ; 613  |// Volume Bitmaps
                             2249 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2250 ; 615  |//$FILENAME icon_vol_00.src
                             2251 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2252 ; 617  |//$FILENAME icon_vol_01.src
                             2253 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2254 ; 619  |//$FILENAME icon_vol_02.src
                             2255 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2256 ; 621  |//$FILENAME icon_vol_03.src
                             2257 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2258 ; 623  |//$FILENAME icon_vol_04.src
                             2259 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2260 ; 625  |//$FILENAME icon_vol_05.src
                             2261 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2262 ; 627  |//$FILENAME icon_vol_06.src
                             2263 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2264 ; 629  |//$FILENAME icon_vol_07.src
                             2265 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2266 ; 631  |//$FILENAME icon_vol_08.src
                             2267 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2268 ; 633  |//$FILENAME icon_vol_09.src
                             2269 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2270 ; 635  |//$FILENAME icon_vol_10.src
                             2271 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2272 ; 637  |//$FILENAME icon_vol_11.src
                             2273 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2274 ; 639  |//$FILENAME icon_vol_12.src
                             2275 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2276 ; 641  |//$FILENAME icon_vol_13.src
                             2277 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2278 ; 643  |//$FILENAME icon_vol_14.src
                             2279 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2280 ; 645  |//$FILENAME icon_vol_15.src
                             2281 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2282 ; 647  |//$FILENAME icon_vol_16.src
                             2283 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2284 ; 649  |//$FILENAME icon_vol_17.src
                             2285 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2286 ; 651  |//$FILENAME icon_vol_18.src
                             2287 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2288 ; 653  |//$FILENAME icon_vol_19.src
                             2289 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2290 ; 655  |//$FILENAME icon_vol_20.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2291 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2292 ; 657  |//$FILENAME icon_vol_21.src
                             2293 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2294 ; 659  |//$FILENAME icon_vol_22.src
                             2295 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2296 ; 661  |//$FILENAME icon_vol_23.src
                             2297 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2298 ; 663  |//$FILENAME icon_vol_24.src
                             2299 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2300 ; 665  |//$FILENAME icon_vol_25.src
                             2301 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2302 ; 667  |//$FILENAME icon_vol_26.src
                             2303 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2304 ; 669  |//$FILENAME icon_vol_27.src
                             2305 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2306 ; 671  |//$FILENAME icon_vol_28.src
                             2307 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2308 ; 673  |//$FILENAME icon_vol_29.src
                             2309 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2310 ; 675  |//$FILENAME icon_vol_30.src
                             2311 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2312 ; 677  |//$FILENAME icon_vol_31.src
                             2313 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2314 ; 679  |
                             2315 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2316 ; 681  |// Splash Screen Stuff
                             2317 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2318 ; 683  |//$FILENAME st_bw1.src
                             2319 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2320 ; 685  |//$FILENAME siglogo1.src
                             2321 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2322 ; 687  |//$FILENAME siglogo2.src
                             2323 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2324 ; 689  |//$FILENAME siglogo3.src
                             2325 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2326 ; 691  |//$FILENAME siglogo4.src
                             2327 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2328 ; 693  |//$FILENAME siglogo5.src
                             2329 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2330 ; 695  |//$FILENAME siglogo6.src
                             2331 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2332 ; 697  |//$FILENAME siglogo7.src
                             2333 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2334 ; 699  |//$FILENAME siglogo8.src
                             2335 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2336 ; 701  |//$FILENAME siglogo9.src
                             2337 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2338 ; 703  |//$FILENAME siglogo10.src
                             2339 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2340 ; 705  |//$FILENAME siglogo11.src
                             2341 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2342 ; 707  |//$FILENAME siglogo12.src
                             2343 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2344 ; 709  |//$FILENAME siglogo13.src
                             2345 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2346 ; 711  |//$FILENAME siglogo.src
                             2347 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2348 ; 713  |
                             2349 ; 714  |//$FILENAME locked.src
                             2350 ; 715  |#define RSRC_LOCKED_SCREEN 252    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2351 ; 716  |
                             2352 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2353 ; 718  |//  Shutdown
                             2354 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2355 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2356 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2357 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2358 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2359 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2360 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2361 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2362 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2363 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2364 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2365 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2366 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2367 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2368 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2369 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2370 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2371 ; 736  |
                             2372 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2373 ; 738  |// EQ
                             2374 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2375 ; 740  |//$FILENAME eq_clear_icon.src
                             2376 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2377 ; 742  |//$FILENAME rock_icon.src
                             2378 ; 743  |#define RSRC_ROCK_ICON 262    
                             2379 ; 744  |//$FILENAME jazz_icon.src
                             2380 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2381 ; 746  |//$FILENAME classic_icon.src
                             2382 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2383 ; 748  |//$FILENAME pop_icon.src
                             2384 ; 749  |#define RSRC_POP_ICON 265    
                             2385 ; 750  |//$FILENAME custom_icon.src
                             2386 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2387 ; 752  |
                             2388 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2389 ; 754  |// AB
                             2390 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2391 ; 756  |//$FILENAME ab_mark_a.src
                             2392 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2393 ; 758  |//$FILENAME ab_mark_b.src
                             2394 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2395 ; 760  |
                             2396 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2397 ; 762  |// Menu Display Resources
                             2398 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2399 ; 764  |//$FILENAME string_music_menu.src
                             2400 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2401 ; 766  |//$FILENAME string_mvideo_menu.src
                             2402 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2403 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2404 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2405 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2406 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2407 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2408 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2409 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2410 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2411 ; 776  |//$FILENAME string_voice_menu.src
                             2412 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2413 ; 778  |//$FILENAME string_audible_menu.src
                             2414 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2415 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2416 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2417 ; 782  |//$FILENAME string_settings_menu.src
                             2418 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2419 ; 784  |//$FILENAME string_eq_menu.src
                             2420 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2421 ; 786  |//$FILENAME string_playmode_menu.src
                             2422 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2423 ; 788  |//$FILENAME string_contrast_menu.src
                             2424 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2425 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2426 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2427 ; 792  |//$FILENAME string_time_date_menu.src
                             2428 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2429 ; 794  |//$FILENAME string_set_time_menu.src
                             2430 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2431 ; 796  |//$FILENAME string_set_date_menu.src
                             2432 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2433 ; 798  |//$FILENAME string_exit_menu.src
                             2434 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2435 ; 800  |//$FILENAME string_rock_menu.src
                             2436 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2437 ; 802  |//$FILENAME string_pop_menu.src
                             2438 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2439 ; 804  |//$FILENAME string_classic_menu.src
                             2440 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2441 ; 806  |//$FILENAME string_normal_menu.src
                             2442 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2443 ; 808  |//$FILENAME string_jazz_menu.src
                             2444 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2445 ; 810  |//$FILENAME string_repeat1_menu.src
                             2446 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2447 ; 812  |//$FILENAME string_repeatall_menu.src
                             2448 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2449 ; 814  |//$FILENAME string_shuffle_menu.src
                             2450 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2451 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2452 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2453 ; 818  |//$FILENAME string_disable_menu.src
                             2454 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2455 ; 820  |//$FILENAME string_1min_menu.src
                             2456 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2457 ; 822  |//$FILENAME string_2min_menu.src
                             2458 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2459 ; 824  |//$FILENAME string_5min_menu.src
                             2460 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2461 ; 826  |//$FILENAME string_10min_menu.src
                             2462 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2463 ; 828  |//$FILENAME string_system_menu.src
                             2464 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2465 ; 830  |//$FILENAME string_about_menu.src
                             2466 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2467 ; 832  |//$FILENAME string_delete_menu.src
                             2468 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2469 ; 834  |//$FILENAME string_record_menu.src
                             2470 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2471 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2472 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2473 ; 838  |
                             2474 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2475 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2476 ; 841  |
                             2477 ; 842  |//$FILENAME string_mb.src
                             2478 ; 843  |#define RSRC_STRING_MB 307    
                             2479 ; 844  |
                             2480 ; 845  |//$FILENAME internal_media.src
                             2481 ; 846  |#define RSRC_INT_MEDIA 308    
                             2482 ; 847  |//$FILENAME external_media.src
                             2483 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2484 ; 849  |
                             2485 ; 850  |//$FILENAME about_title.src
                             2486 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2487 ; 852  |//$FILENAME player_name.src
                             2488 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2489 ; 854  |
                             2490 ; 855  |//$FILENAME settings_title.src
                             2491 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2492 ; 857  |//$FILENAME jpeg_display_title.src
                             2493 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2494 ; 859  |//$FILENAME erase_title.src
                             2495 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2496 ; 861  |
                             2497 ; 862  |//$FILENAME del_warning_no.src
                             2498 ; 863  |#define RSRC_DELETE_NO 315    
                             2499 ; 864  |//$FILENAME del_warning_yes.src
                             2500 ; 865  |#define RSRC_DELETE_YES 316    
                             2501 ; 866  |//$FILENAME del_warning_line1.src
                             2502 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2503 ; 868  |//$FILENAME del_warning_line2.src
                             2504 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2505 ; 870  |//$FILENAME lowbattery.src
                             2506 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2507 ; 872  |//$FILENAME vbr.src
                             2508 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2509 ; 874  |
                             2510 ; 875  |//$FILENAME string_song.src
                             2511 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2512 ; 877  |//$FILENAME string_voice.src
                             2513 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2514 ; 879  |
                             2515 ; 880  |//$FILENAME time_date_title.src
                             2516 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2517 ; 882  |//$FILENAME set_time_title.src
                             2518 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2519 ; 884  |//$FILENAME set_date_title.src
                             2520 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2521 ; 886  |//$FILENAME string_searching.src
                             2522 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2523 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2524 ; 889  |//  Save Changes
                             2525 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2526 ; 891  |//$FILENAME save_changes_yes.src
                             2527 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2528 ; 893  |//$FILENAME save_changes_no.src
                             2529 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2530 ; 895  |//$FILENAME save_changes_cancel.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2531 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2532 ; 897  |//$FILENAME save_changes_clear.src
                             2533 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2534 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2535 ; 900  |//  Contrast
                             2536 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2537 ; 902  |//$FILENAME contrast_title.src
                             2538 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2539 ; 904  |//$FILENAME contrast_frame.src
                             2540 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2541 ; 906  |//$FILENAME contrast_level0.src
                             2542 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2543 ; 908  |//$FILENAME contrast_level1.src
                             2544 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2545 ; 910  |//$FILENAME contrast_level2.src
                             2546 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2547 ; 912  |//$FILENAME contrast_level3.src
                             2548 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2549 ; 914  |//$FILENAME contrast_level4.src
                             2550 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2551 ; 916  |//$FILENAME contrast_level5.src
                             2552 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2553 ; 918  |//$FILENAME contrast_level6.src
                             2554 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2555 ; 920  |//$FILENAME contrast_level7.src
                             2556 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2557 ; 922  |//$FILENAME contrast_level8.src
                             2558 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2559 ; 924  |//$FILENAME contrast_level9.src
                             2560 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2561 ; 926  |//$FILENAME contrast_level10.src
                             2562 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2563 ; 928  |
                             2564 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2565 ; 930  |// Funclets
                             2566 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2567 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2568 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2569 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2570 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2571 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2572 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2573 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2574 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2575 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2576 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2577 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2578 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2579 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2580 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2581 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2582 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2583 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2584 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2585 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2586 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2587 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2588 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2589 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2590 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2591 ; 956  |//$FILENAME Funclet_StartProject.src
                             2592 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2593 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2594 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2595 ; 960  |//$FILENAME null.src
                             2596 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2597 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2598 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2599 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2600 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2601 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2602 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2603 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2604 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2605 ; 970  |//$FILENAME null.src
                             2606 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2607 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2608 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2609 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2610 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2611 ; 976  |//$FILENAME null.src
                             2612 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2613 ; 978  |//$FILENAME null.src
                             2614 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2615 ; 980  |//$FILENAME null.src
                             2616 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2617 ; 982  |//$FILENAME null.src
                             2618 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2619 ; 984  |//$FILENAME null.src
                             2620 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2621 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2622 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2623 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2624 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2625 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2626 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2627 ; 992  |//$FILENAME null.src
                             2628 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2629 ; 994  |//$FILENAME null.src
                             2630 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2631 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2632 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2633 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2634 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2635 ; 1000 |///////////////////////////////////////////////////////////////
                             2636 ; 1001 |// Sanyo FM Tuner Fuclet
                             2637 ; 1002 |///////////////////////////////////////////////////////////////
                             2638 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                             2639 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                             2640 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                             2641 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                             2642 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                             2643 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2644 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                             2645 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2646 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                             2647 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                             2648 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                             2649 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                             2650 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                             2651 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2652 ; 1017 |
                             2653 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2654 ; 1019 |// WMA Resources
                             2655 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2656 ; 1021 |//$FILENAME wmaCore.src
                             2657 ; 1022 |#define RSRC_WMA_CORE 378    
                             2658 ; 1023 |//$FILENAME wmaMidLow.src
                             2659 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2660 ; 1025 |//$FILENAME wmaHigh.src
                             2661 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2662 ; 1027 |//$FILENAME wmaHighMid.src
                             2663 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2664 ; 1029 |//$FILENAME wmaMid.src
                             2665 ; 1030 |#define RSRC_WMA_MID 382    
                             2666 ; 1031 |//$FILENAME wmaLow.src
                             2667 ; 1032 |#define RSRC_WMA_LOW 383    
                             2668 ; 1033 |//$FILENAME wmaX1mem.src
                             2669 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2670 ; 1035 |//$FILENAME wmaYmem.src
                             2671 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2672 ; 1037 |//$FILENAME wmaLXmem.src
                             2673 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2674 ; 1039 |//$FILENAME wmaLYmem.src
                             2675 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2676 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2677 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2678 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2679 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2680 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2681 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2682 ; 1047 |//$FILENAME drmpdcommon.src
                             2683 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2684 ; 1049 |//$FILENAME januswmasupport.src
                             2685 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2686 ; 1051 |//$FILENAME wmalicenseinit.src
                             2687 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2688 ; 1053 |//$FILENAME wma_tables.src
                             2689 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2690 ; 1055 |//$FILENAME janus_tables.src
                             2691 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2692 ; 1057 |//$FILENAME wma_constants.src
                             2693 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2694 ; 1059 |//$FILENAME janus_constants.src
                             2695 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2696 ; 1061 |//$FILENAME janus_xmem.src
                             2697 ; 1062 |#define RSRC_JANUS_X 398    
                             2698 ; 1063 |//$FILENAME janusy_data.src
                             2699 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2700 ; 1065 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2701 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2702 ; 1067 |// Fonts -- these are last because they are very large
                             2703 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2704 ; 1069 |//$FILENAME font_table.src
                             2705 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2706 ; 1071 |//$FILENAME font_PGM.src
                             2707 ; 1072 |#define RSRC_PGM_8 401    
                             2708 ; 1073 |//$FILENAME font_SGMs.src
                             2709 ; 1074 |#define RSRC_SGMS_8 402    
                             2710 ; 1075 |//$FILENAME font_script_00.src
                             2711 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2712 ; 1077 |//$FILENAME font_scripts.src
                             2713 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2714 ; 1079 |//$FILENAME font_PDM.src
                             2715 ; 1080 |#define RSRC_PDM 405    
                             2716 ; 1081 |//$FILENAME font_SDMs.src
                             2717 ; 1082 |#define RSRC_SDMS 406    
                             2718 ; 1083 |//$FILENAME bitmap_warning.src
                             2719 ; 1084 |#define RSRC_WARNING 407    
                             2720 ; 1085 |//$FILENAME bitmap_device_full.src
                             2721 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2722 ; 1087 |
                             2723 ; 1088 |
                             2724 ; 1089 |//$FILENAME lcd_controller_init.src
                             2725 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2726 ; 1091 |
                             2727 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2728 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2729 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2730 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2731 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2732 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2733 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2734 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2735 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2736 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2737 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2738 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2739 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2740 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2741 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2742 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2743 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2744 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2745 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2746 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2747 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2748 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2749 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2750 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2751 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2752 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2753 ; 1118 |
                             2754 ; 1119 |
                             2755 ; 1120 |//$FILENAME sysrecord.src
                             2756 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2757 ; 1122 |
                             2758 ; 1123 |//$FILENAME string_record_settings.src
                             2759 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2760 ; 1125 |//$FILENAME string_sample_rate.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2761 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2762 ; 1127 |//$FILENAME string_encoder.src
                             2763 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2764 ; 1129 |//$FILENAME string_adpcm.src
                             2765 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2766 ; 1131 |//$FILENAME string_msadpcm.src
                             2767 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2768 ; 1133 |//$FILENAME string_imadpcm.src
                             2769 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2770 ; 1135 |//$FILENAME string_pcm.src
                             2771 ; 1136 |#define RSRC_STRING_PCM 430    
                             2772 ; 1137 |//$FILENAME string_internal.src
                             2773 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2774 ; 1139 |//$FILENAME string_external.src
                             2775 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2776 ; 1141 |//$FILENAME string_device.src
                             2777 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2778 ; 1143 |//$FILENAME string_source.src
                             2779 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2780 ; 1145 |//$FILENAME string_microphone.src
                             2781 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2782 ; 1147 |//$FILENAME string_linein.src
                             2783 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2784 ; 1149 |//$FILENAME string_bits.src
                             2785 ; 1150 |#define RSRC_STRING_BITS 437    
                             2786 ; 1151 |//$FILENAME string_4.src
                             2787 ; 1152 |#define RSRC_STRING_4 438    
                             2788 ; 1153 |//$FILENAME string_8.src
                             2789 ; 1154 |#define RSRC_STRING_8 439    
                             2790 ; 1155 |//$FILENAME string_16.src
                             2791 ; 1156 |#define RSRC_STRING_16 440    
                             2792 ; 1157 |//$FILENAME string_24.src
                             2793 ; 1158 |#define RSRC_STRING_24 441    
                             2794 ; 1159 |//$FILENAME string_fm.src
                             2795 ; 1160 |#define RSRC_STRING_FM 442    
                             2796 ; 1161 |//$FILENAME string_mono.src
                             2797 ; 1162 |#define RSRC_STRING_MONO 443    
                             2798 ; 1163 |//$FILENAME string_stereo.src
                             2799 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2800 ; 1165 |//$FILENAME string_8000hz.src
                             2801 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2802 ; 1167 |//$FILENAME string_11025hz.src
                             2803 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2804 ; 1169 |//$FILENAME string_16000hz.src
                             2805 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2806 ; 1171 |//$FILENAME string_22050hz.src
                             2807 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2808 ; 1173 |//$FILENAME string_32000hz.src
                             2809 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2810 ; 1175 |//$FILENAME string_44100hz.src
                             2811 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2812 ; 1177 |//$FILENAME string_48000hz.src
                             2813 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2814 ; 1179 |//$FILENAME string_channels.src
                             2815 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2816 ; 1181 |//$FILENAME string_spaces.src
                             2817 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2818 ; 1183 |//$FILENAME slider_bar.src
                             2819 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2820 ; 1185 |//$FILENAME slider_bar_inv.src
                             2821 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2822 ; 1187 |//$FILENAME slider_track.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2823 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2824 ; 1189 |//$FILENAME string_no_files.src
                             2825 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2826 ; 1191 |
                             2827 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2828 ; 1193 |//  Time and Date Resource Strings
                             2829 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2830 ; 1195 |//$FILENAME string_sunday.src
                             2831 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2832 ; 1197 |//$FILENAME string_monday.src
                             2833 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2834 ; 1199 |//$FILENAME string_tuesday.src
                             2835 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2836 ; 1201 |//$FILENAME string_wednesday.src
                             2837 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2838 ; 1203 |//$FILENAME string_thursday.src
                             2839 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2840 ; 1205 |//$FILENAME string_friday.src
                             2841 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2842 ; 1207 |//$FILENAME string_saturday.src
                             2843 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2844 ; 1209 |//$FILENAME string_am.src
                             2845 ; 1210 |#define RSRC_STRING_AM 465    
                             2846 ; 1211 |//$FILENAME string_pm.src
                             2847 ; 1212 |#define RSRC_STRING_PM 466    
                             2848 ; 1213 |//$FILENAME string_amclear.src
                             2849 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2850 ; 1215 |//$FILENAME string_slash.src
                             2851 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2852 ; 1217 |//$FILENAME string_colon.src
                             2853 ; 1218 |#define RSRC_STRING_COLON 469    
                             2854 ; 1219 |//$FILENAME string_12hour.src
                             2855 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2856 ; 1221 |//$FILENAME string_24hour.src
                             2857 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2858 ; 1223 |//$FILENAME string_format.src
                             2859 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2860 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2861 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2862 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2863 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2864 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2865 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2866 ; 1231 |//$FILENAME string_ok.src
                             2867 ; 1232 |#define RSRC_STRING_OK 476    
                             2868 ; 1233 |//$FILENAME string_cancel.src
                             2869 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2870 ; 1235 |//$FILENAME negative_sign.src
                             2871 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2872 ; 1237 |//$FILENAME string_dec_pt5.src
                             2873 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2874 ; 1239 |//$FILENAME string_dec_pt0.src
                             2875 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2876 ; 1241 |//$FILENAME string_db.src
                             2877 ; 1242 |#define RSRC_DB_STRING 481    
                             2878 ; 1243 |//$FILENAME string_hz2.src
                             2879 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2880 ; 1245 |
                             2881 ; 1246 |
                             2882 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2883 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2884 ; 1249 |//$FILENAME metadata_codebank.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2885 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2886 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2887 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2888 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2889 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2890 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2891 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2892 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2893 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2894 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2895 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2896 ; 1261 |
                             2897 ; 1262 |//$FILENAME delete_successful.src
                             2898 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2899 ; 1264 |//$FILENAME delete_error.src
                             2900 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2901 ; 1266 |//$FILENAME lic_expired.src
                             2902 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2903 ; 1268 |//$FILENAME id3v2_codebank.src
                             2904 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2905 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2906 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2907 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2908 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2909 ; 1274 |//$FILENAME lrc_codebank.src
                             2910 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2911 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2912 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2913 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2914 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2915 ; 1280 |//$FILENAME apicframe_codebank.src
                             2916 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2917 ; 1282 |
                             2918 ; 1283 |//$FILENAME exmediaerror1.src
                             2919 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2920 ; 1285 |//$FILENAME exmediaerror2.src
                             2921 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2922 ; 1287 |//$FILENAME inmediaerror1.src
                             2923 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2924 ; 1289 |
                             2925 ; 1290 |//$FILENAME backlight_title.src
                             2926 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2927 ; 1292 |//$FILENAME backlight_state_on.src
                             2928 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2929 ; 1294 |//$FILENAME backlight_state_off.src
                             2930 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2931 ; 1296 |//$FILENAME backlightmenu.src
                             2932 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2933 ; 1298 |//$FILENAME string_backlight_menu.src
                             2934 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2935 ; 1300 |
                             2936 ; 1301 |//$FILENAME enc_mp3mod.src
                             2937 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2938 ; 1303 |//$FILENAME enc_mp3p.src
                             2939 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2940 ; 1305 |//$FILENAME enc_mp3x.src
                             2941 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2942 ; 1307 |//$FILENAME enc_mp3y.src
                             2943 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2944 ; 1309 |//$FILENAME mp3_implementation.src
                             2945 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2946 ; 1311 |//$FILENAME string_mp3.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2947 ; 1312 |#define RSRC_STRING_MP3 513    
                             2948 ; 1313 |//$FILENAME string_all.src
                             2949 ; 1314 |#define RSRC_STRING_ALL 514    
                             2950 ; 1315 |
                             2951 ; 1316 |//$FILENAME mediastartup.src
                             2952 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2953 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2954 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2955 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2956 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2957 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2958 ; 1323 |
                             2959 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2960 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2961 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2962 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2963 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2964 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2965 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2966 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2967 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2968 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2969 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2970 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2971 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2972 ; 1337 |
                             2973 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2974 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2975 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2976 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2977 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2978 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2979 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2980 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2981 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2982 ; 1347 |
                             2983 ; 1348 |//$FILENAME vbr_codebank.src
                             2984 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2985 ; 1350 |
                             2986 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2987 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2988 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2989 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2990 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2991 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2992 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2993 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2994 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2995 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2996 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2997 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2998 ; 1363 |//$FILENAME string_recordtest_time300.src
                             2999 ; 1364 |#define RSRC_STRING_TIME300 525    
                             3000 ; 1365 |//$FILENAME string_recordtest_time600.src
                             3001 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3002 ; 1367 |
                             3003 ; 1368 |//$FILENAME test_title.src
                             3004 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3005 ; 1370 |//$FILENAME testmenu.src
                             3006 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3007 ; 1372 |
                             3008 ; 1373 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3009 ; 1374 |//$FILENAME mmcmediastartup.src
                             3010 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3011 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3012 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3013 ; 1378 |//$FILENAME mmcinfo.src
                             3014 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3015 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3016 ; 1381 |//$FILENAME mmcerase.src
                             3017 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3018 ; 1383 |
                             3019 ; 1384 |
                             3020 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3021 ; 1386 |
                             3022 ; 1387 |//$FILENAME mmcenumerate.src
                             3023 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3024 ; 1389 |//$FILENAME mmcresetdevice.src
                             3025 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3026 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3027 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3028 ; 1393 |//$FILENAME mmcprocesscid.src
                             3029 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3030 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3031 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3032 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3033 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3034 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3035 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3036 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3037 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3038 ; 1403 |
                             3039 ; 1404 |//$FILENAME mmcread.src
                             3040 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3041 ; 1406 |//$FILENAME mmcmediainit.src
                             3042 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3043 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3044 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3045 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3046 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3047 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3048 ; 1413 |
                             3049 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3050 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3051 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3052 ; 1417 |
                             3053 ; 1418 |
                             3054 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3055 ; 1420 |//  File system
                             3056 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3057 ; 1422 |//$FILENAME arrangefilename.src
                             3058 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3059 ; 1424 |//$FILENAME clearcluster.src
                             3060 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3061 ; 1426 |//$FILENAME createdirectory.src
                             3062 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3063 ; 1428 |//$FILENAME deletecontent.src
                             3064 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3065 ; 1430 |//$FILENAME deleterecord.src
                             3066 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3067 ; 1432 |//$FILENAME fastopen.src
                             3068 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3069 ; 1434 |//$FILENAME fcreate.src
                             3070 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3071 ; 1436 |//$FILENAME filegetattrib.src
                             3072 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3073 ; 1438 |//$FILENAME filegetdate.src
                             3074 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3075 ; 1440 |//$FILENAME filesetattrib.src
                             3076 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3077 ; 1442 |//$FILENAME filesetdate.src
                             3078 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3079 ; 1444 |//$FILENAME fsinit.src
                             3080 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3081 ; 1446 |//$FILENAME fsshutdown.src
                             3082 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3083 ; 1448 |//$FILENAME readdevicerecord.src
                             3084 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3085 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3086 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3087 ; 1452 |//$FILENAME setcwdhandle.src
                             3088 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3089 ; 1454 |//$FILENAME fsdriveinit.src
                             3090 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3091 ; 1456 |//$FILENAME fsclearBuf.src
                             3092 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3093 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3094 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                             3095 ; 1460 |//$FILENAME fgetfasthandle.src
                             3096 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3097 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3098 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3099 ; 1464 |//$FILENAME isfileopen.src
                             3100 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3101 ; 1466 |//$FILENAME iscurrworkdir.src
                             3102 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3103 ; 1468 |//$FILENAME chdir.src
                             3104 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3105 ; 1470 |//$FILENAME chdirFromOffset.src
                             3106 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3107 ; 1472 |//$FILENAME deletetree.src
                             3108 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3109 ; 1474 |//$FILENAME deleteallrecords.src
                             3110 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3111 ; 1476 |//$FILENAME cleardata.src
                             3112 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3113 ; 1478 |//$FILENAME changetolowleveldir.src
                             3114 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3115 ; 1480 |//$FILENAME getrecordnumber.src
                             3116 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3117 ; 1482 |//$FILENAME fileremove.src
                             3118 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3119 ; 1484 |//$FILENAME charactersearch.src
                             3120 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3121 ; 1486 |//$FILENAME stringcompare.src
                             3122 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3123 ; 1488 |//$FILENAME fopenw.src
                             3124 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3125 ; 1490 |//$FILENAME fremove.src
                             3126 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3127 ; 1492 |//$FILENAME fremovew.src
                             3128 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3129 ; 1494 |//$FILENAME mkdir.src
                             3130 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3131 ; 1496 |//$FILENAME mkdirw.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3132 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3133 ; 1498 |//$FILENAME rmdir.src
                             3134 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3135 ; 1500 |//$FILENAME rmdirw.src
                             3136 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3137 ; 1502 |//$FILENAME fgetc.src
                             3138 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3139 ; 1504 |//$FILENAME fgets.src
                             3140 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3141 ; 1506 |//$FILENAME fputc.src
                             3142 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3143 ; 1508 |//$FILENAME fputs.src
                             3144 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3145 ; 1510 |//$FILENAME arrangelongfilename.src
                             3146 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3147 ; 1512 |//$FILENAME convert_itoa.src
                             3148 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3149 ; 1514 |//$FILENAME createdirrecord.src
                             3150 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3151 ; 1516 |//$FILENAME chksum.src
                             3152 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3153 ; 1518 |//$FILENAME createshortdirrecord.src
                             3154 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3155 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3156 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3157 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3158 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3159 ; 1524 |//$FILENAME extractfilenamew.src
                             3160 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3161 ; 1526 |//$FILENAME extractpathw.src
                             3162 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3163 ; 1528 |//$FILENAME findfreerecord.src
                             3164 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3165 ; 1530 |//$FILENAME getnamew.src
                             3166 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3167 ; 1532 |//$FILENAME isdirectoryempty.src
                             3168 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3169 ; 1534 |//$FILENAME isshortnamevalid.src
                             3170 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3171 ; 1536 |//$FILENAME longdirmatch.src
                             3172 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3173 ; 1538 |//$FILENAME unicodetooem.src
                             3174 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3175 ; 1540 |//$FILENAME matchdirrecordw.src
                             3176 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3177 ; 1542 |//$FILENAME setcwd.src
                             3178 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3179 ; 1544 |//$FILENAME setshortfilename.src
                             3180 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3181 ; 1546 |//$FILENAME generatefilenametail.src
                             3182 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3183 ; 1548 |//$FILENAME dbcstounicode.src
                             3184 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3185 ; 1550 |//$FILENAME strcpy.src
                             3186 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3187 ; 1552 |//$FILENAME strcpyw.src
                             3188 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3189 ; 1554 |//$FILENAME strlengthw.src
                             3190 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3191 ; 1556 |//$FILENAME filesystempresent.src
                             3192 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3193 ; 1558 |//$FILENAME DataDriveInit.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3194 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3195 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3196 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3197 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3198 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3199 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3200 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3201 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3202 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3203 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3204 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3205 ; 1570 |//$FILENAME getvolumelabel.src
                             3206 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3207 ; 1572 |//$FILENAME setvolumelabel.src
                             3208 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3209 ; 1574 |//$FILENAME disk_full.src
                             3210 ; 1575 |#define RSRC_DISK_FULL 619    
                             3211 ; 1576 |//$FILENAME chkdskstartup.src
                             3212 ; 1577 |#define RSRC_CHECKDISK 620    
                             3213 ; 1578 |//$FILENAME chkdskstartupy.src
                             3214 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3215 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3216 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3217 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3218 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3219 ; 1584 |//$FILENAME string_bit_rate.src
                             3220 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3221 ; 1586 |//$FILENAME string_96000hz.src
                             3222 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3223 ; 1588 |//$FILENAME string_112000hz.src
                             3224 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3225 ; 1590 |//$FILENAME string_128000hz.src
                             3226 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3227 ; 1592 |//$FILENAME string_160000hz.src
                             3228 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3229 ; 1594 |//$FILENAME string_192000hz.src
                             3230 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3231 ; 1596 |//$FILENAME string_224000hz.src
                             3232 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3233 ; 1598 |//$FILENAME string_256000hz.src
                             3234 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3235 ; 1600 |//$FILENAME string_320000hz.src
                             3236 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3237 ; 1602 |//$FILENAME string_hz.src
                             3238 ; 1603 |#define RSRC_STRING_HZ 633    
                             3239 ; 1604 |//$FILENAME EncCommonp.src
                             3240 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3241 ; 1606 |//$FILENAME adc_adcx.src
                             3242 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3243 ; 1608 |//$FILENAME adc_adcy.src
                             3244 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3245 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3246 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3247 ; 1612 |//$FILENAME string_album.src
                             3248 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3249 ; 1614 |//$FILENAME string_encoder_song.src
                             3250 ; 1615 |#define RSRC_STRING_SONG 639    
                             3251 ; 1616 |//$FILENAME string_mode.src
                             3252 ; 1617 |#define RSRC_STRING_MODE 640    
                             3253 ; 1618 |
                             3254 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3255 ; 1620 |// display related
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3256 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3257 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3258 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3259 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3260 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3261 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3262 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3263 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3264 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3265 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3266 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3267 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3268 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3269 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3270 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3271 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3272 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3273 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3274 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3275 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3276 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3277 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3278 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3279 ; 1644 |
                             3280 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3281 ; 1646 |//WMDRM Related
                             3282 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3283 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3284 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3285 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3286 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3287 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3288 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3289 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3290 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3291 ; 1656 |//$FILENAME verifychecksum.src
                             3292 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3293 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3294 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3295 ; 1660 |//$FILENAME _performactions.src
                             3296 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3297 ; 1662 |//$FILENAME _processendofchain.src
                             3298 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3299 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3300 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3301 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3302 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3303 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3304 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3305 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3306 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3307 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3308 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3309 ; 1674 |//$FILENAME performoperation_part1.src
                             3310 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3311 ; 1676 |//$FILENAME performoperation_part2.src
                             3312 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3313 ; 1678 |//$FILENAME performoperation_part3.src
                             3314 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3315 ; 1680 |//$FILENAME performoperation_part4.src
                             3316 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3317 ; 1682 |//$FILENAME performoperation_part5.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3318 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3319 ; 1684 |//$FILENAME performoperation_part6.src
                             3320 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3321 ; 1686 |//$FILENAME isvalidfunction.src
                             3322 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3323 ; 1688 |//$FILENAME functiongetvalue.src
                             3324 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3325 ; 1690 |//$FILENAME globalsetvariable.src
                             3326 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3327 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3328 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3329 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3330 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3331 ; 1696 |//$FILENAME variableappgetorset.src
                             3332 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3333 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3334 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3335 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3336 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3337 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3338 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3339 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3340 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3341 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3342 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3343 ; 1708 |//$FILENAME drm_hds_init.src
                             3344 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3345 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3346 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3347 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3348 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3349 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3350 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3351 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3352 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3353 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3354 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3355 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3356 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3357 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3358 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3359 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3360 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3361 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3362 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3363 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3364 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3365 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3366 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3367 ; 1732 |//$FILENAME drm_lst_clean.src
                             3368 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3369 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3370 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3371 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3372 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3373 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3374 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3375 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3376 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3377 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3378 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3379 ; 1744 |//$FILENAME _writesrn.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3380 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3381 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3382 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3383 ; 1748 |//$FILENAME _writechildblockheader.src
                             3384 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3385 ; 1750 |//$FILENAME _readdatablockheader.src
                             3386 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3387 ; 1752 |//$FILENAME _writedatablockheader.src
                             3388 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3389 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3390 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3391 ; 1756 |//$FILENAME _hdsallocblock.src
                             3392 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3393 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3394 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3395 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3396 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3397 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3398 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3399 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3400 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3401 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3402 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3403 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3404 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3405 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3406 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3407 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3408 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3409 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3410 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3411 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3412 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3413 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3414 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3415 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3416 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3417 ; 1782 |//$FILENAME _hdsslotresize.src
                             3418 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3419 ; 1784 |//$FILENAME _isnull.src
                             3420 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3421 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3422 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3423 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3424 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3425 ; 1790 |//$FILENAME _readsrn.src
                             3426 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3427 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3428 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3429 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3430 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3431 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3432 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3433 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3434 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3435 ; 1800 |//$FILENAME drm_lst_close.src
                             3436 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3437 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3438 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3439 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3440 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3441 ; 1806 |//$FILENAME _processextensions.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3442 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3443 ; 1808 |//$FILENAME _processidlist.src
                             3444 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3445 ; 1810 |//$FILENAME _processexclusions.src
                             3446 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3447 ; 1812 |//$FILENAME _processinclusions.src
                             3448 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3449 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3450 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3451 ; 1816 |//$FILENAME _getopllevel.src
                             3452 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3453 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3454 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3455 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3456 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3457 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3458 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3459 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3460 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3461 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3462 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3463 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3464 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3465 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3466 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3467 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3468 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3469 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3470 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3471 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3472 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3473 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3474 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3475 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3476 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3477 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3478 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3479 ; 1844 |//$FILENAME overlappingdates.src
                             3480 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3481 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3482 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3483 ; 1848 |//$FILENAME neginfdate.src
                             3484 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3485 ; 1850 |//$FILENAME infdate.src
                             3486 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3487 ; 1852 |//$FILENAME isexpired.src
                             3488 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3489 ; 1854 |//$FILENAME getsecstateattr.src
                             3490 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3491 ; 1856 |//$FILENAME setexpirycategory.src
                             3492 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3493 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3494 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3495 ; 1860 |//$FILENAME getnextlicense.src
                             3496 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3497 ; 1862 |//$FILENAME aggregate.src
                             3498 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3499 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3500 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3501 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3502 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3503 ; 1868 |//$FILENAME _getxmlnodecdataw.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3504 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3505 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3506 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3507 ; 1872 |//$FILENAME _createdevicestore.src
                             3508 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3509 ; 1874 |//$FILENAME _mapdrmerror.src
                             3510 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3511 ; 1876 |//$FILENAME _comparemachineid.src
                             3512 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3513 ; 1878 |//$FILENAME initmgrcontext.src
                             3514 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3515 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3516 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3517 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3518 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3519 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3520 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3521 ; 1886 |//$FILENAME januscleandatastore.src
                             3522 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3523 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3524 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3525 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3526 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3527 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3528 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3529 ; 1894 |//$FILENAME oem_setendoffile.src
                             3530 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3531 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3532 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3533 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3534 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3535 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3536 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3537 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3538 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3539 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3540 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3541 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3542 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3543 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3544 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3545 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3546 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3547 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3548 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3549 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3550 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3551 ; 1916 |//$FILENAME _setkidstoredata.src
                             3552 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3553 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3554 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3555 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3556 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3557 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3558 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3559 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3560 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3561 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3562 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3563 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3564 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3565 ; 1930 |//$FILENAME drm_hds_createstore2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3566 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3567 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3568 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3569 ; 1934 |//$FILENAME _hdsprealloc.src
                             3570 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3571 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3572 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3573 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3574 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3575 ; 1940 |//$FILENAME gendevicecertificate.src
                             3576 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3577 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3578 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3579 ; 1944 |//$FILENAME copyhdsdtore.src
                             3580 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3581 ; 1946 |//$FILENAME generatedevicecert.src
                             3582 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3583 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3584 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3585 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3586 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3587 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3588 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3589 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3590 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3591 ; 1956 |//$FILENAME _checksecureclock.src
                             3592 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3593 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3594 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3595 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3596 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3597 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3598 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3599 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3600 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3601 ; 1966 |//$FILENAME strtol.src
                             3602 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3603 ; 1968 |//$FILENAME mktime.src
                             3604 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3605 ; 1970 |//$FILENAME gmtime.src
                             3606 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3607 ; 1972 |//$FILENAME localtime.src
                             3608 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3609 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3610 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3611 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3612 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3613 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3614 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3615 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3616 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3617 ; 1982 |//$FILENAME const_pkcrypto.src
                             3618 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3619 ; 1984 |//$FILENAME const_y.src
                             3620 ; 1985 |#define RSRC_CONST_Y 820    
                             3621 ; 1986 |//$FILENAME aes_dec_table.src
                             3622 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3623 ; 1988 |//$FILENAME aes_key_table.src
                             3624 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3625 ; 1990 |//$FILENAME aes_enc_table.src
                             3626 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3627 ; 1992 |//$FILENAME device_cert.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3628 ; 1993 |#define RSRC_DEVCERT 824    
                             3629 ; 1994 |//$FILENAME devcert_template.src
                             3630 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3631 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3632 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3633 ; 1998 |//$FILENAME _initslot.src
                             3634 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3635 ; 2000 |//$FILENAME hdsimplcommon.src
                             3636 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3637 ; 2002 |//$FILENAME hdsimpl_p.src
                             3638 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3639 ; 2004 |
                             3640 ; 2005 |
                             3641 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3642 ; 2007 |//pkcrypto Related
                             3643 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3644 ; 2009 |//$FILENAME two_adic_inverse.src
                             3645 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3646 ; 2011 |//$FILENAME mp_shift.src
                             3647 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3648 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3649 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3650 ; 2015 |//$FILENAME set_immediate.src
                             3651 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3652 ; 2017 |//$FILENAME multiply_immediate.src
                             3653 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3654 ; 2019 |//$FILENAME multiply.src
                             3655 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3656 ; 2021 |//$FILENAME divide_precondition_1.src
                             3657 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3658 ; 2023 |//$FILENAME divide_immediate.src
                             3659 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3660 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3661 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3662 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3663 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3664 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3665 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3666 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3667 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3668 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3669 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3670 ; 2035 |//$FILENAME ecaffine_addition.src
                             3671 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3672 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3673 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3674 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3675 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3676 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3677 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3678 ; 2043 |//$FILENAME kimmediate.src
                             3679 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3680 ; 2045 |//$FILENAME kprime_immediater.src
                             3681 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3682 ; 2047 |//$FILENAME kprime_sqrter.src
                             3683 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3684 ; 2049 |//$FILENAME kinitialize_prime.src
                             3685 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3686 ; 2051 |//$FILENAME mod_lucasuv.src
                             3687 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3688 ; 2053 |//$FILENAME mod_lucas.src
                             3689 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3690 ; 2055 |//$FILENAME bucket_multiply.src
                             3691 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3692 ; 2057 |//$FILENAME mod_exp2000.src
                             3693 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3694 ; 2059 |//$FILENAME mod_exp.src
                             3695 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3696 ; 2061 |//$FILENAME modmul_choices1.src
                             3697 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3698 ; 2063 |//$FILENAME mod_sqrt.src
                             3699 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3700 ; 2065 |//$FILENAME create_modulus.src
                             3701 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3702 ; 2067 |//$FILENAME from_modular.src
                             3703 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3704 ; 2069 |//$FILENAME add_immediate.src
                             3705 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3706 ; 2071 |//$FILENAME add_diff.src
                             3707 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3708 ; 2073 |//$FILENAME add_full.src
                             3709 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3710 ; 2075 |//$FILENAME compare_sum_same.src
                             3711 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3712 ; 2077 |//$FILENAME sub_immediate.src
                             3713 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3714 ; 2079 |//$FILENAME mp_initialization.src
                             3715 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3716 ; 2081 |//$FILENAME new_random_bytes.src
                             3717 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3718 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3719 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3720 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3721 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3722 ; 2087 |//$FILENAME new_random_mod.src
                             3723 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3724 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3725 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3726 ; 2091 |//$FILENAME new_random_digits.src
                             3727 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3728 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3729 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3730 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3731 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3732 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3733 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3734 ; 2099 |//$FILENAME pkinit.src
                             3735 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3736 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3737 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3738 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3739 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3740 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3741 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3742 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3743 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3744 ; 2109 |//$FILENAME fe2ipmod.src
                             3745 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3746 ; 2111 |//$FILENAME drm_pk_sign.src
                             3747 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3748 ; 2113 |//$FILENAME drm_pk_verify.src
                             3749 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3750 ; 2115 |//$FILENAME random_bytes.src
                             3751 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3752 ; 2117 |//$FILENAME mp_gcdex.src
                             3753 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3754 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3755 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3756 ; 2121 |//$FILENAME pkcrypto_p.src
                             3757 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3758 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3759 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3760 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3761 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3762 ; 2127 |//$FILENAME del_all_file_star.src
                             3763 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3764 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3765 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3766 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3767 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3768 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3769 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3770 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3771 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3772 ; 2137 |
                             3773 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3774 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3775 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3776 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3777 ; 2142 |
                             3778 ; 2143 |
                             3779 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3780 ; 2145 |//$FILENAME battery_charging.src
                             3781 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3782 ; 2147 |//$FILENAME batterychargecodebank.src
                             3783 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3784 ; 2149 |//$FILENAME updatevolume.src
                             3785 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3786 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3787 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3788 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3789 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3790 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3791 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3792 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3793 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3794 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3795 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3796 ; 2161 |//$FILENAME _iscachedevent.src
                             3797 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3798 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3799 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3800 ; 2165 |//$FILENAME oem_data.src
                             3801 ; 2166 |#define RSRC_OEM_DATA 906    
                             3802 ; 2167 |//$FILENAME gpk_p.src
                             3803 ; 2168 |#define RSRC_GPK_P 907    
                             3804 ; 2169 |//$FILENAME key_data.src
                             3805 ; 2170 |#define RSRC_KEY_DATA 908    
                             3806 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3807 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3808 ; 2173 |//$FILENAME string_working.src
                             3809 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3810 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3811 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3812 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3813 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3814 ; 2179 |
                             3815 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3816 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3817 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3818 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3819 ; 2184 |
                             3820 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3821 ; 2186 |// Audible ACELP Resources
                             3822 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3823 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3824 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3825 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3826 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3827 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3828 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3829 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3830 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3831 ; 2196 |
                             3832 ; 2197 |//$FILENAME AudibleDecMod.src
                             3833 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3834 ; 2199 |//$FILENAME audiblemp3p.src
                             3835 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3836 ; 2201 |//$FILENAME audiblemp3x.src
                             3837 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3838 ; 2203 |//$FILENAME audiblemp3y.src
                             3839 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3840 ; 2205 |
                             3841 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3842 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3843 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3844 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3845 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3846 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3847 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3848 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3849 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3850 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3851 ; 2216 |//$FILENAME audibledsa_p.src
                             3852 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3853 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3854 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3855 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3856 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3857 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3858 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3859 ; 2224 |
                             3860 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3861 ; 2226 |// Effects and SRS Resources
                             3862 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3863 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3864 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3865 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3866 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3867 ; 2232 |//$FILENAME wowctrl.src
                             3868 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3869 ; 2234 |
                             3870 ; 2235 |//$FILENAME wowmenu.src
                             3871 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3872 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3873 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3874 ; 2239 |//$FILENAME string_wow_menu.src
                             3875 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3876 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3877 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3878 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3879 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3880 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3881 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3882 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3883 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3884 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3885 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3886 ; 2251 |//$FILENAME wow_icon.src
                             3887 ; 2252 |#define RSRC_WOW_ICON 943    
                             3888 ; 2253 |
                             3889 ; 2254 |//$FILENAME wow16k.src
                             3890 ; 2255 |#define RSRC_WOW16K 944    
                             3891 ; 2256 |//$FILENAME wow32k.src
                             3892 ; 2257 |#define RSRC_WOW32K 945    
                             3893 ; 2258 |//$FILENAME wow8k.src
                             3894 ; 2259 |#define RSRC_WOW8K 946    
                             3895 ; 2260 |//$FILENAME wow11k.src
                             3896 ; 2261 |#define RSRC_WOW11K 947    
                             3897 ; 2262 |//$FILENAME wow22k.src
                             3898 ; 2263 |#define RSRC_WOW22K 948    
                             3899 ; 2264 |//$FILENAME wow24k.src
                             3900 ; 2265 |#define RSRC_WOW24K 949    
                             3901 ; 2266 |//$FILENAME wow44k.src
                             3902 ; 2267 |#define RSRC_WOW44K 950    
                             3903 ; 2268 |//$FILENAME wow48k.src
                             3904 ; 2269 |#define RSRC_WOW48K 951    
                             3905 ; 2270 |
                             3906 ; 2271 |//$FILENAME wow16k_Y.src
                             3907 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3908 ; 2273 |//$FILENAME wow32k_Y.src
                             3909 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3910 ; 2275 |//$FILENAME wow8k_Y.src
                             3911 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3912 ; 2277 |//$FILENAME wow11k_Y.src
                             3913 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3914 ; 2279 |//$FILENAME wow22k_Y.src
                             3915 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3916 ; 2281 |//$FILENAME wow24k_Y.src
                             3917 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3918 ; 2283 |//$FILENAME wow44k_Y.src
                             3919 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3920 ; 2285 |//$FILENAME wow48k_Y.src
                             3921 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3922 ; 2287 |
                             3923 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3924 ; 2289 |// Audible Section Navigation
                             3925 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3926 ; 2291 |//$FILENAME audible_secnav.src
                             3927 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3928 ; 2293 |
                             3929 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3930 ; 2295 |// PLAYLIST3 and Music Library
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3931 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3932 ; 2297 |
                             3933 ; 2298 |//$FILENAME build_ml.src
                             3934 ; 2299 |#define RSRC_BUILD_ML 961    
                             3935 ; 2300 |//$FILENAME build_ml_warning.src
                             3936 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3937 ; 2302 |//$FILENAME build_ml_warning2.src
                             3938 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3939 ; 2304 |//$FILENAME build_flash1.src
                             3940 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3941 ; 2306 |//$FILENAME build_flash2.src
                             3942 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3943 ; 2308 |//$FILENAME build_flash3.src
                             3944 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3945 ; 2310 |//$FILENAME build_sd1.src
                             3946 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3947 ; 2312 |//$FILENAME build_sd2.src
                             3948 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3949 ; 2314 |//$FILENAME build_sd3.src
                             3950 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3951 ; 2316 |//$FILENAME build_newmusic.src
                             3952 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3953 ; 2318 |//$FILENAME sdmd.src
                             3954 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3955 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3956 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3957 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3958 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3959 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3960 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3961 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3962 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3963 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3964 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3965 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3966 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3967 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3968 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3969 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3970 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3971 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3972 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3973 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3974 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3975 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3976 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3977 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3978 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3979 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3980 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3981 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3982 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3983 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3984 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3985 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3986 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3987 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3988 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3989 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3990 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3991 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3992 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3993 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3994 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3995 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3996 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3997 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             3998 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             3999 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             4000 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             4001 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4002 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4003 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4004 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4005 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4006 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4007 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4008 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4009 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4010 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4011 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4012 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4013 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4014 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4015 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4016 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4017 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4018 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4019 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4020 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4021 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4022 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4023 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4024 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4025 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4026 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4027 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4028 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4029 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4030 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4031 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4032 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4033 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4034 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4035 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4036 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4037 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4038 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4039 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4040 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4041 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4042 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4043 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4044 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4045 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4046 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4047 ; 2412 |//$FILENAME playmusicmenu.src
                             4048 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4049 ; 2414 |//$FILENAME browsemenu.src
                             4050 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4051 ; 2416 |//$FILENAME browsemenu_extra.src
                             4052 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4053 ; 2418 |//$FILENAME string_play_all.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4054 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4055 ; 2420 |//$FILENAME string_play.src
                             4056 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4057 ; 2422 |//$FILENAME string_unknown_year.src
                             4058 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4059 ; 2424 |//$FILENAME string_year_width.src
                             4060 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4061 ; 2426 |//$FILENAME string_artist.src
                             4062 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4063 ; 2428 |//$FILENAME string_songs.src
                             4064 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4065 ; 2430 |//$FILENAME string_on_the_fly.src
                             4066 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4067 ; 2432 |//$FILENAME string_new_music.src
                             4068 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4069 ; 2434 |//$FILENAME string_genre.src
                             4070 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4071 ; 2436 |//$FILENAME string_year.src
                             4072 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4073 ; 2438 |//$FILENAME string_playlist.src
                             4074 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4075 ; 2440 |//$FILENAME string_fm_rec.src
                             4076 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4077 ; 2442 |//$FILENAME string_linein_rec.src
                             4078 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4079 ; 2444 |//$FILENAME string_play_music.src
                             4080 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4081 ; 2446 |//$FILENAME highlight_back.src
                             4082 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4083 ; 2448 |//$FILENAME newmusicmenu.src
                             4084 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4085 ; 2450 |//$FILENAME string_1_day.src
                             4086 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4087 ; 2452 |//$FILENAME string_1_week.src
                             4088 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4089 ; 2454 |//$FILENAME string_1_month.src
                             4090 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4091 ; 2456 |//$FILENAME on_the_fly_full.src
                             4092 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4093 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4094 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4095 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4096 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4097 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4098 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4099 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4100 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4101 ; 2466 |//$FILENAME empty_favourite.src
                             4102 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4103 ; 2468 |//$FILENAME sd_remove.src
                             4104 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4105 ; 2470 |//$FILENAME sd_insert.src
                             4106 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4107 ; 2472 |//$FILENAME check_disk_1.src
                             4108 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4109 ; 2474 |//$FILENAME check_disk_2.src
                             4110 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4111 ; 2476 |//$FILENAME check_disk_3.src
                             4112 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4113 ; 2478 |//$FILENAME flash_error.src
                             4114 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4115 ; 2480 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4116 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4117 ; 2482 |// STFM1000 Tuner funclet
                             4118 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4119 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4120 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4121 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4122 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4123 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4124 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4125 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4126 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4127 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4128 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4129 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4130 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4131 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4132 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4133 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4134 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4135 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4136 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4137 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4138 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4139 ; 2504 |//$FILENAME decstfmmod.src
                             4140 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4141 ; 2506 |//$FILENAME dec_stfmp.src
                             4142 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4143 ; 2508 |//$FILENAME dec_stfmx.src
                             4144 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4145 ; 2510 |//$FILENAME dec_stfmy.src
                             4146 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4147 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4148 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4149 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4150 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4151 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4152 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4153 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4154 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4155 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4156 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4157 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4158 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4159 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4160 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4161 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4162 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4163 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4164 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4165 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4166 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4167 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4168 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4169 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4170 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4171 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                             4172 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                             4173 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4174 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4175 ; 2540 |// for RestoreDriveFromBackup
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4176 ; 2541 |//$FILENAME restoresysdrive.src
                             4177 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4178 ; 2543 |
                             4179 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4180 ; 2545 |// Playlist5 sources
                             4181 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4182 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4183 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4184 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4185 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4186 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4187 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4188 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4189 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4190 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4191 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4192 ; 2557 |
                             4193 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4194 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4195 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4196 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4197 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4198 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4199 ; 2564 |
                             4200 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4201 ; 2566 |// DanhNguyen added bitmaps
                             4202 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4203 ; 2568 |//$FILENAME icon_folder.src
                             4204 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4205 ; 2570 |//$FILENAME icon_song.src
                             4206 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4207 ; 2572 |
                             4208 ; 2573 |//$FILENAME menu_music.src
                             4209 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4210 ; 2575 |//$FILENAME vie_menu_music.src
                             4211 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4212 ; 2577 |
                             4213 ; 2578 |//$FILENAME menu_voice.src
                             4214 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4215 ; 2580 |//$FILENAME vie_menu_voice.src
                             4216 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4217 ; 2582 |
                             4218 ; 2583 |//$FILENAME menu_fmtuner.src
                             4219 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4220 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4221 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4222 ; 2587 |
                             4223 ; 2588 |//$FILENAME menu_record.src
                             4224 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4225 ; 2590 |//$FILENAME vie_menu_record.src
                             4226 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4227 ; 2592 |
                             4228 ; 2593 |//$FILENAME menu_settings.src
                             4229 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4230 ; 2595 |//$FILENAME vie_menu_settings.src
                             4231 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4232 ; 2597 |
                             4233 ; 2598 |//$FILENAME menu_shutdown.src
                             4234 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4235 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4236 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4237 ; 2602 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4238 ; 2603 |//$FILENAME menu_clock.src
                             4239 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4240 ; 2605 |//$FILENAME vie_menu_clock.src
                             4241 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4242 ; 2607 |
                             4243 ; 2608 |//$FILENAME menu_ab.src
                             4244 ; 2609 |#define RSRC_MENU_AB 1104    
                             4245 ; 2610 |//$FILENAME vie_menu_ab.src
                             4246 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4247 ; 2612 |
                             4248 ; 2613 |//$FILENAME menu_delete.src
                             4249 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4250 ; 2615 |//$FILENAME vie_menu_delete.src
                             4251 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4252 ; 2617 |
                             4253 ; 2618 |//$FILENAME menu_about.src
                             4254 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4255 ; 2620 |//$FILENAME vie_menu_about.src
                             4256 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4257 ; 2622 |
                             4258 ; 2623 |//$FILENAME menu_exit.src
                             4259 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4260 ; 2625 |//$FILENAME vie_menu_exit.src
                             4261 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4262 ; 2627 |
                             4263 ; 2628 |//$FILENAME music_play_all.src
                             4264 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4265 ; 2630 |//$FILENAME vie_music_play_all.src
                             4266 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4267 ; 2632 |
                             4268 ; 2633 |//$FILENAME music_folder_internal.src
                             4269 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4270 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4271 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4272 ; 2637 |
                             4273 ; 2638 |//$FILENAME music_folder_external.src
                             4274 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4275 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4276 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4277 ; 2642 |
                             4278 ; 2643 |//$FILENAME music_songs.src
                             4279 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4280 ; 2645 |//$FILENAME vie_music_songs.src
                             4281 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4282 ; 2647 |
                             4283 ; 2648 |//$FILENAME music_favorites.src
                             4284 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4285 ; 2650 |//$FILENAME vie_music_favorites.src
                             4286 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4287 ; 2652 |
                             4288 ; 2653 |//$FILENAME music_fm_record.src
                             4289 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4290 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4291 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4292 ; 2657 |
                             4293 ; 2658 |//$FILENAME music_exit.src
                             4294 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4295 ; 2660 |//$FILENAME vie_music_exit.src
                             4296 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4297 ; 2662 |
                             4298 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4299 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4300 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4301 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4302 ; 2667 |
                             4303 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4304 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4305 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4306 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4307 ; 2672 |
                             4308 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4309 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4310 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4311 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4312 ; 2677 |
                             4313 ; 2678 |//$FILENAME browse_music_favourites.src
                             4314 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4315 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4316 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4317 ; 2682 |
                             4318 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4319 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4320 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4321 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4322 ; 2687 |
                             4323 ; 2688 |//$FILENAME browse_voice.src
                             4324 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4325 ; 2690 |//$FILENAME vie_browse_voice.src
                             4326 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4327 ; 2692 |
                             4328 ; 2693 |//$FILENAME favourites_list_add.src
                             4329 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4330 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4331 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4332 ; 2697 |
                             4333 ; 2698 |//$FILENAME favourites_list_remove.src
                             4334 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4335 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4336 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4337 ; 2702 |
                             4338 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4339 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4340 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4341 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4342 ; 2707 |
                             4343 ; 2708 |//$FILENAME about_screen_1.src
                             4344 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4345 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4346 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4347 ; 2712 |
                             4348 ; 2713 |//$FILENAME about_screen_2.src
                             4349 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4350 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4351 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4352 ; 2717 |
                             4353 ; 2718 |//$FILENAME about_screen_3.src
                             4354 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4355 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4356 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4357 ; 2722 |
                             4358 ; 2723 |//$FILENAME about_screen_4.src
                             4359 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4360 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4361 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4362 ; 2727 |
                             4363 ; 2728 |//$FILENAME time_date_exit_title.src
                             4364 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4365 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4366 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4367 ; 2732 |
                             4368 ; 2733 |//$FILENAME time_clean_desktop.src
                             4369 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4370 ; 2735 |//$FILENAME time_dash.src
                             4371 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4372 ; 2737 |
                             4373 ; 2738 |//$FILENAME time_day_7.src
                             4374 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4375 ; 2740 |//$FILENAME vie_time_day_7.src
                             4376 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4377 ; 2742 |//$FILENAME time_day_cn.src
                             4378 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4379 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4380 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4381 ; 2746 |//$FILENAME time_day_2.src
                             4382 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4383 ; 2748 |//$FILENAME vie_time_day_2.src
                             4384 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4385 ; 2750 |//$FILENAME time_day_3.src
                             4386 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4387 ; 2752 |//$FILENAME vie_time_day_3.src
                             4388 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4389 ; 2754 |//$FILENAME time_day_4.src
                             4390 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4391 ; 2756 |//$FILENAME vie_time_day_4.src
                             4392 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4393 ; 2758 |//$FILENAME time_day_5.src
                             4394 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4395 ; 2760 |//$FILENAME vie_time_day_5.src
                             4396 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4397 ; 2762 |//$FILENAME time_day_6.src
                             4398 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4399 ; 2764 |//$FILENAME vie_time_day_6.src
                             4400 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4401 ; 2766 |
                             4402 ; 2767 |//$FILENAME time_month_1.src
                             4403 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4404 ; 2769 |//$FILENAME vie_time_month_1.src
                             4405 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4406 ; 2771 |//$FILENAME time_month_2.src
                             4407 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4408 ; 2773 |//$FILENAME vie_time_month_2.src
                             4409 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4410 ; 2775 |//$FILENAME time_month_3.src
                             4411 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4412 ; 2777 |//$FILENAME vie_time_month_3.src
                             4413 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4414 ; 2779 |//$FILENAME time_month_4.src
                             4415 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4416 ; 2781 |//$FILENAME vie_time_month_4.src
                             4417 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4418 ; 2783 |//$FILENAME time_month_5.src
                             4419 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4420 ; 2785 |//$FILENAME vie_time_month_5.src
                             4421 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4422 ; 2787 |//$FILENAME time_month_6.src
                             4423 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4424 ; 2789 |//$FILENAME vie_time_month_6.src
                             4425 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4426 ; 2791 |//$FILENAME time_month_7.src
                             4427 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4428 ; 2793 |//$FILENAME vie_time_month_7.src
                             4429 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4430 ; 2795 |//$FILENAME time_month_8.src
                             4431 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4432 ; 2797 |//$FILENAME vie_time_month_8.src
                             4433 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4434 ; 2799 |//$FILENAME time_month_9.src
                             4435 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4436 ; 2801 |//$FILENAME vie_time_month_9.src
                             4437 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4438 ; 2803 |//$FILENAME time_month_10.src
                             4439 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4440 ; 2805 |//$FILENAME vie_time_month_10.src
                             4441 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4442 ; 2807 |//$FILENAME time_month_11.src
                             4443 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4444 ; 2809 |//$FILENAME vie_time_month_11.src
                             4445 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4446 ; 2811 |//$FILENAME time_month_12.src
                             4447 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4448 ; 2813 |//$FILENAME vie_time_month_12.src
                             4449 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4450 ; 2815 |
                             4451 ; 2816 |//$FILENAME time_num_am.src
                             4452 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4453 ; 2818 |//$FILENAME time_num_am.src
                             4454 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4455 ; 2820 |//$FILENAME settime_format_12h.src
                             4456 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4457 ; 2822 |//$FILENAME settime_format_24h.src
                             4458 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4459 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4460 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4461 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4462 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4463 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4464 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4465 ; 2830 |
                             4466 ; 2831 |//$FILENAME time_num_large_0.src
                             4467 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4468 ; 2833 |//$FILENAME time_num_large_1.src
                             4469 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4470 ; 2835 |//$FILENAME time_num_large_2.src
                             4471 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4472 ; 2837 |//$FILENAME time_num_large_3.src
                             4473 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4474 ; 2839 |//$FILENAME time_num_large_4.src
                             4475 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4476 ; 2841 |//$FILENAME time_num_large_5.src
                             4477 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4478 ; 2843 |//$FILENAME time_num_large_6.src
                             4479 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4480 ; 2845 |//$FILENAME time_num_large_7.src
                             4481 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4482 ; 2847 |//$FILENAME time_num_large_8.src
                             4483 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4484 ; 2849 |//$FILENAME time_num_large_9.src
                             4485 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4486 ; 2851 |
                             4487 ; 2852 |//$FILENAME time_num_medium_0.src
                             4488 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4489 ; 2854 |//$FILENAME time_num_medium_1.src
                             4490 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4491 ; 2856 |//$FILENAME time_num_medium_2.src
                             4492 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4493 ; 2858 |//$FILENAME time_num_medium_3.src
                             4494 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4495 ; 2860 |//$FILENAME time_num_medium_4.src
                             4496 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4497 ; 2862 |//$FILENAME time_num_medium_5.src
                             4498 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4499 ; 2864 |//$FILENAME time_num_medium_6.src
                             4500 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4501 ; 2866 |//$FILENAME time_num_medium_7.src
                             4502 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4503 ; 2868 |//$FILENAME time_num_medium_8.src
                             4504 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4505 ; 2870 |//$FILENAME time_num_medium_9.src
                             4506 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4507 ; 2872 |
                             4508 ; 2873 |//$FILENAME time_colon.src
                             4509 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4510 ; 2875 |
                             4511 ; 2876 |//$FILENAME settings_backlight_title.src
                             4512 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4513 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4514 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4515 ; 2880 |//$FILENAME settings_playmode_title.src
                             4516 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4517 ; 2882 |
                             4518 ; 2883 |//$FILENAME settings_contrast_title.src
                             4519 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4520 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4521 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4522 ; 2887 |
                             4523 ; 2888 |//$FILENAME settings_eq_title.src
                             4524 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4525 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4526 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4527 ; 2892 |
                             4528 ; 2893 |//$FILENAME settings_exit_title.src
                             4529 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4530 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4531 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4532 ; 2897 |
                             4533 ; 2898 |//$FILENAME settings_set_date_title.src
                             4534 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4535 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4536 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4537 ; 2902 |
                             4538 ; 2903 |//$FILENAME settings_set_time_title.src
                             4539 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4540 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4541 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4542 ; 2907 |
                             4543 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4544 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4545 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4546 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4547 ; 2912 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4548 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4549 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4550 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4551 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4552 ; 2917 |
                             4553 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4554 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4555 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4556 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4557 ; 2922 |
                             4558 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4559 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4560 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4561 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4562 ; 2927 |
                             4563 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4564 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4565 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4566 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4567 ; 2932 |
                             4568 ; 2933 |//$FILENAME settings_backlight_on.src
                             4569 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4570 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4571 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4572 ; 2937 |
                             4573 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4574 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4575 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4576 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4577 ; 2942 |
                             4578 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4579 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4580 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4581 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4582 ; 2947 |
                             4583 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4584 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4585 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4586 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4587 ; 2952 |
                             4588 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4589 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4590 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4591 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4592 ; 2957 |
                             4593 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4594 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4595 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4596 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4597 ; 2962 |
                             4598 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4599 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4600 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4601 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4602 ; 2967 |
                             4603 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4604 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4605 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4606 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4607 ; 2972 |
                             4608 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4609 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4610 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4611 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4612 ; 2977 |
                             4613 ; 2978 |//$FILENAME settings_languages_eng.src
                             4614 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4615 ; 2980 |//$FILENAME settings_languages_vie.src
                             4616 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4617 ; 2982 |
                             4618 ; 2983 |//$FILENAME fraction_dot.src
                             4619 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4620 ; 2985 |
                             4621 ; 2986 |//$FILENAME fm_background.src
                             4622 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4623 ; 2988 |//$FILENAME vie_fm_background.src
                             4624 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4625 ; 2990 |
                             4626 ; 2991 |//$FILENAME searching_please_wait.src
                             4627 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4628 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4629 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4630 ; 2995 |
                             4631 ; 2996 |//$FILENAME fm_auto_search.src
                             4632 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4633 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4634 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4635 ; 3000 |
                             4636 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4637 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4638 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4639 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4640 ; 3005 |
                             4641 ; 3006 |#endif //IF (!@def(resources))
                             4642 ; 3007 |
                             4643 
                             4645 
                             4646 ; 12   |#include "buttons.h"
                             4647 
                             4649 
                             4650 ; 1    |#ifndef _BUTTONS_H
                             4651 ; 2    |#define _BUTTONS_H
                             4652 ; 3    |
                             4653 ; 4    |#include "types.h"
                             4654 
                             4656 
                             4657 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4658 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4659 ; 3    |//
                             4660 ; 4    |// Filename: types.h
                             4661 ; 5    |// Description: Standard data types
                             4662 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4663 ; 7    |
                             4664 ; 8    |#ifndef _TYPES_H
                             4665 ; 9    |#define _TYPES_H
                             4666 ; 10   |
                             4667 ; 11   |// TODO:  move this outta here!
                             4668 ; 12   |#if !defined(NOERROR)
                             4669 ; 13   |#define NOERROR 0
                             4670 ; 14   |#define SUCCESS 0
                             4671 ; 15   |#endif 
                             4672 ; 16   |#if !defined(SUCCESS)
                             4673 ; 17   |#define SUCCESS  0
                             4674 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4675 ; 19   |#if !defined(ERROR)
                             4676 ; 20   |#define ERROR   -1
                             4677 ; 21   |#endif
                             4678 ; 22   |#if !defined(FALSE)
                             4679 ; 23   |#define FALSE 0
                             4680 ; 24   |#endif
                             4681 ; 25   |#if !defined(TRUE)
                             4682 ; 26   |#define TRUE  1
                             4683 ; 27   |#endif
                             4684 ; 28   |
                             4685 ; 29   |#if !defined(NULL)
                             4686 ; 30   |#define NULL 0
                             4687 ; 31   |#endif
                             4688 ; 32   |
                             4689 ; 33   |#define MAX_INT     0x7FFFFF
                             4690 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4691 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4692 ; 36   |#define MAX_ULONG   (-1) 
                             4693 ; 37   |
                             4694 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4695 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4696 ; 40   |
                             4697 ; 41   |
                             4698 ; 42   |#define BYTE    unsigned char       // btVarName
                             4699 ; 43   |#define CHAR    signed char         // cVarName
                             4700 ; 44   |#define USHORT  unsigned short      // usVarName
                             4701 ; 45   |#define SHORT   unsigned short      // sVarName
                             4702 ; 46   |#define WORD    unsigned int        // wVarName
                             4703 ; 47   |#define INT     signed int          // iVarName
                             4704 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4705 ; 49   |#define LONG    signed long         // lVarName
                             4706 ; 50   |#define BOOL    unsigned int        // bVarName
                             4707 ; 51   |#define FRACT   _fract              // frVarName
                             4708 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4709 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4710 ; 54   |#define FLOAT   float               // fVarName
                             4711 ; 55   |#define DBL     double              // dVarName
                             4712 ; 56   |#define ENUM    enum                // eVarName
                             4713 ; 57   |#define CMX     _complex            // cmxVarName
                             4714 ; 58   |typedef WORD UCS3;                   // 
                             4715 ; 59   |
                             4716 ; 60   |#define UINT16  unsigned short
                             4717 ; 61   |#define UINT8   unsigned char   
                             4718 ; 62   |#define UINT32  unsigned long
                             4719 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4720 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4721 ; 65   |#define WCHAR   UINT16
                             4722 ; 66   |
                             4723 ; 67   |//UINT128 is 16 bytes or 6 words
                             4724 ; 68   |typedef struct UINT128_3500 {   
                             4725 ; 69   |    int val[6];     
                             4726 ; 70   |} UINT128_3500;
                             4727 ; 71   |
                             4728 ; 72   |#define UINT128   UINT128_3500
                             4729 ; 73   |
                             4730 ; 74   |// Little endian word packed byte strings:   
                             4731 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4732 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4733 ; 77   |// Little endian word packed byte strings:   
                             4734 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4735 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4736 ; 80   |
                             4737 ; 81   |// Declare Memory Spaces To Use When Coding
                             4738 ; 82   |// A. Sector Buffers
                             4739 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4740 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4741 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4742 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4743 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4744 ; 88   |// B. Media DDI Memory
                             4745 ; 89   |#define MEDIA_DDI_MEM _Y
                             4746 ; 90   |
                             4747 ; 91   |
                             4748 ; 92   |
                             4749 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4750 ; 94   |// Examples of circular pointers:
                             4751 ; 95   |//    INT CIRC cpiVarName
                             4752 ; 96   |//    DWORD CIRC cpdwVarName
                             4753 ; 97   |
                             4754 ; 98   |#define RETCODE INT                 // rcVarName
                             4755 ; 99   |
                             4756 ; 100  |// generic bitfield structure
                             4757 ; 101  |struct Bitfield {
                             4758 ; 102  |    unsigned int B0  :1;
                             4759 ; 103  |    unsigned int B1  :1;
                             4760 ; 104  |    unsigned int B2  :1;
                             4761 ; 105  |    unsigned int B3  :1;
                             4762 ; 106  |    unsigned int B4  :1;
                             4763 ; 107  |    unsigned int B5  :1;
                             4764 ; 108  |    unsigned int B6  :1;
                             4765 ; 109  |    unsigned int B7  :1;
                             4766 ; 110  |    unsigned int B8  :1;
                             4767 ; 111  |    unsigned int B9  :1;
                             4768 ; 112  |    unsigned int B10 :1;
                             4769 ; 113  |    unsigned int B11 :1;
                             4770 ; 114  |    unsigned int B12 :1;
                             4771 ; 115  |    unsigned int B13 :1;
                             4772 ; 116  |    unsigned int B14 :1;
                             4773 ; 117  |    unsigned int B15 :1;
                             4774 ; 118  |    unsigned int B16 :1;
                             4775 ; 119  |    unsigned int B17 :1;
                             4776 ; 120  |    unsigned int B18 :1;
                             4777 ; 121  |    unsigned int B19 :1;
                             4778 ; 122  |    unsigned int B20 :1;
                             4779 ; 123  |    unsigned int B21 :1;
                             4780 ; 124  |    unsigned int B22 :1;
                             4781 ; 125  |    unsigned int B23 :1;
                             4782 ; 126  |};
                             4783 ; 127  |
                             4784 ; 128  |union BitInt {
                             4785 ; 129  |        struct Bitfield B;
                             4786 ; 130  |        int        I;
                             4787 ; 131  |};
                             4788 ; 132  |
                             4789 ; 133  |#define MAX_MSG_LENGTH 10
                             4790 ; 134  |struct CMessage
                             4791 ; 135  |{
                             4792 ; 136  |        unsigned int m_uLength;
                             4793 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4794 ; 138  |};
                             4795 ; 139  |
                             4796 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4797 ; 141  |    WORD m_wLength;
                             4798 ; 142  |    WORD m_wMessage;
                             4799 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4800 ; 144  |} Message;
                             4801 ; 145  |
                             4802 ; 146  |struct MessageQueueDescriptor
                             4803 ; 147  |{
                             4804 ; 148  |        int *m_pBase;
                             4805 ; 149  |        int m_iModulo;
                             4806 ; 150  |        int m_iSize;
                             4807 ; 151  |        int *m_pHead;
                             4808 ; 152  |        int *m_pTail;
                             4809 ; 153  |};
                             4810 ; 154  |
                             4811 ; 155  |struct ModuleEntry
                             4812 ; 156  |{
                             4813 ; 157  |    int m_iSignaledEventMask;
                             4814 ; 158  |    int m_iWaitEventMask;
                             4815 ; 159  |    int m_iResourceOfCode;
                             4816 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4817 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4818 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4819 ; 163  |    int m_uTimeOutHigh;
                             4820 ; 164  |    int m_uTimeOutLow;
                             4821 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4822 ; 166  |};
                             4823 ; 167  |
                             4824 ; 168  |union WaitMask{
                             4825 ; 169  |    struct B{
                             4826 ; 170  |        unsigned int m_bNone     :1;
                             4827 ; 171  |        unsigned int m_bMessage  :1;
                             4828 ; 172  |        unsigned int m_bTimer    :1;
                             4829 ; 173  |        unsigned int m_bButton   :1;
                             4830 ; 174  |    } B;
                             4831 ; 175  |    int I;
                             4832 ; 176  |} ;
                             4833 ; 177  |
                             4834 ; 178  |
                             4835 ; 179  |struct Button {
                             4836 ; 180  |        WORD wButtonEvent;
                             4837 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4838 ; 182  |};
                             4839 ; 183  |
                             4840 ; 184  |struct Message {
                             4841 ; 185  |        WORD wMsgLength;
                             4842 ; 186  |        WORD wMsgCommand;
                             4843 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4844 ; 188  |};
                             4845 ; 189  |
                             4846 ; 190  |union EventTypes {
                             4847 ; 191  |        struct CMessage msg;
                             4848 ; 192  |        struct Button Button ;
                             4849 ; 193  |        struct Message Message;
                             4850 ; 194  |};
                             4851 ; 195  |
                             4852 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4853 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4854 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4855 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4856 ; 200  |
                             4857 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4858 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4859 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4860 ; 204  |
                             4861 ; 205  |#if DEBUG
                             4862 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4863 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4864 ; 208  |#else 
                             4865 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4866 ; 210  |#define DebugBuildAssert(x)    
                             4867 ; 211  |#endif
                             4868 ; 212  |
                             4869 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4870 ; 214  |//  #pragma asm
                             4871 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4872 ; 216  |//  #pragma endasm
                             4873 ; 217  |
                             4874 ; 218  |
                             4875 ; 219  |#ifdef COLOR_262K
                             4876 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4877 ; 221  |#elif defined(COLOR_65K)
                             4878 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4879 ; 223  |#else
                             4880 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4881 ; 225  |#endif
                             4882 ; 226  |    
                             4883 ; 227  |#endif // #ifndef _TYPES_H
                             4884 
                             4886 
                             4887 ; 5    |
                             4888 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will t
                                  rigger
                             4889 ; 7    |//unexpected events.
                             4890 ; 8    |
                             4891 ; 9    |#define PR_RW           0
                             4892 ; 10   |#define PH_RW                   1
                             4893 ; 11   |#define PR_FF           2
                             4894 ; 12   |#define PH_FF           3
                             4895 ; 13   |#define PR_MENU         4
                             4896 ; 14   |#define PH_MENU         5
                             4897 ; 15   |#define PR_RV           6
                             4898 ; 16   |#define PH_RV           7
                             4899 ; 17   |#define PR_PLAY                 8
                             4900 ; 18   |#define PH_PLAY         9
                             4901 ; 19   |#define PR_HOLD         10
                             4902 ; 20   |#define PH_HOLD         11
                             4903 ; 21   |#define PR_VOL_DOWN     12
                             4904 ; 22   |#define PR_VOL_UP       13
                             4905 ; 23   |
                             4906 ; 24   |
                             4907 ; 25   |
                             4908 ; 26   |
                             4909 ; 27   |#define PH_VOL_DOWN     14
                             4910 ; 28   |#define PH_VOL_UP       15
                             4911 ; 29   |#define PR_MODE         24
                             4912 ; 30   |#define PR_STOP                 25
                             4913 ; 31   |#define PH_STOP         26
                             4914 ; 32   |#define PR_RECORD      27
                             4915 ; 33   |#define PH_RECORD       28
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4916 ; 34   |#define PR_AB           33
                             4917 ; 35   |#define PR_ERASE        34
                             4918 ; 36   |#define PH_ERASE        35
                             4919 ; 37   |#define PR_EQ           36
                             4920 ; 38   |#define PH_EQ       37
                             4921 ; 39   |
                             4922 ; 40   |
                             4923 ; 41   |
                             4924 ; 42   |
                             4925 ; 43   |extern WORD g_wLastButton;
                             4926 ; 44   |
                             4927 ; 45   |#endif //_BUTTONS_H
                             4928 
                             4930 
                             4931 ; 13   |#include "syscoder.h"
                             4932 
                             4934 
                             4935 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                             4936 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2001
                             4937 ; 3    |//;
                             4938 ; 4    |//; Filename: syscoder.xref
                             4939 ; 5    |//; Description: Global refs from syscoder.asm
                             4940 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                             4941 ; 7    |
                             4942 ; 8    |#ifndef SYSCODER_XREF_C
                             4943 ; 9    |#define SYSCODER_XREF_C
                             4944 ; 10   |
                             4945 ; 11   |typedef struct {
                             4946 ; 12   |    WORD wMinutes;
                             4947 ; 13   |    WORD wSeconds;
                             4948 ; 14   |}SONGTIME;
                             4949 ; 15   |
                             4950 ; 16   |// Functions  
                             4951 ; 17   |extern _fract       _Y g_frSongSecondsPerByte;
                             4952 ; 18   |extern unsigned int _Y g_wSongCurrentMinutes;
                             4953 ; 19   |extern unsigned int _Y g_wSongCurrentSeconds;
                             4954 ; 20   |extern unsigned int _Y g_wSongTotalMinutes;
                             4955 ; 21   |extern unsigned int _Y g_wSongTotalSeconds;
                             4956 ; 22   |extern unsigned int _Y g_wSongRemainMinutes; 
                             4957 ; 23   |extern unsigned int _Y g_wSongRemainSeconds;
                             4958 ; 24   |extern unsigned int _Y g_wCurrentSongNumber;
                             4959 ; 25   |extern unsigned int _Y g_wTotalSongCount;
                             4960 ; 26   |
                             4961 ; 27   |extern unsigned int _Y g_wAccumulatedSecs;    // Added for mp3 VBR support.
                             4962 ; 28   |extern unsigned int _Y g_wAccumulatedMSecs;
                             4963 
                             4968 
                             4969 ; 29   |
                             4970 ; 30   |extern _asmfunc SONGTIME DecGetCurrentTime(void);
                             4971 ; 31   |extern _asmfunc DWORD DecGetSongPos(void);
                             4972 ; 32   |extern _asmfunc RETCODE DecSetSongPos(DWORD);
                             4973 ; 33   |extern _asmfunc void DecSetSongPosZero(void);
                             4974 ; 34   |extern _asmfunc void DecSetSongPosEnd(void);
                             4975 ; 35   |extern _asmfunc void DecClearSongTime(void);
                             4976 ; 36   |extern _asmfunc void SysSetDecoderResource(INT);
                             4977 ; 37   |
                             4978 ; 38   |#endif // SYSCODER_XREF
                             4979 ; 39   |
                             4980 ; 40   |
                             4981 ; 41   |
                             4982 ; 42   |
                             4983 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4985 
                             4986 ; 14   |#include "sysmem.h"
                             4987 
                             4989 
                             4990 ; 1    |//;******************************************************************************
                             4991 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                             4992 ; 3    |//; File: sysmem.h
                             4993 ; 4    |//; ST System Memory Externs
                             4994 ; 5    |//;******************************************************************************
                             4995 ; 6    |
                             4996 ; 7    |#ifndef SYSMEM_XREF_C
                             4997 ; 8    |#define SYSMEM_XREF_C
                             4998 ; 9    |
                             4999 ; 10   |// Variables in X
                             5000 ; 11   |extern unsigned int _X g_wDecoderCSR;
                             5001 ; 12   |extern unsigned int _X g_wDecoderSR;
                             5002 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                             5003 ; 14   |extern unsigned int _X g_wEncoderSR;
                             5004 ; 15   |extern unsigned int _X g_wEncoderCSR;
                             5005 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                             5006 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                             5007 ; 18   |extern unsigned int _X g_wSysError;
                             5008 ; 19   |#ifdef TRACEBUF_EN
                             5009 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                             5010 ; 21   |extern unsigned int _X g_wTracePointer;
                             5011 ; 22   |#endif
                             5012 ; 23   |extern unsigned int _X g_wUserScratchX[];
                             5013 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                             5014 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                             5015 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                             5016 ; 27   |extern unsigned int _X g_wEncModuleState;
                             5017 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                             5018 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA fi
                                  le navigation
                             5019 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file p
                                  osition play-through indicator
                             5020 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until conf
                                  irmed we can use g_wSongByteTotalConsumedHigh/Low
                             5021 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                             5022 ; 33   |
                             5023 ; 34   |// Variables in Y
                             5024 ; 35   |extern int          _Y g_VolumeBias;
                             5025 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                             5026 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                             5027 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                             5028 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                             5029 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                             5030 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                             5031 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                             5032 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                             5033 ; 44   |extern unsigned int _Y g_iSongType;
                             5034 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                             5035 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                             5036 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                             5037 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                             5038 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                             5039 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                             5040 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                             5041 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                             5042 ; 53   |extern unsigned int _Y g_wRootDirectory;
                             5043 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                             5044 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5045 ; 56   |
                             5046 ; 57   |#endif  // SYSMEM_XREF_C
                             5047 
                             5049 
                             5050 ; 15   |#include "musicmenu.h"
                             5051 
                             5053 
                             5054 ; 1    |#ifndef _MUSIC_MENU_H
                             5055 ; 2    |#define _MUSIC_MENU_H
                             5056 ; 3    |
                             5057 ; 4    |#include "types.h"
                             5058 
                             5060 
                             5061 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5062 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5063 ; 3    |//
                             5064 ; 4    |// Filename: types.h
                             5065 ; 5    |// Description: Standard data types
                             5066 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5067 ; 7    |
                             5068 ; 8    |#ifndef _TYPES_H
                             5069 ; 9    |#define _TYPES_H
                             5070 ; 10   |
                             5071 ; 11   |// TODO:  move this outta here!
                             5072 ; 12   |#if !defined(NOERROR)
                             5073 ; 13   |#define NOERROR 0
                             5074 ; 14   |#define SUCCESS 0
                             5075 ; 15   |#endif 
                             5076 ; 16   |#if !defined(SUCCESS)
                             5077 ; 17   |#define SUCCESS  0
                             5078 ; 18   |#endif
                             5079 ; 19   |#if !defined(ERROR)
                             5080 ; 20   |#define ERROR   -1
                             5081 ; 21   |#endif
                             5082 ; 22   |#if !defined(FALSE)
                             5083 ; 23   |#define FALSE 0
                             5084 ; 24   |#endif
                             5085 ; 25   |#if !defined(TRUE)
                             5086 ; 26   |#define TRUE  1
                             5087 ; 27   |#endif
                             5088 ; 28   |
                             5089 ; 29   |#if !defined(NULL)
                             5090 ; 30   |#define NULL 0
                             5091 ; 31   |#endif
                             5092 ; 32   |
                             5093 ; 33   |#define MAX_INT     0x7FFFFF
                             5094 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5095 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5096 ; 36   |#define MAX_ULONG   (-1) 
                             5097 ; 37   |
                             5098 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5099 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5100 ; 40   |
                             5101 ; 41   |
                             5102 ; 42   |#define BYTE    unsigned char       // btVarName
                             5103 ; 43   |#define CHAR    signed char         // cVarName
                             5104 ; 44   |#define USHORT  unsigned short      // usVarName
                             5105 ; 45   |#define SHORT   unsigned short      // sVarName
                             5106 ; 46   |#define WORD    unsigned int        // wVarName
                             5107 ; 47   |#define INT     signed int          // iVarName
                             5108 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5109 ; 49   |#define LONG    signed long         // lVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5110 ; 50   |#define BOOL    unsigned int        // bVarName
                             5111 ; 51   |#define FRACT   _fract              // frVarName
                             5112 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5113 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5114 ; 54   |#define FLOAT   float               // fVarName
                             5115 ; 55   |#define DBL     double              // dVarName
                             5116 ; 56   |#define ENUM    enum                // eVarName
                             5117 ; 57   |#define CMX     _complex            // cmxVarName
                             5118 ; 58   |typedef WORD UCS3;                   // 
                             5119 ; 59   |
                             5120 ; 60   |#define UINT16  unsigned short
                             5121 ; 61   |#define UINT8   unsigned char   
                             5122 ; 62   |#define UINT32  unsigned long
                             5123 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5124 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5125 ; 65   |#define WCHAR   UINT16
                             5126 ; 66   |
                             5127 ; 67   |//UINT128 is 16 bytes or 6 words
                             5128 ; 68   |typedef struct UINT128_3500 {   
                             5129 ; 69   |    int val[6];     
                             5130 ; 70   |} UINT128_3500;
                             5131 ; 71   |
                             5132 ; 72   |#define UINT128   UINT128_3500
                             5133 ; 73   |
                             5134 ; 74   |// Little endian word packed byte strings:   
                             5135 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5136 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5137 ; 77   |// Little endian word packed byte strings:   
                             5138 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5139 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5140 ; 80   |
                             5141 ; 81   |// Declare Memory Spaces To Use When Coding
                             5142 ; 82   |// A. Sector Buffers
                             5143 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5144 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5145 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5146 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5147 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5148 ; 88   |// B. Media DDI Memory
                             5149 ; 89   |#define MEDIA_DDI_MEM _Y
                             5150 ; 90   |
                             5151 ; 91   |
                             5152 ; 92   |
                             5153 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5154 ; 94   |// Examples of circular pointers:
                             5155 ; 95   |//    INT CIRC cpiVarName
                             5156 ; 96   |//    DWORD CIRC cpdwVarName
                             5157 ; 97   |
                             5158 ; 98   |#define RETCODE INT                 // rcVarName
                             5159 ; 99   |
                             5160 ; 100  |// generic bitfield structure
                             5161 ; 101  |struct Bitfield {
                             5162 ; 102  |    unsigned int B0  :1;
                             5163 ; 103  |    unsigned int B1  :1;
                             5164 ; 104  |    unsigned int B2  :1;
                             5165 ; 105  |    unsigned int B3  :1;
                             5166 ; 106  |    unsigned int B4  :1;
                             5167 ; 107  |    unsigned int B5  :1;
                             5168 ; 108  |    unsigned int B6  :1;
                             5169 ; 109  |    unsigned int B7  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5170 ; 110  |    unsigned int B8  :1;
                             5171 ; 111  |    unsigned int B9  :1;
                             5172 ; 112  |    unsigned int B10 :1;
                             5173 ; 113  |    unsigned int B11 :1;
                             5174 ; 114  |    unsigned int B12 :1;
                             5175 ; 115  |    unsigned int B13 :1;
                             5176 ; 116  |    unsigned int B14 :1;
                             5177 ; 117  |    unsigned int B15 :1;
                             5178 ; 118  |    unsigned int B16 :1;
                             5179 ; 119  |    unsigned int B17 :1;
                             5180 ; 120  |    unsigned int B18 :1;
                             5181 ; 121  |    unsigned int B19 :1;
                             5182 ; 122  |    unsigned int B20 :1;
                             5183 ; 123  |    unsigned int B21 :1;
                             5184 ; 124  |    unsigned int B22 :1;
                             5185 ; 125  |    unsigned int B23 :1;
                             5186 ; 126  |};
                             5187 ; 127  |
                             5188 ; 128  |union BitInt {
                             5189 ; 129  |        struct Bitfield B;
                             5190 ; 130  |        int        I;
                             5191 ; 131  |};
                             5192 ; 132  |
                             5193 ; 133  |#define MAX_MSG_LENGTH 10
                             5194 ; 134  |struct CMessage
                             5195 ; 135  |{
                             5196 ; 136  |        unsigned int m_uLength;
                             5197 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5198 ; 138  |};
                             5199 ; 139  |
                             5200 ; 140  |typedef struct {
                             5201 ; 141  |    WORD m_wLength;
                             5202 ; 142  |    WORD m_wMessage;
                             5203 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5204 ; 144  |} Message;
                             5205 ; 145  |
                             5206 ; 146  |struct MessageQueueDescriptor
                             5207 ; 147  |{
                             5208 ; 148  |        int *m_pBase;
                             5209 ; 149  |        int m_iModulo;
                             5210 ; 150  |        int m_iSize;
                             5211 ; 151  |        int *m_pHead;
                             5212 ; 152  |        int *m_pTail;
                             5213 ; 153  |};
                             5214 ; 154  |
                             5215 ; 155  |struct ModuleEntry
                             5216 ; 156  |{
                             5217 ; 157  |    int m_iSignaledEventMask;
                             5218 ; 158  |    int m_iWaitEventMask;
                             5219 ; 159  |    int m_iResourceOfCode;
                             5220 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5221 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5222 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5223 ; 163  |    int m_uTimeOutHigh;
                             5224 ; 164  |    int m_uTimeOutLow;
                             5225 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5226 ; 166  |};
                             5227 ; 167  |
                             5228 ; 168  |union WaitMask{
                             5229 ; 169  |    struct B{
                             5230 ; 170  |        unsigned int m_bNone     :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5231 ; 171  |        unsigned int m_bMessage  :1;
                             5232 ; 172  |        unsigned int m_bTimer    :1;
                             5233 ; 173  |        unsigned int m_bButton   :1;
                             5234 ; 174  |    } B;
                             5235 ; 175  |    int I;
                             5236 ; 176  |} ;
                             5237 ; 177  |
                             5238 ; 178  |
                             5239 ; 179  |struct Button {
                             5240 ; 180  |        WORD wButtonEvent;
                             5241 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5242 ; 182  |};
                             5243 ; 183  |
                             5244 ; 184  |struct Message {
                             5245 ; 185  |        WORD wMsgLength;
                             5246 ; 186  |        WORD wMsgCommand;
                             5247 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5248 ; 188  |};
                             5249 ; 189  |
                             5250 ; 190  |union EventTypes {
                             5251 ; 191  |        struct CMessage msg;
                             5252 ; 192  |        struct Button Button ;
                             5253 ; 193  |        struct Message Message;
                             5254 ; 194  |};
                             5255 ; 195  |
                             5256 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5257 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5258 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5259 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5260 ; 200  |
                             5261 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5262 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5263 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5264 ; 204  |
                             5265 ; 205  |#if DEBUG
                             5266 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5267 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5268 ; 208  |#else 
                             5269 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5270 ; 210  |#define DebugBuildAssert(x)    
                             5271 ; 211  |#endif
                             5272 ; 212  |
                             5273 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5274 ; 214  |//  #pragma asm
                             5275 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5276 ; 216  |//  #pragma endasm
                             5277 ; 217  |
                             5278 ; 218  |
                             5279 ; 219  |#ifdef COLOR_262K
                             5280 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5281 ; 221  |#elif defined(COLOR_65K)
                             5282 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5283 ; 223  |#else
                             5284 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5285 ; 225  |#endif
                             5286 ; 226  |    
                             5287 ; 227  |#endif // #ifndef _TYPES_H
                             5288 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5290 
                             5291 ; 5    |
                             5292 ; 6    |#endif
                             5293 ; 7    |
                             5294 ; 8    |
                             5295 ; 9    |
                             5296 ; 10   |
                             5297 
                             5299 
                             5300 ; 16   |#include "menus.h"
                             5301 
                             5303 
                             5304 ; 1    |#ifndef _MENU_H
                             5305 ; 2    |#define _MENU_H
                             5306 ; 3    |
                             5307 ; 4    |#include "types.h"
                             5308 
                             5310 
                             5311 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5312 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5313 ; 3    |//
                             5314 ; 4    |// Filename: types.h
                             5315 ; 5    |// Description: Standard data types
                             5316 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5317 ; 7    |
                             5318 ; 8    |#ifndef _TYPES_H
                             5319 ; 9    |#define _TYPES_H
                             5320 ; 10   |
                             5321 ; 11   |// TODO:  move this outta here!
                             5322 ; 12   |#if !defined(NOERROR)
                             5323 ; 13   |#define NOERROR 0
                             5324 ; 14   |#define SUCCESS 0
                             5325 ; 15   |#endif 
                             5326 ; 16   |#if !defined(SUCCESS)
                             5327 ; 17   |#define SUCCESS  0
                             5328 ; 18   |#endif
                             5329 ; 19   |#if !defined(ERROR)
                             5330 ; 20   |#define ERROR   -1
                             5331 ; 21   |#endif
                             5332 ; 22   |#if !defined(FALSE)
                             5333 ; 23   |#define FALSE 0
                             5334 ; 24   |#endif
                             5335 ; 25   |#if !defined(TRUE)
                             5336 ; 26   |#define TRUE  1
                             5337 ; 27   |#endif
                             5338 ; 28   |
                             5339 ; 29   |#if !defined(NULL)
                             5340 ; 30   |#define NULL 0
                             5341 ; 31   |#endif
                             5342 ; 32   |
                             5343 ; 33   |#define MAX_INT     0x7FFFFF
                             5344 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5345 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5346 ; 36   |#define MAX_ULONG   (-1) 
                             5347 ; 37   |
                             5348 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5349 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5350 ; 40   |
                             5351 ; 41   |
                             5352 ; 42   |#define BYTE    unsigned char       // btVarName
                             5353 ; 43   |#define CHAR    signed char         // cVarName
                             5354 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5355 ; 45   |#define SHORT   unsigned short      // sVarName
                             5356 ; 46   |#define WORD    unsigned int        // wVarName
                             5357 ; 47   |#define INT     signed int          // iVarName
                             5358 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5359 ; 49   |#define LONG    signed long         // lVarName
                             5360 ; 50   |#define BOOL    unsigned int        // bVarName
                             5361 ; 51   |#define FRACT   _fract              // frVarName
                             5362 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5363 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5364 ; 54   |#define FLOAT   float               // fVarName
                             5365 ; 55   |#define DBL     double              // dVarName
                             5366 ; 56   |#define ENUM    enum                // eVarName
                             5367 ; 57   |#define CMX     _complex            // cmxVarName
                             5368 ; 58   |typedef WORD UCS3;                   // 
                             5369 ; 59   |
                             5370 ; 60   |#define UINT16  unsigned short
                             5371 ; 61   |#define UINT8   unsigned char   
                             5372 ; 62   |#define UINT32  unsigned long
                             5373 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5374 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5375 ; 65   |#define WCHAR   UINT16
                             5376 ; 66   |
                             5377 ; 67   |//UINT128 is 16 bytes or 6 words
                             5378 ; 68   |typedef struct UINT128_3500 {   
                             5379 ; 69   |    int val[6];     
                             5380 ; 70   |} UINT128_3500;
                             5381 ; 71   |
                             5382 ; 72   |#define UINT128   UINT128_3500
                             5383 ; 73   |
                             5384 ; 74   |// Little endian word packed byte strings:   
                             5385 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5386 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5387 ; 77   |// Little endian word packed byte strings:   
                             5388 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5389 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5390 ; 80   |
                             5391 ; 81   |// Declare Memory Spaces To Use When Coding
                             5392 ; 82   |// A. Sector Buffers
                             5393 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5394 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5395 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5396 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5397 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5398 ; 88   |// B. Media DDI Memory
                             5399 ; 89   |#define MEDIA_DDI_MEM _Y
                             5400 ; 90   |
                             5401 ; 91   |
                             5402 ; 92   |
                             5403 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5404 ; 94   |// Examples of circular pointers:
                             5405 ; 95   |//    INT CIRC cpiVarName
                             5406 ; 96   |//    DWORD CIRC cpdwVarName
                             5407 ; 97   |
                             5408 ; 98   |#define RETCODE INT                 // rcVarName
                             5409 ; 99   |
                             5410 ; 100  |// generic bitfield structure
                             5411 ; 101  |struct Bitfield {
                             5412 ; 102  |    unsigned int B0  :1;
                             5413 ; 103  |    unsigned int B1  :1;
                             5414 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5415 ; 105  |    unsigned int B3  :1;
                             5416 ; 106  |    unsigned int B4  :1;
                             5417 ; 107  |    unsigned int B5  :1;
                             5418 ; 108  |    unsigned int B6  :1;
                             5419 ; 109  |    unsigned int B7  :1;
                             5420 ; 110  |    unsigned int B8  :1;
                             5421 ; 111  |    unsigned int B9  :1;
                             5422 ; 112  |    unsigned int B10 :1;
                             5423 ; 113  |    unsigned int B11 :1;
                             5424 ; 114  |    unsigned int B12 :1;
                             5425 ; 115  |    unsigned int B13 :1;
                             5426 ; 116  |    unsigned int B14 :1;
                             5427 ; 117  |    unsigned int B15 :1;
                             5428 ; 118  |    unsigned int B16 :1;
                             5429 ; 119  |    unsigned int B17 :1;
                             5430 ; 120  |    unsigned int B18 :1;
                             5431 ; 121  |    unsigned int B19 :1;
                             5432 ; 122  |    unsigned int B20 :1;
                             5433 ; 123  |    unsigned int B21 :1;
                             5434 ; 124  |    unsigned int B22 :1;
                             5435 ; 125  |    unsigned int B23 :1;
                             5436 ; 126  |};
                             5437 ; 127  |
                             5438 ; 128  |union BitInt {
                             5439 ; 129  |        struct Bitfield B;
                             5440 ; 130  |        int        I;
                             5441 ; 131  |};
                             5442 ; 132  |
                             5443 ; 133  |#define MAX_MSG_LENGTH 10
                             5444 ; 134  |struct CMessage
                             5445 ; 135  |{
                             5446 ; 136  |        unsigned int m_uLength;
                             5447 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5448 ; 138  |};
                             5449 ; 139  |
                             5450 ; 140  |typedef struct {
                             5451 ; 141  |    WORD m_wLength;
                             5452 ; 142  |    WORD m_wMessage;
                             5453 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5454 ; 144  |} Message;
                             5455 ; 145  |
                             5456 ; 146  |struct MessageQueueDescriptor
                             5457 ; 147  |{
                             5458 ; 148  |        int *m_pBase;
                             5459 ; 149  |        int m_iModulo;
                             5460 ; 150  |        int m_iSize;
                             5461 ; 151  |        int *m_pHead;
                             5462 ; 152  |        int *m_pTail;
                             5463 ; 153  |};
                             5464 ; 154  |
                             5465 ; 155  |struct ModuleEntry
                             5466 ; 156  |{
                             5467 ; 157  |    int m_iSignaledEventMask;
                             5468 ; 158  |    int m_iWaitEventMask;
                             5469 ; 159  |    int m_iResourceOfCode;
                             5470 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5471 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5472 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5473 ; 163  |    int m_uTimeOutHigh;
                             5474 ; 164  |    int m_uTimeOutLow;
                             5475 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5476 ; 166  |};
                             5477 ; 167  |
                             5478 ; 168  |union WaitMask{
                             5479 ; 169  |    struct B{
                             5480 ; 170  |        unsigned int m_bNone     :1;
                             5481 ; 171  |        unsigned int m_bMessage  :1;
                             5482 ; 172  |        unsigned int m_bTimer    :1;
                             5483 ; 173  |        unsigned int m_bButton   :1;
                             5484 ; 174  |    } B;
                             5485 ; 175  |    int I;
                             5486 ; 176  |} ;
                             5487 ; 177  |
                             5488 ; 178  |
                             5489 ; 179  |struct Button {
                             5490 ; 180  |        WORD wButtonEvent;
                             5491 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5492 ; 182  |};
                             5493 ; 183  |
                             5494 ; 184  |struct Message {
                             5495 ; 185  |        WORD wMsgLength;
                             5496 ; 186  |        WORD wMsgCommand;
                             5497 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5498 ; 188  |};
                             5499 ; 189  |
                             5500 ; 190  |union EventTypes {
                             5501 ; 191  |        struct CMessage msg;
                             5502 ; 192  |        struct Button Button ;
                             5503 ; 193  |        struct Message Message;
                             5504 ; 194  |};
                             5505 ; 195  |
                             5506 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5507 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5508 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5509 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5510 ; 200  |
                             5511 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5512 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5513 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5514 ; 204  |
                             5515 ; 205  |#if DEBUG
                             5516 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5517 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5518 ; 208  |#else 
                             5519 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5520 ; 210  |#define DebugBuildAssert(x)    
                             5521 ; 211  |#endif
                             5522 ; 212  |
                             5523 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5524 ; 214  |//  #pragma asm
                             5525 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5526 ; 216  |//  #pragma endasm
                             5527 ; 217  |
                             5528 ; 218  |
                             5529 ; 219  |#ifdef COLOR_262K
                             5530 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5531 ; 221  |#elif defined(COLOR_65K)
                             5532 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5533 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5534 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5535 ; 225  |#endif
                             5536 ; 226  |    
                             5537 ; 227  |#endif // #ifndef _TYPES_H
                             5538 
                             5540 
                             5541 ; 5    |
                             5542 ; 6    |#define TIMER_ANIMATE           0
                             5543 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             5544 ; 8    |#define TIMER_BATT_CHK          2
                             5545 ; 9    |#define TIMER_SONG_CHANGE       3
                             5546 ; 10   |#define TIMER_TUNER                             4
                             5547 ; 11   |#define TIMER_BACKLIGHT                 5
                             5548 ; 12   |#define TIMER_FFRWND                6
                             5549 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             5550 ; 14   |#define TIMER_TIMEDATE                  8
                             5551 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                             5552 ; 16   |#define TIMER_APIC_UPDATE               9
                             5553 ; 17   |
                             5554 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             5555 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             5556 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             5557 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             5558 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             5559 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             5560 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             5561 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5562 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             5563 ; 27   |#ifdef USE_PLAYLIST3
                             5564 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             5565 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             5566 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             5567 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             5568 ; 32   |
                             5569 ; 33   |#define PLAYLIST_ENABLE         (0)
                             5570 ; 34   |#endif
                             5571 ; 35   |#define ANIMATE_PERIOD          (100)
                             5572 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             5573 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             5574 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             5575 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             5576 ; 40   |#ifdef USE_PLAYLIST5
                             5577 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             5578 ; 42   |#endif
                             5579 ; 43   |
                             5580 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5581 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             5582 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             5583 ; 47   |
                             5584 ; 48   |// used with shutdown menu
                             5585 ; 49   |// FORCESHUTDOWN does not allow abort
                             5586 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             5587 ; 51   |#define FORCESHUTDOWN                   TRUE
                             5588 ; 52   |#define USERSHUTDOWN                    FALSE
                             5589 ; 53   |
                             5590 ; 54   |// if low battery display low battery message
                             5591 ; 55   |#define LOWBATT                                 TRUE
                             5592 ; 56   |#define REGBATT                                 FALSE
                             5593 ; 57   |
                             5594 ; 58   |//Backlight Define Statements
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5595 ; 59   |#ifdef CLCD
                             5596 ; 60   |#ifdef CLCD_16BIT
                             5597 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             5598 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5599 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5600 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             5601 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             5602 ; 66   |#else
                             5603 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             5604 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5605 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5606 ; 70   |#define BACKLIGHT_ON                            0x006000
                             5607 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             5608 ; 72   |#endif
                             5609 ; 73   |#else
                             5610 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             5611 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             5612 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5613 ; 77   |#define BACKLIGHT_ON                            TRUE
                             5614 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             5615 ; 79   |#endif
                             5616 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                             5617 ; 81   |
                             5618 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             5619 ; 83   |#define INCREMENT 1
                             5620 ; 84   |#define DECREMENT 0
                             5621 ; 85   |
                             5622 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             5623 ; 87   |//states that aren't included in the displayed list.
                             5624 ; 88   |#define MENU_EXIT       101
                             5625 ; 89   |#define MENU_MAIN       100
                             5626 ; 90   |
                             5627 ; 91   |// menu flags
                             5628 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             5629 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                             5630 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                             5631 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             5632 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
                             5633 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
                             5634 ; 98   |#endif
                             5635 ; 99   |
                             5636 ; 100  |#define LANGUAGES_ENG   0
                             5637 ; 101  |#define LANGUAGES_VIE   1
                             5638 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             5639 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             5640 ; 104  |
                             5641 ; 105  |// 1 word menu variable -- bit flags
                             5642 ; 106  |extern struct Bitfield g_MenuFlags;
                             5643 ; 107  |
                             5644 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             5645 ; 109  |extern union EventTypes gEventInfo;
                             5646 ; 110  |
                             5647 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             5648 ; 112  |extern INT g_iCurrentMenu;
                             5649 ; 113  |
                             5650 ; 114  |//Backlight State
                             5651 ; 115  |extern INT g_iBackLightState;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5652 ; 116  |
                             5653 ; 117  |//Language state
                             5654 ; 118  |extern INT g_iLanguage;
                             5655 ; 119  |
                             5656 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             5657 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             5658 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             5659 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             5660 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             5661 ; 125  |#ifdef USE_PLAYLIST3
                             5662 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             5663 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             5664 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5665 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             5666 ; 130  |#ifdef MOTION_VIDEO
                             5667 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             5668 ; 132  |#endif
                             5669 ; 133  |#ifdef JPEG_APP
                             5670 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             5671 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             5672 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             5673 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             5674 ; 138  |#endif
                             5675 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             5676 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             5677 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             5678 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             5679 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             5680 ; 144  |
                             5681 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             5682 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             5683 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             5684 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             5685 ; 149  |#ifdef USE_PLAYLIST5
                             5686 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5687 ; 151  |#endif
                             5688 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             5689 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             5690 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             5691 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             5692 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             5693 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             5694 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             5695 ; 159  |
                             5696 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             5697 ; 161  |void _reentrant RecordTestMenu(void);
                             5698 ; 162  |
                             5699 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             5700 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5701 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5702 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5703 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             5704 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             5705 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             5706 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             5707 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             5708 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             5709 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             5710 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             5711 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             5712 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             5713 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5714 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             5715 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             5716 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             5717 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             5718 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             5719 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             5720 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             5721 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             5722 ; 186  |#endif
                             5723 ; 187  |
                             5724 
                             5726 
                             5727 ; 17   |#include "mainmenu.h"
                             5728 
                             5730 
                             5731 ; 1    |#ifndef _MAIN_MENU_H
                             5732 ; 2    |#define _MAIN_MENU_H
                             5733 ; 3    |
                             5734 ; 4    |// menus in mainmenu
                             5735 ; 5    |#define MAINMENU_FIRST  0
                             5736 ; 6    |
                             5737 ; 7    |enum _MENU_ID
                             5738 ; 8    |{
                             5739 ; 9    |        MENU_MUSIC = 0,
                             5740 ; 10   |#ifdef JPEG_APP
                             5741 ; 11   |        MENU_JPEG_DISPLAY,
                             5742 ; 12   |#endif
                             5743 ; 13   |#ifdef MOTION_VIDEO
                             5744 ; 14   |        MENU_MVIDEO,
                             5745 ; 15   |#endif
                             5746 ; 16   |        MENU_VOICE,
                             5747 ; 17   |
                             5748 ; 18   |/*This version does not use PL5
                             5749 ; 19   |#ifdef USE_PLAYLIST5
                             5750 ; 20   |#ifndef REMOVE_FM
                             5751 ; 21   |    MENU_FMREC,
                             5752 ; 22   |#endif
                             5753 ; 23   |    MENU_LINEIN,
                             5754 ; 24   |#ifdef AUDIBLE
                             5755 ; 25   |        MENU_AUDIBLE,
                             5756 ; 26   |#endif
                             5757 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             5758 ; 28   |*/
                             5759 ; 29   |
                             5760 ; 30   |#ifdef USE_PLAYLIST3
                             5761 ; 31   |#ifdef AUDIBLE
                             5762 ; 32   |        MENU_AUDIBLE,
                             5763 ; 33   |#endif
                             5764 ; 34   |#endif
                             5765 ; 35   |#ifndef REMOVE_FM
                             5766 ; 36   |        MENU_FMTUNER,
                             5767 ; 37   |#endif
                             5768 ; 38   |        MENU_RECORD,
                             5769 ; 39   |        MENU_SETTINGS,
                             5770 ; 40   |        MENU_SHUTDOWN,
                             5771 ; 41   |        MENU_TIME_DATE,
                             5772 ; 42   |        MENU_AB,
                             5773 ; 43   |        MENU_DELETE,
                             5774 ; 44   |        MENU_ABOUT,
                             5775 ; 45   |#ifdef SPECTRUM_ANAL
                             5776 ; 46   |        MENU_SPECTROGRAM,
                             5777 ; 47   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5778 ; 48   |        MENU_MAIN_EXIT
                             5779 ; 49   |};
                             5780 ; 50   |
                             5781 ; 51   |
                             5782 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             5783 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             5784 ; 54   |
                             5785 ; 55   |#ifdef S6B33B0A_LCD
                             5786 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             5787 ; 57   |#endif
                             5788 ; 58   |
                             5789 ; 59   |#ifdef SED15XX_LCD
                             5790 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             5791 ; 61   |#endif
                             5792 ; 62   |
                             5793 ; 63   |
                             5794 ; 64   |// Media error constants
                             5795 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             5796 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             5797 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             5798 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             5799 ; 69   |// supported in the current code.)
                             5800 ; 70   |
                             5801 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             5802 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             5803 ; 73   |
                             5804 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             5805 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             5806 ; 76   |
                             5807 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             5808 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             5809 ; 79   |
                             5810 ; 80   |#ifdef USE_PLAYLIST3
                             5811 ; 81   |extern INT  g_current_index;
                             5812 ; 82   |extern INT  g_current_size;
                             5813 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             5814 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             5815 ; 85   |extern INT  g_iFileHandle;
                             5816 ; 86   |extern INT  g_ML_save_on_exit;
                             5817 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             5818 ; 88   |#endif  // USE_PLAYLIST3
                             5819 ; 89   |
                             5820 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             5821 ; 91   |//  Prototypes
                             5822 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             5823 ; 93   |#ifdef USE_PLAYLIST3
                             5824 ; 94   |void _reentrant ML_building_engine_init(void);
                             5825 ; 95   |#endif  // USE_PLAYLIST3
                             5826 ; 96   |
                             5827 ; 97   |#endif
                             5828 
                             5830 
                             5831 ; 18   |#include "display.h"
                             5832 
                             5834 
                             5835 ; 1    |#ifndef _DISPLAY_H
                             5836 ; 2    |#define _DISPLAY_H
                             5837 ; 3    |
                             5838 ; 4    |//Display bits
                             5839 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5840 ; 6    |
                             5841 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5842 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5843 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5844 ; 10   |
                             5845 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             5846 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5847 ; 13   |//things that are specific for that menu.
                             5848 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5849 ; 15   |
                             5850 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5851 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5852 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5853 ; 19   |
                             5854 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5855 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5856 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5857 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5858 ; 24   |
                             5859 ; 25   |//Playback info
                             5860 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5861 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5862 ; 28   |
                             5863 ; 29   |//Track Info
                             5864 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5865 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5866 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5867 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5868 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5869 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5870 ; 36   |
                             5871 ; 37   |//Device status info
                             5872 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5873 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5874 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5875 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5876 ; 42   |
                             5877 ; 43   |#ifdef PLAYER_STRESS
                             5878 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5879 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5880 ; 46   |#endif
                             5881 ; 47   |
                             5882 ; 48   |
                             5883 ; 49   |union DisplayHints
                             5884 ; 50   |{
                             5885 ; 51   |    struct {
                             5886 ; 52   |        int ClearDisplay        :1;//0
                             5887 ; 53   |        int EncoderTrackTime    :1;//1
                             5888 ; 54   |        int EncoderTrackName    :1;//2
                             5889 ; 55   |        int RecordMode          :1;//3
                             5890 ; 56   |        int Misc                :1;//4
                             5891 ; 57   |        int FMTunerFrequency    :1;//5
                             5892 ; 58   |        int FMTunerPreset       :1;//6
                             5893 ; 59   |        int FMTunerStrength     :1;//7
                             5894 ; 60   |        int TotalTrackTime      :1;//8
                             5895 ; 61   |        int PlayState           :1;//9
                             5896 ; 62   |        int ABIcon              :1;//10
                             5897 ; 63   |        int PlayMode            :1;//11
                             5898 ; 64   |        int PlaySet             :1;//12
                             5899 ; 65   |        int EQ                  :1;//13
                             5900 ; 66   |        int Volume              :1;//14
                             5901 ; 67   |        int SongArtistAlbum     :1;//15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5902 ; 68   |        int SongTitle           :1;//16
                             5903 ; 69   |        int CurrentTrack        :1;//17
                             5904 ; 70   |        int TrackTime           :1;//18
                             5905 ; 71   |        int Bitrate             :1;//19
                             5906 ; 72   |        int LockIcon            :1;//20
                             5907 ; 73   |        int Disk                :1;//21
                             5908 ; 74   |        int Battery             :1;//22
                             5909 ; 75   |#ifdef PLAYER_STRESS
                             5910 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5911 ; 77   |#else
                             5912 ; 78   |        int AlbumArt            :1;//23
                             5913 ; 79   |#endif
                             5914 ; 80   |    } bits;
                             5915 ; 81   |    WORD I;
                             5916 ; 82   |};
                             5917 ; 83   |
                             5918 ; 84   |// setup default display for all menus
                             5919 ; 85   |// can be adjusted in each menus as required.
                             5920 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5921 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5922 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5923 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5924 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5925 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5926 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5927 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5928 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5929 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5930 ; 96   |                                )
                             5931 ; 97   |
                             5932 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5933 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5934 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5935 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5936 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5937 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5938 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5939 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5940 ; 106  |                                )
                             5941 ; 107  |
                             5942 ; 108  |//-----------------------------------------------
                             5943 ; 109  |#ifdef JPEG_ALBUM_ART
                             5944 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5945 ; 111  |#else
                             5946 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5947 ; 113  |#endif
                             5948 ; 114  |
                             5949 ; 115  |#ifdef PLAYER_STRESS
                             5950 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5951 ; 117  |#else
                             5952 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5953 ; 119  |#endif
                             5954 ; 120  |
                             5955 ; 121  |
                             5956 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5957 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5958 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5959 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5960 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5961 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5962 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5963 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5964 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5965 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5966 ; 132  |                                )
                             5967 ; 133  |
                             5968 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5969 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5970 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5971 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5972 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5973 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5974 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5975 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5976 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5977 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5978 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5979 ; 145  |                                )
                             5980 ; 146  |//-----------------------------------------------
                             5981 ; 147  |
                             5982 ; 148  |
                             5983 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5984 ; 150  |
                             5985 ; 151  |
                             5986 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5987 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5988 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5989 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5990 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5991 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5992 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5993 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5994 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5995 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5996 ; 162  |                                )
                             5997 ; 163  |
                             5998 ; 164  |
                             5999 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             6000 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             6001 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             6002 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             6003 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6004 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6005 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             6006 ; 172  |                                )
                             6007 ; 173  |
                             6008 ; 174  |#ifdef USE_PLAYLIST3
                             6009 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             6010 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             6011 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             6012 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             6013 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             6014 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6015 ; 181  |                                )
                             6016 ; 182  |#else
                             6017 ; 183  |#ifdef USE_PLAYLIST5
                             6018 ; 184  |#if 0
                             6019 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6020 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             6021 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6022 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6023 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6024 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             6025 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6026 ; 192  |                                )
                             6027 ; 193  |#else
                             6028 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6029 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             6030 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6031 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6032 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6033 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6034 ; 200  |                                )
                             6035 ; 201  |#endif
                             6036 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             6037 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             6038 ; 204  |
                             6039 ; 205  |
                             6040 ; 206  |
                             6041 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6042 ; 208  |
                             6043 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             6044 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             6045 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             6046 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             6047 ; 213  |                                        )     // (SDK2.520)
                             6048 ; 214  |
                             6049 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             6050 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6051 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6052 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6053 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6054 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             6055 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             6056 ; 222  |
                             6057 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6058 ; 224  |
                             6059 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             6060 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             6061 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             6062 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                             6063 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             6064 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             6065 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             6066 ; 232  |                                                                        )
                             6067 ; 233  |
                             6068 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6069 ; 235  |// used during track update to force total time update
                             6070 ; 236  |#define AUTOUPDATE              FALSE
                             6071 ; 237  |#define FORCEUPDATE             TRUE
                             6072 ; 238  |
                             6073 ; 239  |
                             6074 ; 240  |// based on font used for title/artist display
                             6075 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             6076 ; 242  |
                             6077 ; 243  |
                             6078 ; 244  |// LCD dimensions
                             6079 ; 245  |#ifdef LDS514_LCD
                             6080 ; 246  |#define   LCD_SIZE_X       96
                             6081 ; 247  |#define   LCD_SIZE_Y       64
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6082 ; 248  |#endif
                             6083 ; 249  |
                             6084 ; 250  |#ifdef ILI814_LCD
                             6085 ; 251  |#define   LCD_SIZE_X       96
                             6086 ; 252  |#define   LCD_SIZE_Y       64
                             6087 ; 253  |#endif
                             6088 ; 254  |
                             6089 ; 255  |#ifdef ML9341_LCD
                             6090 ; 256  |#define   LCD_SIZE_X       96
                             6091 ; 257  |#define   LCD_SIZE_Y       96
                             6092 ; 258  |#endif
                             6093 ; 259  |
                             6094 ; 260  |#ifdef SSD1332_LCD
                             6095 ; 261  |#define   LCD_SIZE_X       96
                             6096 ; 262  |#define   LCD_SIZE_Y       64
                             6097 ; 263  |#endif
                             6098 ; 264  |
                             6099 ; 265  |#ifdef S6B33B0A_LCD
                             6100 ; 266  |#define   LCD_SIZE_X       128
                             6101 ; 267  |#define   LCD_SIZE_Y       159
                             6102 ; 268  |#endif
                             6103 ; 269  |
                             6104 ; 270  |#ifdef SED15XX_LCD
                             6105 ; 271  |#define LCD_SIZE_X                      128
                             6106 ; 272  |#define LCD_SIZE_Y                      64
                             6107 ; 273  |#endif
                             6108 ; 274  |
                             6109 ; 275  |#define LCD_SIZE_ROW                     8
                             6110 ; 276  |
                             6111 ; 277  |#define TOP_OF_SCREEN           0
                             6112 ; 278  |#define LEFT_OF_SCREEN          0
                             6113 ; 279  |
                             6114 ; 280  |#ifdef LDS514_LCD
                             6115 ; 281  |#define   SCREEN_WIDTH       96
                             6116 ; 282  |#define   SCREEN_HEIGHT       64
                             6117 ; 283  |#endif
                             6118 ; 284  |
                             6119 ; 285  |#ifdef ILI814_LCD
                             6120 ; 286  |#define   SCREEN_WIDTH       96
                             6121 ; 287  |#define   SCREEN_HEIGHT       64
                             6122 ; 288  |#endif
                             6123 ; 289  |
                             6124 ; 290  |#ifdef ML9341_LCD
                             6125 ; 291  |#define   SCREEN_WIDTH       96
                             6126 ; 292  |#define   SCREEN_HEIGHT       96
                             6127 ; 293  |#endif
                             6128 ; 294  |
                             6129 ; 295  |#ifdef SSD1332_LCD
                             6130 ; 296  |#define   SCREEN_WIDTH       96
                             6131 ; 297  |#define   SCREEN_HEIGHT       64
                             6132 ; 298  |#endif
                             6133 ; 299  |
                             6134 ; 300  |#ifdef S6B33B0A_LCD
                             6135 ; 301  |#define   SCREEN_WIDTH       128
                             6136 ; 302  |#define   SCREEN_HEIGHT       159
                             6137 ; 303  |#endif
                             6138 ; 304  |
                             6139 ; 305  |#ifdef SED15XX_LCD
                             6140 ; 306  |#define SCREEN_WIDTH            128
                             6141 ; 307  |#define SCREEN_HEIGHT           64
                             6142 ; 308  |#endif
                             6143 ; 309  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6144 ; 310  |#define CHAR_SIZE_X             6
                             6145 ; 311  |#define CHAR_SIZE_Y             8
                             6146 ; 312  |
                             6147 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             6148 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             6149 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             6150 ; 316  |
                             6151 ; 317  |// Top row in order from left to right
                             6152 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             6153 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             6154 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             6155 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             6156 ; 322  |
                             6157 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             6158 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             6159 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             6160 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             6161 ; 327  |
                             6162 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             6163 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             6164 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             6165 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             6166 ; 332  |
                             6167 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             6168 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             6169 ; 335  |#define AB_ICON_X_SIZE          12
                             6170 ; 336  |#define AB_ICON_Y_SIZE          8
                             6171 ; 337  |
                             6172 ; 338  |#ifdef  AUDIBLE
                             6173 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             6174 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             6175 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             6176 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             6177 ; 343  |#endif
                             6178 ; 344  |
                             6179 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             6180 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             6181 ; 347  |#define EQ_ICON_X_SIZE          22
                             6182 ; 348  |#define EQ_ICON_Y_SIZE          8
                             6183 ; 349  |
                             6184 ; 350  |#ifdef WOW
                             6185 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             6186 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             6187 ; 353  |#endif
                             6188 ; 354  |
                             6189 ; 355  |
                             6190 ; 356  |// Media icon
                             6191 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             6192 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             6193 ; 359  |#define DISK_X_SIZE             8
                             6194 ; 360  |#define DISK_Y_SIZE             8
                             6195 ; 361  |
                             6196 ; 362  |// Hold icon
                             6197 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             6198 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             6199 ; 365  |#define LOCK_ICON_X_SIZE        8
                             6200 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             6201 ; 367  |
                             6202 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             6203 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             6204 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             6205 ; 371  |#define BATTERY_ICON_Y_SIZE     8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6206 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             6207 ; 373  |
                             6208 ; 374  |// Second row from left to right
                             6209 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             6210 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             6211 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             6212 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             6213 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             6214 ; 380  |#define VOLUME_NUM_ICONS        27
                             6215 ; 381  |
                             6216 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             6217 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             6218 ; 384  |
                             6219 ; 385  |//Lyrics Position
                             6220 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             6221 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             6222 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             6223 ; 389  |
                             6224 ; 390  |// Music menu
                             6225 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6226 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6227 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             6228 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             6229 ; 395  |
                             6230 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             6231 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             6232 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             6233 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             6234 ; 400  |
                             6235 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             6236 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             6237 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             6238 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             6239 ; 405  |
                             6240 ; 406  |#ifdef USE_PLAYLIST5
                             6241 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             6242 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6243 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             6244 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             6245 ; 411  |
                             6246 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6247 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6248 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             6249 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             6250 ; 416  |
                             6251 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             6252 ; 418  |#else
                             6253 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             6254 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6255 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             6256 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             6257 ; 423  |
                             6258 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6259 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6260 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             6261 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             6262 ; 428  |
                             6263 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             6264 ; 430  |#endif
                             6265 ; 431  |
                             6266 ; 432  |
                             6267 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6268 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6269 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             6270 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             6271 ; 437  |
                             6272 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             6273 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             6274 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             6275 ; 441  |
                             6276 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             6277 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             6278 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             6279 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             6280 ; 446  |
                             6281 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             6282 ; 448  |#define VBR_FLAG_Y_POS      8
                             6283 ; 449  |#define VBR_FLAG_X_SIZE     20
                             6284 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             6285 ; 451  |#ifdef JPEG_ALBUM_ART
                             6286 ; 452  |// Album art display parameters:
                             6287 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             6288 ; 454  |#define ALBUM_ART_Y_POS         80
                             6289 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             6290 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             6291 ; 457  |#endif
                             6292 ; 458  |
                             6293 ; 459  |// Recording Display
                             6294 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             6295 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6296 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             6297 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             6298 ; 464  |
                             6299 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             6300 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             6301 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             6302 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             6303 ; 469  |
                             6304 ; 470  |// Playback Display with hours added.
                             6305 ; 471  |#ifdef LDS514_LCD
                             6306 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6307 ; 473  |#endif
                             6308 ; 474  |
                             6309 ; 475  |#ifdef ILI814_LCD
                             6310 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6311 ; 477  |#endif
                             6312 ; 478  |
                             6313 ; 479  |#ifdef ML9341_LCD
                             6314 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6315 ; 481  |#endif
                             6316 ; 482  |
                             6317 ; 483  |#ifdef SSD1332_LCD
                             6318 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6319 ; 485  |#endif
                             6320 ; 486  |
                             6321 ; 487  |#ifdef S6B33B0A_LCD
                             6322 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6323 ; 489  |#endif
                             6324 ; 490  |
                             6325 ; 491  |#ifdef SED15XX_LCD
                             6326 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6327 ; 493  |#endif
                             6328 ; 494  |
                             6329 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6330 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             6331 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             6332 ; 498  |
                             6333 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             6334 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             6335 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             6336 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             6337 ; 503  |
                             6338 ; 504  |//Clear entire Track Time when song changes.
                             6339 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             6340 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             6341 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             6342 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             6343 ; 509  |
                             6344 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             6345 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             6346 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             6347 ; 513  |
                             6348 ; 514  | //DVRWARN
                             6349 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             6350 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             6351 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             6352 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             6353 ; 519  |
                             6354 ; 520  |//Shutdown
                             6355 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             6356 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             6357 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             6358 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             6359 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             6360 ; 526  |
                             6361 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             6362 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             6363 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             6364 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             6365 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             6366 ; 532  |
                             6367 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             6368 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             6369 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             6370 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             6371 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             6372 ; 538  |
                             6373 ; 539  |
                             6374 ; 540  |//Contrast Display
                             6375 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6376 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6377 ; 543  |
                             6378 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             6379 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             6380 ; 546  |#define CONTRAST_X_SIZE             96
                             6381 ; 547  |#define CONTRAST_Y_SIZE             8
                             6382 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             6383 ; 549  |
                             6384 ; 550  |//Backlight Display
                             6385 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6386 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             6387 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             6388 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6389 ; 555  |
                             6390 ; 556  |//settings title display
                             6391 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6392 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6393 ; 559  |//jpeg display title display
                             6394 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6395 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6396 ; 562  |//erase files title display
                             6397 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6398 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             6399 ; 565  |
                             6400 ; 566  |// Splashscreen
                             6401 ; 567  |#ifdef LDS514_LCD
                             6402 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6403 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6404 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             6405 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             6406 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6407 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6408 ; 574  |#endif
                             6409 ; 575  |
                             6410 ; 576  |#ifdef ILI814_LCD
                             6411 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6412 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6413 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             6414 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             6415 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6416 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6417 ; 583  |#endif
                             6418 ; 584  |
                             6419 ; 585  |#ifdef ML9341_LCD
                             6420 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6421 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6422 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             6423 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             6424 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6425 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6426 ; 592  |#endif
                             6427 ; 593  |
                             6428 ; 594  |#ifdef SSD1332_LCD
                             6429 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6430 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6431 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             6432 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             6433 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6434 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6435 ; 601  |#endif
                             6436 ; 602  |
                             6437 ; 603  |#ifdef S6B33B0A_LCD
                             6438 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6439 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             6440 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             6441 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             6442 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6443 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6444 ; 610  |#endif
                             6445 ; 611  |
                             6446 ; 612  |#ifdef SED15XX_LCD
                             6447 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6448 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             6449 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             6450 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             6451 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6452 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6453 ; 619  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6454 ; 620  |
                             6455 ; 621  |// FM tuner
                             6456 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             6457 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             6458 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             6459 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             6460 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             6461 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             6462 ; 628  |
                             6463 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             6464 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             6465 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             6466 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             6467 ; 633  |
                             6468 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             6469 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             6470 ; 636  |
                             6471 ; 637  |// About menu
                             6472 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6473 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             6474 ; 640  |// starting row -- use offsets for the rest
                             6475 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             6476 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             6477 ; 643  |
                             6478 ; 644  |#ifdef PLAYER_STRESS
                             6479 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6480 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6481 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6482 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             6483 ; 649  |#endif
                             6484 ; 650  |
                             6485 ; 651  |
                             6486 ; 652  |// Delete Menu
                             6487 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6488 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6489 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6490 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6491 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6492 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6493 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6494 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6495 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             6496 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6497 ; 663  |
                             6498 ; 664  |_reentrant void DisplayClear (void);
                             6499 ; 665  |_reentrant void DisplayLowBattery (void);
                             6500 ; 666  |
                             6501 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6502 ; 668  |
                             6503 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6504 ; 670  |#ifdef WOW
                             6505 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6506 ; 672  |#endif
                             6507 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6508 ; 674  |extern _X INT  g_iSongStringOffset;
                             6509 ; 675  |extern _X INT  g_iSongStringLength;
                             6510 ; 676  |
                             6511 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6512 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6513 ; 679  |extern _X INT  g_iArtistStringLength;
                             6514 ; 680  |
                             6515 ; 681  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6516 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6517 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6518 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6519 ; 685  |extern int g_iVolume_Control_Mode;
                             6520 ; 686  |extern int g_iAB_Control_Mode;
                             6521 ; 687  |
                             6522 ; 688  |
                             6523 ; 689  |#endif //_DISPLAY_H
                             6524 
                             6526 
                             6527 ; 19   |#include "playerstatemachine.h"
                             6528 
                             6530 
                             6531 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                             6532 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                             6533 ; 3    |
                             6534 ; 4    |#ifdef USE_PLAYLIST3
                             6535 ; 5    |#include "musiclib_ghdr.h"
                             6536 
                             6538 
                             6539 ; 1    |#ifndef MUSICLIB_GHDR_H
                             6540 ; 2    |#define MUSICLIB_GHDR_H
                             6541 ; 3    |
                             6542 ; 4    |#ifdef __cplusplus
                             6543 ; 5    |extern "C" {
                             6544 ; 6    |#endif
                             6545 ; 7    |
                             6546 ; 8    |/*========================================================================================
                                  ==========
                             6547 ; 9    |
                             6548 ; 10   |                                        General Description
                             6549 ; 11   |
                             6550 ; 12   |==========================================================================================
                                  ==========
                             6551 ; 13   |
                             6552 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             6553 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             6554 ; 16   |
                             6555 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             6556 ; 18   |
                             6557 ; 19   |PRODUCT NAMES: All
                             6558 ; 20   |
                             6559 ; 21   |GENERAL DESCRIPTION:
                             6560 ; 22   |
                             6561 ; 23   |    General description of this grouping of functions.
                             6562 ; 24   |
                             6563 ; 25   |Portability: All
                             6564 ; 26   |
                             6565 ; 27   |
                             6566 ; 28   |Revision History:
                             6567 ; 29   |
                             6568 ; 30   |                         Modification        Tracking
                             6569 ; 31   |Author                       Date             Number           Description of Changes
                             6570 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                             6571 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                             6572 ; 34   |
                             6573 ; 35   |
                             6574 ; 36   |==========================================================================================
                                  ==========
                             6575 ; 37   |                                            DESCRIPTION
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6576 ; 38   |==========================================================================================
                                  ==========
                             6577 ; 39   |
                             6578 ; 40   |GLOBAL FUNCTIONS:
                             6579 ; 41   |    MF_global_func_name()
                             6580 ; 42   |
                             6581 ; 43   |TRACEABILITY MATRIX:
                             6582 ; 44   |    None
                             6583 ; 45   |
                             6584 ; 46   |==========================================================================================
                                  ========*/
                             6585 ; 47   |
                             6586 ; 48   |/*========================================================================================
                                  ==========
                             6587 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                             6588 ; 50   |==========================================================================================
                                  ========*/
                             6589 ; 51   |#ifdef WIN32
                             6590 ; 52   |#define _PC_SIMULATION_
                             6591 ; 53   |#else
                             6592 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             6593 ; 55   |#endif  // WIN32
                             6594 ; 56   |
                             6595 ; 57   |#if 1
                             6596 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             6597 ; 59   |#endif
                             6598 ; 60   |
                             6599 ; 61   |#if 1
                             6600 ; 62   |#define _AUDIBLE_       /* install audible list */
                             6601 ; 63   |#endif
                             6602 ; 64   |
                             6603 ; 65   |#if 1
                             6604 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             6605 ; 67   |#endif
                             6606 ; 68   |
                             6607 ; 69   |#ifdef PL3_FB
                             6608 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             6609 ; 71   |#endif
                             6610 ; 72   |
                             6611 ; 73   |#if 1
                             6612 ; 74   |#define _SUPPORT_2000_SONGS_
                             6613 ; 75   |#endif
                             6614 ; 76   |
                             6615 ; 77   |/*========================================================================================
                                  ==========
                             6616 ; 78   |                                           INCLUDE FILES
                             6617 ; 79   |==========================================================================================
                                  ========*/
                             6618 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             6619 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             6620 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             6621 ; 83   |#define OEM_SEEK_END    SEEK_END
                             6622 ; 84   |#else
                             6623 ; 85   |#define _X
                             6624 ; 86   |#define _Y
                             6625 ; 87   |#define _packed
                             6626 ; 88   |
                             6627 ; 89   |#define _asmfunc
                             6628 ; 90   |#define _reentrant
                             6629 ; 91   |
                             6630 ; 92   |#define OEM_SEEK_CUR    1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6631 ; 93   |#define OEM_SEEK_SET    0
                             6632 ; 94   |#define OEM_SEEK_END    2
                             6633 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             6634 ; 96   |
                             6635 ; 97   |#include "types.h"
                             6636 
                             6638 
                             6639 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6640 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6641 ; 3    |//
                             6642 ; 4    |// Filename: types.h
                             6643 ; 5    |// Description: Standard data types
                             6644 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6645 ; 7    |
                             6646 ; 8    |#ifndef _TYPES_H
                             6647 ; 9    |#define _TYPES_H
                             6648 ; 10   |
                             6649 ; 11   |// TODO:  move this outta here!
                             6650 ; 12   |#if !defined(NOERROR)
                             6651 ; 13   |#define NOERROR 0
                             6652 ; 14   |#define SUCCESS 0
                             6653 ; 15   |#endif 
                             6654 ; 16   |#if !defined(SUCCESS)
                             6655 ; 17   |#define SUCCESS  0
                             6656 ; 18   |#endif
                             6657 ; 19   |#if !defined(ERROR)
                             6658 ; 20   |#define ERROR   -1
                             6659 ; 21   |#endif
                             6660 ; 22   |#if !defined(FALSE)
                             6661 ; 23   |#define FALSE 0
                             6662 ; 24   |#endif
                             6663 ; 25   |#if !defined(TRUE)
                             6664 ; 26   |#define TRUE  1
                             6665 ; 27   |#endif
                             6666 ; 28   |
                             6667 ; 29   |#if !defined(NULL)
                             6668 ; 30   |#define NULL 0
                             6669 ; 31   |#endif
                             6670 ; 32   |
                             6671 ; 33   |#define MAX_INT     0x7FFFFF
                             6672 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6673 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6674 ; 36   |#define MAX_ULONG   (-1) 
                             6675 ; 37   |
                             6676 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6677 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6678 ; 40   |
                             6679 ; 41   |
                             6680 ; 42   |#define BYTE    unsigned char       // btVarName
                             6681 ; 43   |#define CHAR    signed char         // cVarName
                             6682 ; 44   |#define USHORT  unsigned short      // usVarName
                             6683 ; 45   |#define SHORT   unsigned short      // sVarName
                             6684 ; 46   |#define WORD    unsigned int        // wVarName
                             6685 ; 47   |#define INT     signed int          // iVarName
                             6686 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6687 ; 49   |#define LONG    signed long         // lVarName
                             6688 ; 50   |#define BOOL    unsigned int        // bVarName
                             6689 ; 51   |#define FRACT   _fract              // frVarName
                             6690 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6691 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6692 ; 54   |#define FLOAT   float               // fVarName
                             6693 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6694 ; 56   |#define ENUM    enum                // eVarName
                             6695 ; 57   |#define CMX     _complex            // cmxVarName
                             6696 ; 58   |typedef WORD UCS3;                   // 
                             6697 ; 59   |
                             6698 ; 60   |#define UINT16  unsigned short
                             6699 ; 61   |#define UINT8   unsigned char   
                             6700 ; 62   |#define UINT32  unsigned long
                             6701 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6702 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6703 ; 65   |#define WCHAR   UINT16
                             6704 ; 66   |
                             6705 ; 67   |//UINT128 is 16 bytes or 6 words
                             6706 ; 68   |typedef struct UINT128_3500 {   
                             6707 ; 69   |    int val[6];     
                             6708 ; 70   |} UINT128_3500;
                             6709 ; 71   |
                             6710 ; 72   |#define UINT128   UINT128_3500
                             6711 ; 73   |
                             6712 ; 74   |// Little endian word packed byte strings:   
                             6713 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6714 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6715 ; 77   |// Little endian word packed byte strings:   
                             6716 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6717 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6718 ; 80   |
                             6719 ; 81   |// Declare Memory Spaces To Use When Coding
                             6720 ; 82   |// A. Sector Buffers
                             6721 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6722 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6723 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6724 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6725 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6726 ; 88   |// B. Media DDI Memory
                             6727 ; 89   |#define MEDIA_DDI_MEM _Y
                             6728 ; 90   |
                             6729 ; 91   |
                             6730 ; 92   |
                             6731 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6732 ; 94   |// Examples of circular pointers:
                             6733 ; 95   |//    INT CIRC cpiVarName
                             6734 ; 96   |//    DWORD CIRC cpdwVarName
                             6735 ; 97   |
                             6736 ; 98   |#define RETCODE INT                 // rcVarName
                             6737 ; 99   |
                             6738 ; 100  |// generic bitfield structure
                             6739 ; 101  |struct Bitfield {
                             6740 ; 102  |    unsigned int B0  :1;
                             6741 ; 103  |    unsigned int B1  :1;
                             6742 ; 104  |    unsigned int B2  :1;
                             6743 ; 105  |    unsigned int B3  :1;
                             6744 ; 106  |    unsigned int B4  :1;
                             6745 ; 107  |    unsigned int B5  :1;
                             6746 ; 108  |    unsigned int B6  :1;
                             6747 ; 109  |    unsigned int B7  :1;
                             6748 ; 110  |    unsigned int B8  :1;
                             6749 ; 111  |    unsigned int B9  :1;
                             6750 ; 112  |    unsigned int B10 :1;
                             6751 ; 113  |    unsigned int B11 :1;
                             6752 ; 114  |    unsigned int B12 :1;
                             6753 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6754 ; 116  |    unsigned int B14 :1;
                             6755 ; 117  |    unsigned int B15 :1;
                             6756 ; 118  |    unsigned int B16 :1;
                             6757 ; 119  |    unsigned int B17 :1;
                             6758 ; 120  |    unsigned int B18 :1;
                             6759 ; 121  |    unsigned int B19 :1;
                             6760 ; 122  |    unsigned int B20 :1;
                             6761 ; 123  |    unsigned int B21 :1;
                             6762 ; 124  |    unsigned int B22 :1;
                             6763 ; 125  |    unsigned int B23 :1;
                             6764 ; 126  |};
                             6765 ; 127  |
                             6766 ; 128  |union BitInt {
                             6767 ; 129  |        struct Bitfield B;
                             6768 ; 130  |        int        I;
                             6769 ; 131  |};
                             6770 ; 132  |
                             6771 ; 133  |#define MAX_MSG_LENGTH 10
                             6772 ; 134  |struct CMessage
                             6773 ; 135  |{
                             6774 ; 136  |        unsigned int m_uLength;
                             6775 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6776 ; 138  |};
                             6777 ; 139  |
                             6778 ; 140  |typedef struct {
                             6779 ; 141  |    WORD m_wLength;
                             6780 ; 142  |    WORD m_wMessage;
                             6781 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6782 ; 144  |} Message;
                             6783 ; 145  |
                             6784 ; 146  |struct MessageQueueDescriptor
                             6785 ; 147  |{
                             6786 ; 148  |        int *m_pBase;
                             6787 ; 149  |        int m_iModulo;
                             6788 ; 150  |        int m_iSize;
                             6789 ; 151  |        int *m_pHead;
                             6790 ; 152  |        int *m_pTail;
                             6791 ; 153  |};
                             6792 ; 154  |
                             6793 ; 155  |struct ModuleEntry
                             6794 ; 156  |{
                             6795 ; 157  |    int m_iSignaledEventMask;
                             6796 ; 158  |    int m_iWaitEventMask;
                             6797 ; 159  |    int m_iResourceOfCode;
                             6798 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6799 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6800 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6801 ; 163  |    int m_uTimeOutHigh;
                             6802 ; 164  |    int m_uTimeOutLow;
                             6803 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6804 ; 166  |};
                             6805 ; 167  |
                             6806 ; 168  |union WaitMask{
                             6807 ; 169  |    struct B{
                             6808 ; 170  |        unsigned int m_bNone     :1;
                             6809 ; 171  |        unsigned int m_bMessage  :1;
                             6810 ; 172  |        unsigned int m_bTimer    :1;
                             6811 ; 173  |        unsigned int m_bButton   :1;
                             6812 ; 174  |    } B;
                             6813 ; 175  |    int I;
                             6814 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6815 ; 177  |
                             6816 ; 178  |
                             6817 ; 179  |struct Button {
                             6818 ; 180  |        WORD wButtonEvent;
                             6819 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6820 ; 182  |};
                             6821 ; 183  |
                             6822 ; 184  |struct Message {
                             6823 ; 185  |        WORD wMsgLength;
                             6824 ; 186  |        WORD wMsgCommand;
                             6825 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6826 ; 188  |};
                             6827 ; 189  |
                             6828 ; 190  |union EventTypes {
                             6829 ; 191  |        struct CMessage msg;
                             6830 ; 192  |        struct Button Button ;
                             6831 ; 193  |        struct Message Message;
                             6832 ; 194  |};
                             6833 ; 195  |
                             6834 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6835 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6836 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6837 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6838 ; 200  |
                             6839 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6840 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6841 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6842 ; 204  |
                             6843 ; 205  |#if DEBUG
                             6844 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6845 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6846 ; 208  |#else 
                             6847 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6848 ; 210  |#define DebugBuildAssert(x)    
                             6849 ; 211  |#endif
                             6850 ; 212  |
                             6851 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6852 ; 214  |//  #pragma asm
                             6853 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6854 ; 216  |//  #pragma endasm
                             6855 ; 217  |
                             6856 ; 218  |
                             6857 ; 219  |#ifdef COLOR_262K
                             6858 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6859 ; 221  |#elif defined(COLOR_65K)
                             6860 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6861 ; 223  |#else
                             6862 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6863 ; 225  |#endif
                             6864 ; 226  |    
                             6865 ; 227  |#endif // #ifndef _TYPES_H
                             6866 
                             6868 
                             6869 ; 98   |#include "exec.h"
                             6870 
                             6872 
                             6873 ; 1    |#ifndef EXEC_H
                             6874 ; 2    |#define EXEC_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6875 ; 3    |
                             6876 ; 4    |
                             6877 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             6878 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             6879 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             6880 ; 8    |
                             6881 ; 9    |
                             6882 ; 10   |#endif
                             6883 
                             6885 
                             6886 ; 99   |#include "messages.h"
                             6887 
                             6889 
                             6890 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6891 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             6892 ; 3    |// Message defs
                             6893 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             6894 ; 5    |
                             6895 ; 6    |#if (!defined(MSGEQU_INC))
                             6896 ; 7    |#define MSGEQU_INC 1
                             6897 ; 8    |
                             6898 ; 9    |
                             6899 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             6900 ; 11   |
                             6901 ; 12   |
                             6902 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             6903 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             6904 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             6905 ; 16   |#define MSG_TYPE_LCD 0x030000
                             6906 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             6907 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             6908 ; 19   |#define MSG_TYPE_MENU 0x060000
                             6909 ; 20   |#define MSG_TYPE_LED 0x070000
                             6910 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             6911 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             6912 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             6913 ; 24   |// Equalizer and other effects
                             6914 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             6915 ; 26   |#if (defined(USE_PLAYLIST3))
                             6916 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             6917 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             6918 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             6919 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             6920 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             6921 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             6922 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             6923 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             6924 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             6925 ; 36   |#if defined(USE_PLAYLIST5)
                             6926 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             6927 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             6928 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             6929 ; 40   |
                             6930 ; 41   |// Message Structure Offsets
                             6931 ; 42   |#define MSG_Length 0
                             6932 ; 43   |#define MSG_ID 1
                             6933 ; 44   |#define MSG_Argument1 2
                             6934 ; 45   |#define MSG_Argument2 3
                             6935 ; 46   |#define MSG_Argument3 4
                             6936 ; 47   |#define MSG_Argument4 5
                             6937 ; 48   |#define MSG_Argument5 6
                             6938 ; 49   |#define MSG_Argument6 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6939 ; 50   |
                             6940 ; 51   |
                             6941 ; 52   |
                             6942 ; 53   |// LCD Message IDs
                             6943 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             6944 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             6945 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             6946 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             6947 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             6948 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             6949 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             6950 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             6951 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             6952 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             6953 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             6954 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             6955 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             6956 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             6957 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             6958 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             6959 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             6960 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             6961 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             6962 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             6963 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             6964 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             6965 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             6966 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             6967 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             6968 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             6969 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             6970 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             6971 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             6972 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             6973 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             6974 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             6975 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             6976 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             6977 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             6978 ; 89   |//Param1 = left
                             6979 ; 90   |//Param2 = top
                             6980 ; 91   |//Param3 = right
                             6981 ; 92   |//Param4 = bottom
                             6982 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             6983 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             6984 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             6985 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             6986 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             6987 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             6988 ; 99   |
                             6989 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             6990 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             6991 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             6992 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             6993 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             6994 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             6995 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             6996 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             6997 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             6998 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             6999 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             7000 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7001 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             7002 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             7003 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             7004 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             7005 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             7006 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             7007 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             7008 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             7009 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             7010 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             7011 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             7012 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             7013 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             7014 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             7015 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             7016 ; 127  |
                             7017 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             7018 ; 129  |
                             7019 ; 130  |#if defined(CLCD_16BIT)
                             7020 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             7021 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             7022 ; 133  |
                             7023 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             7024 ; 135  |#else 
                             7025 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             7026 ; 137  |#endif
                             7027 ; 138  |
                             7028 ; 139  |// If you change the LCD message ID's then you must
                             7029 ; 140  |// also change the jump table in lcdapi.asm
                             7030 ; 141  |
                             7031 ; 142  |// Character LCD Message IDs
                             7032 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             7033 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             7034 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             7035 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             7036 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             7037 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             7038 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             7039 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             7040 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             7041 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             7042 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             7043 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             7044 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             7045 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             7046 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             7047 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             7048 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             7049 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             7050 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             7051 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             7052 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             7053 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             7054 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             7055 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             7056 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             7057 ; 168  |// also change the jump table in lcdapi.asm
                             7058 ; 169  |
                             7059 ; 170  |// Decoder Message IDs
                             7060 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             7061 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             7062 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7063 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             7064 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             7065 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             7066 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             7067 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             7068 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             7069 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             7070 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             7071 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             7072 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             7073 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             7074 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             7075 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             7076 ; 187  |// If you change the Decoder message ID's, then you must
                             7077 ; 188  |// also change the jump table in decoder_overlay.asm
                             7078 ; 189  |// and in dec_adpcm_overlay.asm.
                             7079 ; 190  |
                             7080 ; 191  |// Encoder Message IDs
                             7081 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             7082 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             7083 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             7084 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             7085 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             7086 ; 197  |// If you change the Encoder message ID's, then you must
                             7087 ; 198  |// also change the jump table in all encoder overlay modules.
                             7088 ; 199  |
                             7089 ; 200  |// Parser Message IDs
                             7090 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             7091 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             7092 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             7093 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             7094 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             7095 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             7096 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             7097 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             7098 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             7099 ; 210  |// If you change the Parser message ID's, then you must
                             7100 ; 211  |// also change the jump table in parser.asm
                             7101 ; 212  |
                             7102 ; 213  |// Button Message IDs
                             7103 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             7104 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             7105 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             7106 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             7107 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             7108 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             7109 ; 220  |
                             7110 ; 221  |// Mixer Message IDs
                             7111 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             7112 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             7113 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             7114 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             7115 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             7116 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             7117 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             7118 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             7119 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             7120 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             7121 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             7122 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             7123 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             7124 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7125 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             7126 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             7127 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             7128 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             7129 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             7130 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             7131 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             7132 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             7133 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             7134 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             7135 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             7136 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             7137 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             7138 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             7139 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             7140 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             7141 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             7142 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             7143 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             7144 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             7145 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             7146 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             7147 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             7148 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             7149 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             7150 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             7151 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             7152 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             7153 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             7154 ; 265  |// If you change the mixer message ID's then you must
                             7155 ; 266  |// also change the jump table in mixer.asm
                             7156 ; 267  |#define MIXER_ON 0
                             7157 ; 268  |#define MIXER_OFF 1
                             7158 ; 269  |
                             7159 ; 270  |
                             7160 ; 271  |// System Message IDs
                             7161 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             7162 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             7163 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             7164 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             7165 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             7166 ; 277  |// If you change the system message ID's then you must
                             7167 ; 278  |// also change the jump table in systemapi.asm
                             7168 ; 279  |
                             7169 ; 280  |// Menu IDs
                             7170 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             7171 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             7172 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             7173 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             7174 ; 285  |//sub parameters for this message:
                             7175 ; 286  |#define RECORDER_START 0
                             7176 ; 287  |#define RECORDER_PAUSE 0x2000
                             7177 ; 288  |#define RECORDER_RESUME 0x4000
                             7178 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             7179 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             7180 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             7181 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             7182 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             7183 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             7184 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             7185 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             7186 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7187 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             7188 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             7189 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             7190 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             7191 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             7192 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             7193 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             7194 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             7195 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             7196 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             7197 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             7198 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             7199 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             7200 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             7201 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             7202 ; 313  |
                             7203 ; 314  |// Note that other versions of this file have different msg equates.
                             7204 ; 315  |// If you change the system message ID's then you must
                             7205 ; 316  |// also change the jump table in all menu *.asm
                             7206 ; 317  |
                             7207 ; 318  |// LED Message IDs
                             7208 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             7209 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             7210 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             7211 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             7212 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             7213 ; 324  |// If you change the LeD message ID's then you must
                             7214 ; 325  |// also change the jump table in ledapi.asm
                             7215 ; 326  |
                             7216 ; 327  |#if (!defined(REMOVE_FM))
                             7217 ; 328  |// FM Tuner Message IDs
                             7218 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             7219 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             7220 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             7221 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             7222 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             7223 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             7224 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             7225 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             7226 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             7227 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             7228 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             7229 ; 340  |//one parameter--the sensitivity in uV
                             7230 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             7231 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             7232 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             7233 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             7234 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             7235 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             7236 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             7237 ; 348  |#endif
                             7238 ; 349  |
                             7239 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             7240 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             7241 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             7242 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             7243 ; 354  |
                             7244 ; 355  |
                             7245 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             7246 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             7247 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             7248 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7249 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             7250 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             7251 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             7252 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             7253 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             7254 ; 365  |
                             7255 ; 366  |#if (defined(USE_PLAYLIST3))
                             7256 ; 367  |// Music Library
                             7257 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             7258 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             7259 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             7260 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             7261 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             7262 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             7263 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             7264 ; 375  |
                             7265 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             7266 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             7267 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             7268 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             7269 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             7270 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             7271 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             7272 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             7273 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             7274 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             7275 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             7276 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             7277 ; 388  |
                             7278 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7279 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7280 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7281 ; 392  |
                             7282 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7283 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7284 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7285 ; 396  |
                             7286 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7287 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7288 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7289 ; 400  |
                             7290 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             7291 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             7292 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             7293 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             7294 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             7295 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             7296 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             7297 ; 408  |
                             7298 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7299 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7300 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7301 ; 412  |
                             7302 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             7303 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             7304 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             7305 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             7306 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             7307 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             7308 ; 419  |
                             7309 ; 420  |#if defined(USE_PLAYLIST5)
                             7310 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7311 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             7312 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             7313 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             7314 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             7315 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             7316 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             7317 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             7318 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             7319 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             7320 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             7321 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             7322 ; 433  |
                             7323 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             7324 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             7325 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             7326 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             7327 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             7328 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             7329 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             7330 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             7331 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             7332 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             7333 ; 444  |// Events
                             7334 ; 445  |// No event
                             7335 ; 446  |#define EVENT_NONE 0x000001   
                             7336 ; 447  |// A message has been posted
                             7337 ; 448  |#define EVENT_MESSAGE 0x000002   
                             7338 ; 449  |// Run if wait time elapsed
                             7339 ; 450  |#define EVENT_TIMER 0x000004   
                             7340 ; 451  |// Run if a button event occured
                             7341 ; 452  |#define EVENT_BUTTON 0x000008   
                             7342 ; 453  |// Run if a background event occured
                             7343 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             7344 ; 455  |// The executive should immediately repeat this module
                             7345 ; 456  |#define EVENT_REPEAT 0x000020   
                             7346 ; 457  |// Run the module's init routine
                             7347 ; 458  |#define EVENT_INIT 0x800000   
                             7348 ; 459  |
                             7349 ; 460  |#define EVENT_NONE_BITPOS 0
                             7350 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             7351 ; 462  |#define EVENT_TIMER_BITPOS 2
                             7352 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             7353 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             7354 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             7355 ; 466  |#define EVENT_INIT_BITPOS 23
                             7356 ; 467  |
                             7357 ; 468  |// Parser Message Buffers
                             7358 ; 469  |#define ParserPlayBit 0
                             7359 ; 470  |#define ButtonPressBit 1
                             7360 ; 471  |#define ParserRwndBit 1
                             7361 ; 472  |#define ParserFfwdBit 2
                             7362 ; 473  |
                             7363 ; 474  |//NextSong Message Parameters
                             7364 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             7365 ; 476  |#define NEXT_SONG 2             
                             7366 ; 477  |// ButtonPressBit1 cleared
                             7367 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             7368 ; 479  |// ButtonPressBit1 set
                             7369 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             7370 ; 481  |// NextSong + Ffwd
                             7371 ; 482  |#define NEXT_SONG_FFWD 4          
                             7372 ; 483  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7373 ; 484  |//PrevSong Message Parameters
                             7374 ; 485  |// PrevSong + Stopped
                             7375 ; 486  |#define PREV_SONG 0          
                             7376 ; 487  |// PrevSong + Play
                             7377 ; 488  |#define PREV_SONG_PLAY 1          
                             7378 ; 489  |// PrevSong + Rwnd
                             7379 ; 490  |#define PREV_SONG_RWND 2          
                             7380 ; 491  |
                             7381 ; 492  |
                             7382 ; 493  |
                             7383 ; 494  |
                             7384 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             7385 ; 496  |
                             7386 ; 497  |
                             7387 
                             7389 
                             7390 ; 100  |#include "project.h"
                             7391 
                             7393 
                             7394 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7395 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             7396 ; 3    |//  Filename: project.inc
                             7397 ; 4    |//  Description: 
                             7398 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7399 ; 6    |
                             7400 ; 7    |#if (!defined(_PROJECT_INC))
                             7401 ; 8    |#define _PROJECT_INC 1
                             7402 ; 9    |
                             7403 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             7404 ; 11   |#include "hwequ.h"
                             7405 
                             7407 
                             7408 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7409 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             7410 ; 3    |//  File        : hwequ.inc
                             7411 ; 4    |//  Description : STMP Hardware Constants
                             7412 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7413 ; 6    |
                             7414 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             7415 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             7416 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             7417 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             7418 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             7419 ; 12   |
                             7420 ; 13   |#if (!defined(HWEQU_INC))
                             7421 ; 14   |#define HWEQU_INC 1
                             7422 ; 15   |
                             7423 ; 16   |#include "types.h"
                             7424 
                             7426 
                             7427 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7428 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7429 ; 3    |//
                             7430 ; 4    |// Filename: types.h
                             7431 ; 5    |// Description: Standard data types
                             7432 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7433 ; 7    |
                             7434 ; 8    |#ifndef _TYPES_H
                             7435 ; 9    |#define _TYPES_H
                             7436 ; 10   |
                             7437 ; 11   |// TODO:  move this outta here!
                             7438 ; 12   |#if !defined(NOERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7439 ; 13   |#define NOERROR 0
                             7440 ; 14   |#define SUCCESS 0
                             7441 ; 15   |#endif 
                             7442 ; 16   |#if !defined(SUCCESS)
                             7443 ; 17   |#define SUCCESS  0
                             7444 ; 18   |#endif
                             7445 ; 19   |#if !defined(ERROR)
                             7446 ; 20   |#define ERROR   -1
                             7447 ; 21   |#endif
                             7448 ; 22   |#if !defined(FALSE)
                             7449 ; 23   |#define FALSE 0
                             7450 ; 24   |#endif
                             7451 ; 25   |#if !defined(TRUE)
                             7452 ; 26   |#define TRUE  1
                             7453 ; 27   |#endif
                             7454 ; 28   |
                             7455 ; 29   |#if !defined(NULL)
                             7456 ; 30   |#define NULL 0
                             7457 ; 31   |#endif
                             7458 ; 32   |
                             7459 ; 33   |#define MAX_INT     0x7FFFFF
                             7460 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7461 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7462 ; 36   |#define MAX_ULONG   (-1) 
                             7463 ; 37   |
                             7464 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7465 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7466 ; 40   |
                             7467 ; 41   |
                             7468 ; 42   |#define BYTE    unsigned char       // btVarName
                             7469 ; 43   |#define CHAR    signed char         // cVarName
                             7470 ; 44   |#define USHORT  unsigned short      // usVarName
                             7471 ; 45   |#define SHORT   unsigned short      // sVarName
                             7472 ; 46   |#define WORD    unsigned int        // wVarName
                             7473 ; 47   |#define INT     signed int          // iVarName
                             7474 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7475 ; 49   |#define LONG    signed long         // lVarName
                             7476 ; 50   |#define BOOL    unsigned int        // bVarName
                             7477 ; 51   |#define FRACT   _fract              // frVarName
                             7478 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7479 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7480 ; 54   |#define FLOAT   float               // fVarName
                             7481 ; 55   |#define DBL     double              // dVarName
                             7482 ; 56   |#define ENUM    enum                // eVarName
                             7483 ; 57   |#define CMX     _complex            // cmxVarName
                             7484 ; 58   |typedef WORD UCS3;                   // 
                             7485 ; 59   |
                             7486 ; 60   |#define UINT16  unsigned short
                             7487 ; 61   |#define UINT8   unsigned char   
                             7488 ; 62   |#define UINT32  unsigned long
                             7489 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7490 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7491 ; 65   |#define WCHAR   UINT16
                             7492 ; 66   |
                             7493 ; 67   |//UINT128 is 16 bytes or 6 words
                             7494 ; 68   |typedef struct UINT128_3500 {   
                             7495 ; 69   |    int val[6];     
                             7496 ; 70   |} UINT128_3500;
                             7497 ; 71   |
                             7498 ; 72   |#define UINT128   UINT128_3500
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7499 ; 73   |
                             7500 ; 74   |// Little endian word packed byte strings:   
                             7501 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7502 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7503 ; 77   |// Little endian word packed byte strings:   
                             7504 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7505 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7506 ; 80   |
                             7507 ; 81   |// Declare Memory Spaces To Use When Coding
                             7508 ; 82   |// A. Sector Buffers
                             7509 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7510 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7511 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7512 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7513 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7514 ; 88   |// B. Media DDI Memory
                             7515 ; 89   |#define MEDIA_DDI_MEM _Y
                             7516 ; 90   |
                             7517 ; 91   |
                             7518 ; 92   |
                             7519 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7520 ; 94   |// Examples of circular pointers:
                             7521 ; 95   |//    INT CIRC cpiVarName
                             7522 ; 96   |//    DWORD CIRC cpdwVarName
                             7523 ; 97   |
                             7524 ; 98   |#define RETCODE INT                 // rcVarName
                             7525 ; 99   |
                             7526 ; 100  |// generic bitfield structure
                             7527 ; 101  |struct Bitfield {
                             7528 ; 102  |    unsigned int B0  :1;
                             7529 ; 103  |    unsigned int B1  :1;
                             7530 ; 104  |    unsigned int B2  :1;
                             7531 ; 105  |    unsigned int B3  :1;
                             7532 ; 106  |    unsigned int B4  :1;
                             7533 ; 107  |    unsigned int B5  :1;
                             7534 ; 108  |    unsigned int B6  :1;
                             7535 ; 109  |    unsigned int B7  :1;
                             7536 ; 110  |    unsigned int B8  :1;
                             7537 ; 111  |    unsigned int B9  :1;
                             7538 ; 112  |    unsigned int B10 :1;
                             7539 ; 113  |    unsigned int B11 :1;
                             7540 ; 114  |    unsigned int B12 :1;
                             7541 ; 115  |    unsigned int B13 :1;
                             7542 ; 116  |    unsigned int B14 :1;
                             7543 ; 117  |    unsigned int B15 :1;
                             7544 ; 118  |    unsigned int B16 :1;
                             7545 ; 119  |    unsigned int B17 :1;
                             7546 ; 120  |    unsigned int B18 :1;
                             7547 ; 121  |    unsigned int B19 :1;
                             7548 ; 122  |    unsigned int B20 :1;
                             7549 ; 123  |    unsigned int B21 :1;
                             7550 ; 124  |    unsigned int B22 :1;
                             7551 ; 125  |    unsigned int B23 :1;
                             7552 ; 126  |};
                             7553 ; 127  |
                             7554 ; 128  |union BitInt {
                             7555 ; 129  |        struct Bitfield B;
                             7556 ; 130  |        int        I;
                             7557 ; 131  |};
                             7558 ; 132  |
                             7559 ; 133  |#define MAX_MSG_LENGTH 10
                             7560 ; 134  |struct CMessage
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7561 ; 135  |{
                             7562 ; 136  |        unsigned int m_uLength;
                             7563 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7564 ; 138  |};
                             7565 ; 139  |
                             7566 ; 140  |typedef struct {
                             7567 ; 141  |    WORD m_wLength;
                             7568 ; 142  |    WORD m_wMessage;
                             7569 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7570 ; 144  |} Message;
                             7571 ; 145  |
                             7572 ; 146  |struct MessageQueueDescriptor
                             7573 ; 147  |{
                             7574 ; 148  |        int *m_pBase;
                             7575 ; 149  |        int m_iModulo;
                             7576 ; 150  |        int m_iSize;
                             7577 ; 151  |        int *m_pHead;
                             7578 ; 152  |        int *m_pTail;
                             7579 ; 153  |};
                             7580 ; 154  |
                             7581 ; 155  |struct ModuleEntry
                             7582 ; 156  |{
                             7583 ; 157  |    int m_iSignaledEventMask;
                             7584 ; 158  |    int m_iWaitEventMask;
                             7585 ; 159  |    int m_iResourceOfCode;
                             7586 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7587 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7588 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7589 ; 163  |    int m_uTimeOutHigh;
                             7590 ; 164  |    int m_uTimeOutLow;
                             7591 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7592 ; 166  |};
                             7593 ; 167  |
                             7594 ; 168  |union WaitMask{
                             7595 ; 169  |    struct B{
                             7596 ; 170  |        unsigned int m_bNone     :1;
                             7597 ; 171  |        unsigned int m_bMessage  :1;
                             7598 ; 172  |        unsigned int m_bTimer    :1;
                             7599 ; 173  |        unsigned int m_bButton   :1;
                             7600 ; 174  |    } B;
                             7601 ; 175  |    int I;
                             7602 ; 176  |} ;
                             7603 ; 177  |
                             7604 ; 178  |
                             7605 ; 179  |struct Button {
                             7606 ; 180  |        WORD wButtonEvent;
                             7607 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7608 ; 182  |};
                             7609 ; 183  |
                             7610 ; 184  |struct Message {
                             7611 ; 185  |        WORD wMsgLength;
                             7612 ; 186  |        WORD wMsgCommand;
                             7613 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7614 ; 188  |};
                             7615 ; 189  |
                             7616 ; 190  |union EventTypes {
                             7617 ; 191  |        struct CMessage msg;
                             7618 ; 192  |        struct Button Button ;
                             7619 ; 193  |        struct Message Message;
                             7620 ; 194  |};
                             7621 ; 195  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7622 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7623 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7624 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7625 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7626 ; 200  |
                             7627 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7628 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7629 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7630 ; 204  |
                             7631 ; 205  |#if DEBUG
                             7632 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7633 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7634 ; 208  |#else 
                             7635 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7636 ; 210  |#define DebugBuildAssert(x)    
                             7637 ; 211  |#endif
                             7638 ; 212  |
                             7639 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7640 ; 214  |//  #pragma asm
                             7641 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7642 ; 216  |//  #pragma endasm
                             7643 ; 217  |
                             7644 ; 218  |
                             7645 ; 219  |#ifdef COLOR_262K
                             7646 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7647 ; 221  |#elif defined(COLOR_65K)
                             7648 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7649 ; 223  |#else
                             7650 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7651 ; 225  |#endif
                             7652 ; 226  |    
                             7653 ; 227  |#endif // #ifndef _TYPES_H
                             7654 
                             7656 
                             7657 ; 17   |#include "regsclkctrl.h"
                             7658 
                             7660 
                             7661 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             7662 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             7663 ; 3    |
                             7664 ; 4    |
                             7665 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7666 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             7667 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             7668 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             7669 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             7670 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             7671 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             7672 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             7673 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             7674 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             7675 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             7676 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             7677 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             7678 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             7679 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             7680 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             7681 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7682 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             7683 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             7684 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             7685 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             7686 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             7687 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             7688 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             7689 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             7690 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             7691 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             7692 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             7693 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             7694 ; 34   |
                             7695 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             7696 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             7697 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             7698 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             7699 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             7700 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             7701 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             7702 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             7703 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             7704 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             7705 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             7706 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             7707 ; 47   |
                             7708 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             7709 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             7710 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             7711 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             7712 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             7713 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             7714 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             7715 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             7716 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             7717 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             7718 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             7719 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             7720 ; 60   |
                             7721 ; 61   |typedef union               
                             7722 ; 62   |{
                             7723 ; 63   |    struct
                             7724 ; 64   |    {
                             7725 ; 65   |        int CKRST       :1; // Clock Reset
                             7726 ; 66   |        int LTC         :1;
                             7727 ; 67   |        int PLLEN       :1;
                             7728 ; 68   |        int XTLEN       :1;
                             7729 ; 69   |        int FLB         :1;
                             7730 ; 70   |        unsigned ADIV   :3;
                             7731 ; 71   |        int CKSRC       :1;
                             7732 ; 72   |        unsigned DDIV   :3;
                             7733 ; 73   |        unsigned PDIV   :5;
                             7734 ; 74   |        int PWDN        :1;
                             7735 ; 75   |        int ACKEN       :1;
                             7736 ; 76   |        int LOCK        :1;
                             7737 ; 77   |        unsigned ADIV1  :3;
                             7738 ; 78   |        unsigned DDIV_MSB:1;
                             7739 ; 79   |    } B;
                             7740 ; 80   |
                             7741 ; 81   |    int I;
                             7742 ; 82   |    unsigned int U;
                             7743 ; 83   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7744 ; 84   |} ccr_type;
                             7745 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             7746 ; 86   |
                             7747 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             7748 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             7749 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             7750 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             7751 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             7752 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             7753 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             7754 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             7755 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             7756 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             7757 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             7758 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             7759 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             7760 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             7761 ; 101  |
                             7762 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             7763 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             7764 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             7765 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             7766 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             7767 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             7768 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             7769 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             7770 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             7771 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             7772 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             7773 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             7774 ; 114  |
                             7775 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             7776 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             7777 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             7778 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             7779 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             7780 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             7781 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             7782 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             7783 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             7784 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             7785 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             7786 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             7787 ; 127  |
                             7788 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             7789 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             7790 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             7791 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             7792 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             7793 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             7794 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             7795 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             7796 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             7797 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             7798 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             7799 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             7800 ; 140  |
                             7801 ; 141  |typedef union               
                             7802 ; 142  |{
                             7803 ; 143  |    struct
                             7804 ; 144  |   {
                             7805 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7806 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             7807 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             7808 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             7809 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             7810 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             7811 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             7812 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             7813 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             7814 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             7815 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             7816 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             7817 ; 157  |    } B;
                             7818 ; 158  |
                             7819 ; 159  |    int I;
                             7820 ; 160  |    unsigned int U;
                             7821 ; 161  |
                             7822 ; 162  |} rcr_type;
                             7823 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             7824 ; 164  |
                             7825 ; 165  |
                             7826 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7827 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             7828 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             7829 ; 169  |
                             7830 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             7831 ; 171  |
                             7832 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             7833 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             7834 ; 174  |typedef union               
                             7835 ; 175  |{
                             7836 ; 176  |    struct
                             7837 ; 177  |   {
                             7838 ; 178  |        int LOW;
                             7839 ; 179  |    } B;
                             7840 ; 180  |
                             7841 ; 181  |    int I;
                             7842 ; 182  |    unsigned int U;
                             7843 ; 183  |
                             7844 ; 184  |} dclkcntl_type;
                             7845 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             7846 ; 186  |
                             7847 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             7848 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             7849 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             7850 ; 190  |
                             7851 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             7852 ; 192  |
                             7853 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             7854 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             7855 ; 195  |typedef union               
                             7856 ; 196  |{
                             7857 ; 197  |    struct
                             7858 ; 198  |   {
                             7859 ; 199  |        int HIGH;
                             7860 ; 200  |    } B;
                             7861 ; 201  |
                             7862 ; 202  |    int I;
                             7863 ; 203  |    unsigned int U;
                             7864 ; 204  |
                             7865 ; 205  |} dclkcntu_type;
                             7866 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7867 ; 207  |
                             7868 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             7869 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7870 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             7871 ; 211  |
                             7872 ; 212  |// Clock count register (lower)
                             7873 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             7874 ; 214  |// Clock count register (upper)
                             7875 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             7876 ; 216  |// Cycle steal count register
                             7877 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             7878 ; 218  |
                             7879 ; 219  |#endif
                             7880 ; 220  |
                             7881 ; 221  |
                             7882 
                             7884 
                             7885 ; 18   |#include "regscore.h"
                             7886 
                             7888 
                             7889 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             7890 ; 2    |#define __REGS_STATUS_INC 1
                             7891 ; 3    |
                             7892 ; 4    |
                             7893 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7894 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             7895 ; 7    |#define HW_OMR_MA_BITPOS 0
                             7896 ; 8    |#define HW_OMR_MB_BITPOS 1
                             7897 ; 9    |#define HW_OMR_DE_BITPOS 2
                             7898 ; 10   |#define HW_OMR_YE_BITPOS 3
                             7899 ; 11   |#define HW_OMR_MC_BITPOS 4
                             7900 ; 12   |#define HW_OMR_SD_BITPOS 6
                             7901 ; 13   |
                             7902 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             7903 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             7904 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             7905 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             7906 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             7907 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             7908 ; 20   |
                             7909 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             7910 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             7911 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             7912 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             7913 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             7914 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             7915 ; 27   |
                             7916 ; 28   |
                             7917 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             7918 ; 30   |//  Status Register (HW_SR) Bit Positions
                             7919 ; 31   |#define HW_SR_C_BITPOS 0
                             7920 ; 32   |#define HW_SR_O_BITPOS 1
                             7921 ; 33   |#define HW_SR_Z_BITPOS 2
                             7922 ; 34   |#define HW_SR_N_BITPOS 3
                             7923 ; 35   |#define HW_SR_U_BITPOS 4
                             7924 ; 36   |#define HW_SR_E_BITPOS 5
                             7925 ; 37   |#define HW_SR_L_BITPOS 6
                             7926 ; 38   |#define HW_SR_IM_BITPOS 8
                             7927 ; 39   |#define HW_SR_IM0_BITPOS 8
                             7928 ; 40   |#define HW_SR_IM1_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7929 ; 41   |#define HW_SR_SM_BITPOS 10
                             7930 ; 42   |#define HW_SR_SM0_BITPOS 10
                             7931 ; 43   |#define HW_SR_SM1_BITPOS 11
                             7932 ; 44   |#define HW_SR_TM_BITPOS 13
                             7933 ; 45   |#define HW_SR_DP_BITPOS 14
                             7934 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             7935 ; 47   |
                             7936 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             7937 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             7938 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             7939 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             7940 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             7941 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             7942 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             7943 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             7944 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             7945 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             7946 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             7947 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             7948 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             7949 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             7950 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             7951 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             7952 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             7953 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             7954 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             7955 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             7956 ; 68   |
                             7957 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             7958 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             7959 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             7960 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             7961 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             7962 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             7963 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             7964 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             7965 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             7966 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             7967 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             7968 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             7969 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             7970 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             7971 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             7972 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             7973 ; 85   |
                             7974 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             7975 ; 87   |//  RAM/ROM Config Register Bit Positions
                             7976 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             7977 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             7978 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             7979 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             7980 ; 92   |#endif
                             7981 ; 93   |
                             7982 ; 94   |
                             7983 
                             7985 
                             7986 ; 19   |#include "regscodec.h"
                             7987 
                             7989 
                             7990 ; 1    |#if !(defined(regscodecinc))
                             7991 ; 2    |#define regscodecinc 1
                             7992 ; 3    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7993 ; 4    |
                             7994 ; 5    |
                             7995 ; 6    |#include "types.h"
                             7996 
                             7998 
                             7999 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8000 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8001 ; 3    |//
                             8002 ; 4    |// Filename: types.h
                             8003 ; 5    |// Description: Standard data types
                             8004 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8005 ; 7    |
                             8006 ; 8    |#ifndef _TYPES_H
                             8007 ; 9    |#define _TYPES_H
                             8008 ; 10   |
                             8009 ; 11   |// TODO:  move this outta here!
                             8010 ; 12   |#if !defined(NOERROR)
                             8011 ; 13   |#define NOERROR 0
                             8012 ; 14   |#define SUCCESS 0
                             8013 ; 15   |#endif 
                             8014 ; 16   |#if !defined(SUCCESS)
                             8015 ; 17   |#define SUCCESS  0
                             8016 ; 18   |#endif
                             8017 ; 19   |#if !defined(ERROR)
                             8018 ; 20   |#define ERROR   -1
                             8019 ; 21   |#endif
                             8020 ; 22   |#if !defined(FALSE)
                             8021 ; 23   |#define FALSE 0
                             8022 ; 24   |#endif
                             8023 ; 25   |#if !defined(TRUE)
                             8024 ; 26   |#define TRUE  1
                             8025 ; 27   |#endif
                             8026 ; 28   |
                             8027 ; 29   |#if !defined(NULL)
                             8028 ; 30   |#define NULL 0
                             8029 ; 31   |#endif
                             8030 ; 32   |
                             8031 ; 33   |#define MAX_INT     0x7FFFFF
                             8032 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8033 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8034 ; 36   |#define MAX_ULONG   (-1) 
                             8035 ; 37   |
                             8036 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8037 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8038 ; 40   |
                             8039 ; 41   |
                             8040 ; 42   |#define BYTE    unsigned char       // btVarName
                             8041 ; 43   |#define CHAR    signed char         // cVarName
                             8042 ; 44   |#define USHORT  unsigned short      // usVarName
                             8043 ; 45   |#define SHORT   unsigned short      // sVarName
                             8044 ; 46   |#define WORD    unsigned int        // wVarName
                             8045 ; 47   |#define INT     signed int          // iVarName
                             8046 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8047 ; 49   |#define LONG    signed long         // lVarName
                             8048 ; 50   |#define BOOL    unsigned int        // bVarName
                             8049 ; 51   |#define FRACT   _fract              // frVarName
                             8050 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8051 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8052 ; 54   |#define FLOAT   float               // fVarName
                             8053 ; 55   |#define DBL     double              // dVarName
                             8054 ; 56   |#define ENUM    enum                // eVarName
                             8055 ; 57   |#define CMX     _complex            // cmxVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8056 ; 58   |typedef WORD UCS3;                   // 
                             8057 ; 59   |
                             8058 ; 60   |#define UINT16  unsigned short
                             8059 ; 61   |#define UINT8   unsigned char   
                             8060 ; 62   |#define UINT32  unsigned long
                             8061 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8062 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8063 ; 65   |#define WCHAR   UINT16
                             8064 ; 66   |
                             8065 ; 67   |//UINT128 is 16 bytes or 6 words
                             8066 ; 68   |typedef struct UINT128_3500 {   
                             8067 ; 69   |    int val[6];     
                             8068 ; 70   |} UINT128_3500;
                             8069 ; 71   |
                             8070 ; 72   |#define UINT128   UINT128_3500
                             8071 ; 73   |
                             8072 ; 74   |// Little endian word packed byte strings:   
                             8073 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8074 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8075 ; 77   |// Little endian word packed byte strings:   
                             8076 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8077 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8078 ; 80   |
                             8079 ; 81   |// Declare Memory Spaces To Use When Coding
                             8080 ; 82   |// A. Sector Buffers
                             8081 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8082 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8083 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8084 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8085 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8086 ; 88   |// B. Media DDI Memory
                             8087 ; 89   |#define MEDIA_DDI_MEM _Y
                             8088 ; 90   |
                             8089 ; 91   |
                             8090 ; 92   |
                             8091 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8092 ; 94   |// Examples of circular pointers:
                             8093 ; 95   |//    INT CIRC cpiVarName
                             8094 ; 96   |//    DWORD CIRC cpdwVarName
                             8095 ; 97   |
                             8096 ; 98   |#define RETCODE INT                 // rcVarName
                             8097 ; 99   |
                             8098 ; 100  |// generic bitfield structure
                             8099 ; 101  |struct Bitfield {
                             8100 ; 102  |    unsigned int B0  :1;
                             8101 ; 103  |    unsigned int B1  :1;
                             8102 ; 104  |    unsigned int B2  :1;
                             8103 ; 105  |    unsigned int B3  :1;
                             8104 ; 106  |    unsigned int B4  :1;
                             8105 ; 107  |    unsigned int B5  :1;
                             8106 ; 108  |    unsigned int B6  :1;
                             8107 ; 109  |    unsigned int B7  :1;
                             8108 ; 110  |    unsigned int B8  :1;
                             8109 ; 111  |    unsigned int B9  :1;
                             8110 ; 112  |    unsigned int B10 :1;
                             8111 ; 113  |    unsigned int B11 :1;
                             8112 ; 114  |    unsigned int B12 :1;
                             8113 ; 115  |    unsigned int B13 :1;
                             8114 ; 116  |    unsigned int B14 :1;
                             8115 ; 117  |    unsigned int B15 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8116 ; 118  |    unsigned int B16 :1;
                             8117 ; 119  |    unsigned int B17 :1;
                             8118 ; 120  |    unsigned int B18 :1;
                             8119 ; 121  |    unsigned int B19 :1;
                             8120 ; 122  |    unsigned int B20 :1;
                             8121 ; 123  |    unsigned int B21 :1;
                             8122 ; 124  |    unsigned int B22 :1;
                             8123 ; 125  |    unsigned int B23 :1;
                             8124 ; 126  |};
                             8125 ; 127  |
                             8126 ; 128  |union BitInt {
                             8127 ; 129  |        struct Bitfield B;
                             8128 ; 130  |        int        I;
                             8129 ; 131  |};
                             8130 ; 132  |
                             8131 ; 133  |#define MAX_MSG_LENGTH 10
                             8132 ; 134  |struct CMessage
                             8133 ; 135  |{
                             8134 ; 136  |        unsigned int m_uLength;
                             8135 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8136 ; 138  |};
                             8137 ; 139  |
                             8138 ; 140  |typedef struct {
                             8139 ; 141  |    WORD m_wLength;
                             8140 ; 142  |    WORD m_wMessage;
                             8141 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8142 ; 144  |} Message;
                             8143 ; 145  |
                             8144 ; 146  |struct MessageQueueDescriptor
                             8145 ; 147  |{
                             8146 ; 148  |        int *m_pBase;
                             8147 ; 149  |        int m_iModulo;
                             8148 ; 150  |        int m_iSize;
                             8149 ; 151  |        int *m_pHead;
                             8150 ; 152  |        int *m_pTail;
                             8151 ; 153  |};
                             8152 ; 154  |
                             8153 ; 155  |struct ModuleEntry
                             8154 ; 156  |{
                             8155 ; 157  |    int m_iSignaledEventMask;
                             8156 ; 158  |    int m_iWaitEventMask;
                             8157 ; 159  |    int m_iResourceOfCode;
                             8158 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8159 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8160 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8161 ; 163  |    int m_uTimeOutHigh;
                             8162 ; 164  |    int m_uTimeOutLow;
                             8163 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8164 ; 166  |};
                             8165 ; 167  |
                             8166 ; 168  |union WaitMask{
                             8167 ; 169  |    struct B{
                             8168 ; 170  |        unsigned int m_bNone     :1;
                             8169 ; 171  |        unsigned int m_bMessage  :1;
                             8170 ; 172  |        unsigned int m_bTimer    :1;
                             8171 ; 173  |        unsigned int m_bButton   :1;
                             8172 ; 174  |    } B;
                             8173 ; 175  |    int I;
                             8174 ; 176  |} ;
                             8175 ; 177  |
                             8176 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8177 ; 179  |struct Button {
                             8178 ; 180  |        WORD wButtonEvent;
                             8179 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8180 ; 182  |};
                             8181 ; 183  |
                             8182 ; 184  |struct Message {
                             8183 ; 185  |        WORD wMsgLength;
                             8184 ; 186  |        WORD wMsgCommand;
                             8185 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8186 ; 188  |};
                             8187 ; 189  |
                             8188 ; 190  |union EventTypes {
                             8189 ; 191  |        struct CMessage msg;
                             8190 ; 192  |        struct Button Button ;
                             8191 ; 193  |        struct Message Message;
                             8192 ; 194  |};
                             8193 ; 195  |
                             8194 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8195 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8196 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8197 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8198 ; 200  |
                             8199 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8200 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8201 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8202 ; 204  |
                             8203 ; 205  |#if DEBUG
                             8204 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8205 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8206 ; 208  |#else 
                             8207 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8208 ; 210  |#define DebugBuildAssert(x)    
                             8209 ; 211  |#endif
                             8210 ; 212  |
                             8211 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8212 ; 214  |//  #pragma asm
                             8213 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8214 ; 216  |//  #pragma endasm
                             8215 ; 217  |
                             8216 ; 218  |
                             8217 ; 219  |#ifdef COLOR_262K
                             8218 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8219 ; 221  |#elif defined(COLOR_65K)
                             8220 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8221 ; 223  |#else
                             8222 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8223 ; 225  |#endif
                             8224 ; 226  |    
                             8225 ; 227  |#endif // #ifndef _TYPES_H
                             8226 
                             8228 
                             8229 ; 7    |
                             8230 ; 8    |
                             8231 ; 9    |
                             8232 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8233 ; 11   |
                             8234 ; 12   |//   SYSTEM STMP Registers 
                             8235 ; 13   |//      Last Edited 7.17.2003 M. Henson
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8236 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8237 ; 15   |
                             8238 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             8239 ; 17   |
                             8240 ; 18   |
                             8241 ; 19   |
                             8242 ; 20   |
                             8243 ; 21   |
                             8244 ; 22   |
                             8245 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             8246 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             8247 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             8248 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             8249 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             8250 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             8251 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             8252 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             8253 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             8254 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             8255 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             8256 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             8257 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             8258 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             8259 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             8260 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             8261 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             8262 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             8263 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             8264 ; 42   |
                             8265 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             8266 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             8267 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             8268 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             8269 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             8270 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             8271 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             8272 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             8273 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             8274 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             8275 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             8276 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             8277 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             8278 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             8279 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             8280 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             8281 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             8282 ; 60   |
                             8283 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             8284 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             8285 ; 63   |
                             8286 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8287 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8288 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8289 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8290 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8291 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8292 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8293 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8294 ; 72   |
                             8295 ; 73   |#if defined(CAPLESS_HP)
                             8296 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             8297 ; 75   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8298 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             8299 ; 77   |#endif
                             8300 ; 78   |
                             8301 ; 79   |// Headphone control register
                             8302 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             8303 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             8304 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             8305 ; 83   |typedef union               
                             8306 ; 84   |{
                             8307 ; 85   |    struct {
                             8308 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             8309 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             8310 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             8311 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             8312 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             8313 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             8314 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             8315 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             8316 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             8317 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             8318 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             8319 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             8320 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             8321 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             8322 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             8323 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             8324 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             8325 ; 103  |    } B;
                             8326 ; 104  |    int I;
                             8327 ; 105  |    unsigned int U;
                             8328 ; 106  |} hpctrl_type;
                             8329 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             8330 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             8331 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             8332 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             8333 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             8334 ; 112  |
                             8335 ; 113  |
                             8336 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             8337 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             8338 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             8339 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             8340 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             8341 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8342 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             8343 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             8344 ; 122  |
                             8345 ; 123  |
                             8346 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8347 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             8348 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             8349 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             8350 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             8351 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             8352 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             8353 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             8354 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             8355 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             8356 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             8357 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             8358 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             8359 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8360 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             8361 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             8362 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             8363 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             8364 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             8365 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             8366 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             8367 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             8368 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             8369 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             8370 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             8371 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             8372 ; 150  |
                             8373 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             8374 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             8375 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             8376 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             8377 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             8378 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             8379 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             8380 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             8381 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             8382 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             8383 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             8384 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             8385 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             8386 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             8387 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             8388 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             8389 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             8390 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             8391 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             8392 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             8393 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             8394 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             8395 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             8396 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             8397 ; 175  |
                             8398 ; 176  |
                             8399 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             8400 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             8401 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             8402 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             8403 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             8404 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             8405 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             8406 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             8407 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             8408 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             8409 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             8410 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             8411 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             8412 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             8413 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             8414 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             8415 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             8416 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             8417 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             8418 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             8419 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             8420 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             8421 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8422 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             8423 ; 201  |
                             8424 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             8425 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             8426 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             8427 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             8428 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             8429 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             8430 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             8431 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             8432 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             8433 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             8434 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             8435 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             8436 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             8437 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             8438 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             8439 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             8440 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             8441 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             8442 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             8443 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             8444 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             8445 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             8446 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             8447 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             8448 ; 226  |
                             8449 ; 227  |typedef union               
                             8450 ; 228  |{
                             8451 ; 229  |    struct {
                             8452 ; 230  |        int INV_USB_CLK            : 1;
                             8453 ; 231  |        int USB_DFF_BYPASS         : 1;
                             8454 ; 232  |        int HOLD_GND               : 1;
                             8455 ; 233  |        int ACKI                   : 1;
                             8456 ; 234  |        int ASD2X                  : 1;
                             8457 ; 235  |        int PCPCU                  : 1;
                             8458 ; 236  |        int PCPCD                  : 1;
                             8459 ; 237  |        int DCKI                   : 1;
                             8460 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             8461 ; 239  |        int PSRN                   : 1;
                             8462 ; 240  |        int FX2                    : 1;
                             8463 ; 241  |        int VCOS                   : 1;
                             8464 ; 242  |        int XBCO                   : 1;
                             8465 ; 243  |        int XBGC                   : 1;
                             8466 ; 244  |        int ADTHD                  : 1;
                             8467 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             8468 ; 246  |        int PWDADC                 : 1;
                             8469 ; 247  |        int MICBIAS1               : 1;
                             8470 ; 248  |        int EZD                    : 1;
                             8471 ; 249  |        int DZCDA                  : 1;
                             8472 ; 250  |        int DZCFM                  : 1;
                             8473 ; 251  |        int DZCLI                  : 1;
                             8474 ; 252  |        int DZCMI                  : 1;
                             8475 ; 253  |        int DZCMA                  : 1;
                             8476 ; 254  |    } B;
                             8477 ; 255  |    int I;
                             8478 ; 256  |    unsigned int U;
                             8479 ; 257  |} mix_tbr_type;
                             8480 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             8481 ; 259  |
                             8482 ; 260  |
                             8483 ; 261  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8484 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8485 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             8486 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             8487 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             8488 ; 266  |
                             8489 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             8490 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             8491 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             8492 ; 270  |
                             8493 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             8494 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             8495 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             8496 ; 274  |
                             8497 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             8498 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             8499 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             8500 ; 278  |
                             8501 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             8502 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             8503 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             8504 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             8505 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             8506 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             8507 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             8508 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             8509 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             8510 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             8511 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             8512 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             8513 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             8514 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             8515 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             8516 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             8517 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             8518 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             8519 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             8520 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             8521 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             8522 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             8523 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             8524 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             8525 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             8526 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             8527 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             8528 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             8529 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             8530 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             8531 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             8532 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             8533 ; 311  |
                             8534 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             8535 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             8536 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             8537 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             8538 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             8539 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             8540 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             8541 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             8542 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             8543 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             8544 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             8545 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8546 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             8547 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             8548 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             8549 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             8550 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             8551 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             8552 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             8553 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             8554 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             8555 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             8556 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             8557 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             8558 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             8559 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             8560 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             8561 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             8562 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             8563 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             8564 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             8565 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             8566 ; 344  |
                             8567 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             8568 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8569 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             8570 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             8571 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             8572 ; 350  |
                             8573 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             8574 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             8575 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             8576 ; 354  |
                             8577 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             8578 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             8579 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             8580 ; 358  |
                             8581 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             8582 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             8583 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             8584 ; 362  |
                             8585 ; 363  |
                             8586 ; 364  |typedef union               
                             8587 ; 365  |{
                             8588 ; 366  |    struct
                             8589 ; 367  |    {
                             8590 ; 368  |        unsigned MR :5;
                             8591 ; 369  |        int         :3;
                             8592 ; 370  |        unsigned ML :5;
                             8593 ; 371  |        int         :2;
                             8594 ; 372  |        int MUTE    :1;
                             8595 ; 373  |    } B;
                             8596 ; 374  |    int I;
                             8597 ; 375  |    unsigned int U;
                             8598 ; 376  |} mix_mastervr_type;
                             8599 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             8600 ; 378  |
                             8601 ; 379  |
                             8602 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             8603 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             8604 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             8605 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             8606 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             8607 ; 385  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8608 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             8609 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             8610 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             8611 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             8612 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             8613 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             8614 ; 392  |
                             8615 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             8616 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             8617 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             8618 ; 396  |
                             8619 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             8620 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             8621 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             8622 ; 400  |
                             8623 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             8624 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             8625 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             8626 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             8627 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             8628 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             8629 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             8630 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             8631 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             8632 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             8633 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             8634 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             8635 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             8636 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             8637 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             8638 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             8639 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             8640 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             8641 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             8642 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             8643 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             8644 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             8645 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             8646 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             8647 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             8648 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             8649 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             8650 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             8651 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             8652 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             8653 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             8654 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             8655 ; 433  |
                             8656 ; 434  |typedef union               
                             8657 ; 435  |{
                             8658 ; 436  |    struct {
                             8659 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             8660 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             8661 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             8662 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             8663 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             8664 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             8665 ; 443  |    } B;
                             8666 ; 444  |    int I;
                             8667 ; 445  |    unsigned int U;
                             8668 ; 446  |} mix_micinvr_type;
                             8669 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8670 ; 448  |
                             8671 ; 449  |
                             8672 ; 450  |
                             8673 ; 451  |
                             8674 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             8675 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             8676 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             8677 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             8678 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             8679 ; 457  |
                             8680 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             8681 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             8682 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             8683 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             8684 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             8685 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             8686 ; 464  |
                             8687 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             8688 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             8689 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             8690 ; 468  |
                             8691 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             8692 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             8693 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             8694 ; 472  |
                             8695 ; 473  |typedef union               
                             8696 ; 474  |{
                             8697 ; 475  |    struct {
                             8698 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             8699 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             8700 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             8701 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             8702 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             8703 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             8704 ; 482  |    } B;
                             8705 ; 483  |    int I;
                             8706 ; 484  |    unsigned int U;
                             8707 ; 485  |} mix_line1invr_type;
                             8708 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             8709 ; 487  |
                             8710 ; 488  |
                             8711 ; 489  |
                             8712 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             8713 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             8714 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             8715 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             8716 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             8717 ; 495  |
                             8718 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             8719 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             8720 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             8721 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             8722 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             8723 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             8724 ; 502  |
                             8725 ; 503  |
                             8726 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             8727 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             8728 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             8729 ; 507  |
                             8730 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             8731 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8732 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             8733 ; 511  |
                             8734 ; 512  |typedef union               
                             8735 ; 513  |{
                             8736 ; 514  |    struct {
                             8737 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             8738 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             8739 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             8740 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             8741 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             8742 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             8743 ; 521  |    } B;
                             8744 ; 522  |    int I;
                             8745 ; 523  |    unsigned int U;
                             8746 ; 524  |} mix_line2invr_type;
                             8747 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             8748 ; 526  |
                             8749 ; 527  |
                             8750 ; 528  |
                             8751 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             8752 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             8753 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             8754 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             8755 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             8756 ; 534  |
                             8757 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             8758 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             8759 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             8760 ; 538  |
                             8761 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             8762 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             8763 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             8764 ; 542  |
                             8765 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             8766 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             8767 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             8768 ; 546  |
                             8769 ; 547  |typedef union               
                             8770 ; 548  |{
                             8771 ; 549  |    struct {
                             8772 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             8773 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             8774 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             8775 ; 553  |    } B;
                             8776 ; 554  |    int I;
                             8777 ; 555  |    unsigned int U;
                             8778 ; 556  |} mix_dacinvr_type;
                             8779 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             8780 ; 558  |
                             8781 ; 559  |
                             8782 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             8783 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             8784 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             8785 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             8786 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             8787 ; 565  |
                             8788 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             8789 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             8790 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             8791 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             8792 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             8793 ; 571  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8794 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             8795 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             8796 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             8797 ; 575  |
                             8798 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             8799 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             8800 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             8801 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             8802 ; 580  |
                             8803 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             8804 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             8805 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             8806 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             8807 ; 585  |
                             8808 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             8809 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             8810 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             8811 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             8812 ; 590  |
                             8813 ; 591  |typedef union               
                             8814 ; 592  |{
                             8815 ; 593  |    struct {
                             8816 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             8817 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             8818 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             8819 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             8820 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             8821 ; 599  |    } B;
                             8822 ; 600  |    int I;
                             8823 ; 601  |    unsigned int U;
                             8824 ; 602  |} mix_recselr_type;
                             8825 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             8826 ; 604  |
                             8827 ; 605  |
                             8828 ; 606  |
                             8829 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             8830 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             8831 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             8832 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             8833 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             8834 ; 612  |
                             8835 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             8836 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             8837 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             8838 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             8839 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             8840 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             8841 ; 619  |
                             8842 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             8843 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             8844 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             8845 ; 623  |
                             8846 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             8847 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             8848 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             8849 ; 627  |
                             8850 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             8851 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             8852 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             8853 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             8854 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8855 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             8856 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             8857 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             8858 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             8859 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             8860 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             8861 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             8862 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             8863 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             8864 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             8865 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             8866 ; 644  |
                             8867 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             8868 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             8869 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             8870 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             8871 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             8872 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             8873 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             8874 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             8875 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             8876 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             8877 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             8878 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             8879 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             8880 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             8881 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             8882 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             8883 ; 661  |
                             8884 ; 662  |typedef union               
                             8885 ; 663  |{
                             8886 ; 664  |    struct {
                             8887 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             8888 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             8889 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             8890 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             8891 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             8892 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             8893 ; 671  |    } B;
                             8894 ; 672  |    int I;
                             8895 ; 673  |    unsigned int U;
                             8896 ; 674  |} mix_adcgainr_type;
                             8897 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             8898 ; 676  |
                             8899 ; 677  |
                             8900 ; 678  |
                             8901 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             8902 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             8903 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             8904 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             8905 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             8906 ; 684  |
                             8907 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             8908 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             8909 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             8910 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             8911 ; 689  |
                             8912 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             8913 ; 691  |
                             8914 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             8915 ; 693  |
                             8916 ; 694  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8917 ; 695  |{
                             8918 ; 696  |    struct {
                             8919 ; 697  |                int                     : 9;
                             8920 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             8921 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             8922 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             8923 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             8924 ; 702  |    } B;
                             8925 ; 703  |    int I;
                             8926 ; 704  |    unsigned int U;
                             8927 ; 705  |} mix_pwrdnr_type;
                             8928 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             8929 ; 707  |
                             8930 ; 708  |
                             8931 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             8932 ; 710  |
                             8933 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             8934 ; 712  |
                             8935 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             8936 ; 714  |
                             8937 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             8938 ; 716  |
                             8939 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             8940 ; 718  |
                             8941 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             8942 ; 720  |
                             8943 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             8944 ; 722  |
                             8945 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             8946 ; 724  |
                             8947 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             8948 ; 726  |
                             8949 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             8950 ; 728  |
                             8951 ; 729  |
                             8952 ; 730  |
                             8953 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             8954 ; 732  |
                             8955 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             8956 ; 734  |
                             8957 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             8958 ; 736  |
                             8959 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             8960 ; 738  |
                             8961 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             8962 ; 740  |
                             8963 ; 741  |
                             8964 ; 742  |
                             8965 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             8966 ; 744  |
                             8967 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             8968 ; 746  |
                             8969 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             8970 ; 748  |
                             8971 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             8972 ; 750  |
                             8973 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8974 ; 752  |
                             8975 ; 753  |
                             8976 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             8977 ; 755  |
                             8978 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             8979 ; 757  |
                             8980 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             8981 ; 759  |
                             8982 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             8983 ; 761  |
                             8984 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             8985 ; 763  |
                             8986 ; 764  |
                             8987 ; 765  |typedef union               
                             8988 ; 766  |{
                             8989 ; 767  |    struct {
                             8990 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             8991 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             8992 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             8993 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             8994 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             8995 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             8996 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             8997 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             8998 ; 776  |    } B;
                             8999 ; 777  |    int I;
                             9000 ; 778  |    unsigned int U;
                             9001 ; 779  |} mix_test_type;
                             9002 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             9003 ; 781  |
                             9004 ; 782  |
                             9005 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             9006 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             9007 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             9008 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             9009 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             9010 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             9011 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             9012 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             9013 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             9014 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             9015 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             9016 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             9017 ; 795  |
                             9018 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             9019 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             9020 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             9021 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             9022 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             9023 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             9024 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             9025 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             9026 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             9027 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             9028 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             9029 ; 807  |
                             9030 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             9031 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9032 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             9033 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             9034 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             9035 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             9036 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             9037 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             9038 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             9039 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             9040 ; 818  |
                             9041 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             9042 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             9043 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             9044 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             9045 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             9046 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             9047 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             9048 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             9049 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             9050 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             9051 ; 829  |
                             9052 ; 830  |typedef union               
                             9053 ; 831  |{
                             9054 ; 832  |    struct {
                             9055 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             9056 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             9057 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             9058 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             9059 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             9060 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             9061 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             9062 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             9063 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             9064 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             9065 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             9066 ; 844  |    } B;
                             9067 ; 845  |    int I;
                             9068 ; 846  |    unsigned int U;
                             9069 ; 847  |} ref_ctrl_type;
                             9070 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             9071 ; 849  |
                             9072 ; 850  |
                             9073 ; 851  |
                             9074 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             9075 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             9076 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             9077 ; 855  |//////  DAC Registers
                             9078 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             9079 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             9080 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             9081 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             9082 ; 860  |
                             9083 ; 861  |
                             9084 ; 862  |
                             9085 ; 863  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9086 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             9087 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             9088 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             9089 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             9090 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             9091 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             9092 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             9093 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             9094 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             9095 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             9096 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             9097 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             9098 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             9099 ; 877  |
                             9100 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             9101 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             9102 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             9103 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             9104 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             9105 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             9106 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             9107 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             9108 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             9109 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             9110 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             9111 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             9112 ; 890  |
                             9113 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             9114 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             9115 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             9116 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             9117 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             9118 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             9119 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             9120 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             9121 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             9122 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             9123 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             9124 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             9125 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             9126 ; 904  |
                             9127 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             9128 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             9129 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             9130 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             9131 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             9132 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             9133 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             9134 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             9135 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             9136 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             9137 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             9138 ; 916  |
                             9139 ; 917  |
                             9140 ; 918  |typedef union               
                             9141 ; 919  |{
                             9142 ; 920  |    struct {
                             9143 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             9144 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             9145 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             9146 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             9147 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9148 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             9149 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             9150 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             9151 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             9152 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             9153 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             9154 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             9155 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             9156 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             9157 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             9158 ; 936  |    } B;
                             9159 ; 937  |    int I;
                             9160 ; 938  |    unsigned int U;
                             9161 ; 939  |} dac_csr_type;
                             9162 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             9163 ; 941  |
                             9164 ; 942  |
                             9165 ; 943  |
                             9166 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             9167 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             9168 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             9169 ; 947  |
                             9170 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             9171 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             9172 ; 950  |
                             9173 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             9174 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             9175 ; 953  |
                             9176 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             9177 ; 955  |
                             9178 ; 956  |typedef union               
                             9179 ; 957  |{
                             9180 ; 958  |    struct {
                             9181 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             9182 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             9183 ; 961  |    } B;
                             9184 ; 962  |    int I;
                             9185 ; 963  |    unsigned int U;
                             9186 ; 964  |} dac_srr_type;
                             9187 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             9188 ; 966  |
                             9189 ; 967  |
                             9190 ; 968  |
                             9191 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             9192 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             9193 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             9194 ; 972  |
                             9195 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             9196 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             9197 ; 975  |
                             9198 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             9199 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             9200 ; 978  |
                             9201 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             9202 ; 980  |
                             9203 ; 981  |typedef union               
                             9204 ; 982  |{
                             9205 ; 983  |    struct {
                             9206 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             9207 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             9208 ; 986  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9209 ; 987  |    int I;
                             9210 ; 988  |    unsigned int U;
                             9211 ; 989  |} dac_wcr_type;
                             9212 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             9213 ; 991  |
                             9214 ; 992  |
                             9215 ; 993  |
                             9216 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             9217 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             9218 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             9219 ; 997  |
                             9220 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             9221 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             9222 ; 1000 |
                             9223 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             9224 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             9225 ; 1003 |
                             9226 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             9227 ; 1005 |
                             9228 ; 1006 |typedef union               
                             9229 ; 1007 |{
                             9230 ; 1008 |    struct {
                             9231 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             9232 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             9233 ; 1011 |    } B;
                             9234 ; 1012 |    int I;
                             9235 ; 1013 |    unsigned int U;
                             9236 ; 1014 |} dac_cpr_type;
                             9237 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             9238 ; 1016 |
                             9239 ; 1017 |
                             9240 ; 1018 |
                             9241 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             9242 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             9243 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             9244 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             9245 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             9246 ; 1024 |
                             9247 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             9248 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             9249 ; 1027 |
                             9250 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             9251 ; 1029 |
                             9252 ; 1030 |typedef union               
                             9253 ; 1031 |{
                             9254 ; 1032 |    struct {
                             9255 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             9256 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             9257 ; 1035 |    } B;
                             9258 ; 1036 |    int I;
                             9259 ; 1037 |    unsigned int U;
                             9260 ; 1038 |} dac_mr_type;
                             9261 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             9262 ; 1040 |
                             9263 ; 1041 |
                             9264 ; 1042 |
                             9265 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             9266 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             9267 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             9268 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             9269 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9270 ; 1048 |
                             9271 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             9272 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             9273 ; 1051 |
                             9274 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             9275 ; 1053 |
                             9276 ; 1054 |typedef union               
                             9277 ; 1055 |{
                             9278 ; 1056 |    struct {
                             9279 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             9280 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             9281 ; 1059 |    } B;
                             9282 ; 1060 |    int I;
                             9283 ; 1061 |    unsigned int U;
                             9284 ; 1062 |} dac_bar_type;
                             9285 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             9286 ; 1064 |
                             9287 ; 1065 |
                             9288 ; 1066 |
                             9289 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             9290 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             9291 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             9292 ; 1070 |
                             9293 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             9294 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             9295 ; 1073 |
                             9296 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             9297 ; 1075 |
                             9298 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             9299 ; 1077 |
                             9300 ; 1078 |typedef union               
                             9301 ; 1079 |{
                             9302 ; 1080 |    struct {
                             9303 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             9304 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             9305 ; 1083 |    } B;
                             9306 ; 1084 |    int I;
                             9307 ; 1085 |    unsigned int U;
                             9308 ; 1086 |} dac_icr_type;
                             9309 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             9310 ; 1088 |
                             9311 ; 1089 |
                             9312 ; 1090 |
                             9313 ; 1091 |
                             9314 ; 1092 |
                             9315 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             9316 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             9317 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             9318 ; 1096 |//////  ADC Registers
                             9319 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             9320 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             9321 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             9322 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             9323 ; 1101 |
                             9324 ; 1102 |
                             9325 ; 1103 |
                             9326 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             9327 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             9328 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             9329 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9330 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             9331 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             9332 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             9333 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             9334 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             9335 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             9336 ; 1114 |
                             9337 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             9338 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             9339 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             9340 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             9341 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             9342 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             9343 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             9344 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             9345 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             9346 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             9347 ; 1125 |
                             9348 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             9349 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             9350 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             9351 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             9352 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             9353 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             9354 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             9355 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             9356 ; 1134 |
                             9357 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             9358 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             9359 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             9360 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             9361 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             9362 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             9363 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             9364 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             9365 ; 1143 |
                             9366 ; 1144 |typedef union               
                             9367 ; 1145 |{
                             9368 ; 1146 |    struct {
                             9369 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             9370 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             9371 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             9372 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             9373 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             9374 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             9375 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             9376 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             9377 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             9378 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             9379 ; 1157 |    } B;
                             9380 ; 1158 |    int I;
                             9381 ; 1159 |    unsigned int U;
                             9382 ; 1160 |} adc_csr_type;
                             9383 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             9384 ; 1162 |
                             9385 ; 1163 |
                             9386 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             9387 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             9388 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             9389 ; 1167 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9390 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             9391 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             9392 ; 1170 |
                             9393 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             9394 ; 1172 |
                             9395 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             9396 ; 1174 |
                             9397 ; 1175 |typedef union               
                             9398 ; 1176 |{
                             9399 ; 1177 |    struct {
                             9400 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             9401 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             9402 ; 1180 |    } B;
                             9403 ; 1181 |    int I;
                             9404 ; 1182 |    unsigned int U;
                             9405 ; 1183 |} adc_wcr_type;
                             9406 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             9407 ; 1185 |
                             9408 ; 1186 |
                             9409 ; 1187 |
                             9410 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             9411 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             9412 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             9413 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             9414 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             9415 ; 1193 |
                             9416 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             9417 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             9418 ; 1196 |
                             9419 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             9420 ; 1198 |
                             9421 ; 1199 |typedef union               
                             9422 ; 1200 |{
                             9423 ; 1201 |    struct {
                             9424 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             9425 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             9426 ; 1204 |    } B;
                             9427 ; 1205 |    int I;
                             9428 ; 1206 |    unsigned int U;
                             9429 ; 1207 |} adc_bar_type;
                             9430 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             9431 ; 1209 |
                             9432 ; 1210 |
                             9433 ; 1211 |
                             9434 ; 1212 |
                             9435 ; 1213 |
                             9436 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             9437 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             9438 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             9439 ; 1217 |
                             9440 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             9441 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             9442 ; 1220 |
                             9443 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             9444 ; 1222 |
                             9445 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             9446 ; 1224 |
                             9447 ; 1225 |typedef union               
                             9448 ; 1226 |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9449 ; 1227 |    struct {
                             9450 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             9451 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             9452 ; 1230 |    } B;
                             9453 ; 1231 |    int I;
                             9454 ; 1232 |    unsigned int U;
                             9455 ; 1233 |} adc_cpr_type;
                             9456 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             9457 ; 1235 |
                             9458 ; 1236 |
                             9459 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             9460 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             9461 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             9462 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             9463 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             9464 ; 1242 |
                             9465 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             9466 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             9467 ; 1245 |
                             9468 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             9469 ; 1247 |
                             9470 ; 1248 |typedef union               
                             9471 ; 1249 |{
                             9472 ; 1250 |    struct {
                             9473 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             9474 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             9475 ; 1253 |    } B;
                             9476 ; 1254 |    int I;
                             9477 ; 1255 |    unsigned int U;
                             9478 ; 1256 |} adc_mr_type;
                             9479 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             9480 ; 1258 |
                             9481 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             9482 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             9483 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             9484 ; 1262 |
                             9485 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             9486 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             9487 ; 1265 |
                             9488 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             9489 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             9490 ; 1268 |
                             9491 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             9492 ; 1270 |
                             9493 ; 1271 |typedef union               
                             9494 ; 1272 |{
                             9495 ; 1273 |    struct {
                             9496 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             9497 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             9498 ; 1276 |    } B;
                             9499 ; 1277 |    int I;
                             9500 ; 1278 |    unsigned int U;
                             9501 ; 1279 |} adc_srr_type;
                             9502 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             9503 ; 1281 |
                             9504 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             9505 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             9506 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             9507 ; 1285 |
                             9508 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             9509 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             9510 ; 1288 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9511 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             9512 ; 1290 |
                             9513 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             9514 ; 1292 |
                             9515 ; 1293 |typedef union               
                             9516 ; 1294 |{
                             9517 ; 1295 |    struct {
                             9518 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             9519 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             9520 ; 1298 |    } B;
                             9521 ; 1299 |    int I;
                             9522 ; 1300 |    unsigned int U;
                             9523 ; 1301 |} adc_icr_type;
                             9524 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             9525 ; 1303 |
                             9526 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             9527 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             9528 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9529 ; 1307 |
                             9530 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             9531 ; 1309 |
                             9532 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             9533 ; 1311 |
                             9534 ; 1312 |#endif
                             9535 ; 1313 |
                             9536 
                             9538 
                             9539 ; 20   |#include "regsdcdc.h"
                             9540 
                             9542 
                             9543 ; 1    |#if !(defined(regsdcdcinc))
                             9544 ; 2    |
                             9545 ; 3    |#define regssysteminc 1
                             9546 ; 4    |
                             9547 ; 5    |
                             9548 ; 6    |
                             9549 ; 7    |#include "types.h"
                             9550 
                             9552 
                             9553 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9554 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9555 ; 3    |//
                             9556 ; 4    |// Filename: types.h
                             9557 ; 5    |// Description: Standard data types
                             9558 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9559 ; 7    |
                             9560 ; 8    |#ifndef _TYPES_H
                             9561 ; 9    |#define _TYPES_H
                             9562 ; 10   |
                             9563 ; 11   |// TODO:  move this outta here!
                             9564 ; 12   |#if !defined(NOERROR)
                             9565 ; 13   |#define NOERROR 0
                             9566 ; 14   |#define SUCCESS 0
                             9567 ; 15   |#endif 
                             9568 ; 16   |#if !defined(SUCCESS)
                             9569 ; 17   |#define SUCCESS  0
                             9570 ; 18   |#endif
                             9571 ; 19   |#if !defined(ERROR)
                             9572 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9573 ; 21   |#endif
                             9574 ; 22   |#if !defined(FALSE)
                             9575 ; 23   |#define FALSE 0
                             9576 ; 24   |#endif
                             9577 ; 25   |#if !defined(TRUE)
                             9578 ; 26   |#define TRUE  1
                             9579 ; 27   |#endif
                             9580 ; 28   |
                             9581 ; 29   |#if !defined(NULL)
                             9582 ; 30   |#define NULL 0
                             9583 ; 31   |#endif
                             9584 ; 32   |
                             9585 ; 33   |#define MAX_INT     0x7FFFFF
                             9586 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9587 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9588 ; 36   |#define MAX_ULONG   (-1) 
                             9589 ; 37   |
                             9590 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9591 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9592 ; 40   |
                             9593 ; 41   |
                             9594 ; 42   |#define BYTE    unsigned char       // btVarName
                             9595 ; 43   |#define CHAR    signed char         // cVarName
                             9596 ; 44   |#define USHORT  unsigned short      // usVarName
                             9597 ; 45   |#define SHORT   unsigned short      // sVarName
                             9598 ; 46   |#define WORD    unsigned int        // wVarName
                             9599 ; 47   |#define INT     signed int          // iVarName
                             9600 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9601 ; 49   |#define LONG    signed long         // lVarName
                             9602 ; 50   |#define BOOL    unsigned int        // bVarName
                             9603 ; 51   |#define FRACT   _fract              // frVarName
                             9604 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9605 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9606 ; 54   |#define FLOAT   float               // fVarName
                             9607 ; 55   |#define DBL     double              // dVarName
                             9608 ; 56   |#define ENUM    enum                // eVarName
                             9609 ; 57   |#define CMX     _complex            // cmxVarName
                             9610 ; 58   |typedef WORD UCS3;                   // 
                             9611 ; 59   |
                             9612 ; 60   |#define UINT16  unsigned short
                             9613 ; 61   |#define UINT8   unsigned char   
                             9614 ; 62   |#define UINT32  unsigned long
                             9615 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9616 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9617 ; 65   |#define WCHAR   UINT16
                             9618 ; 66   |
                             9619 ; 67   |//UINT128 is 16 bytes or 6 words
                             9620 ; 68   |typedef struct UINT128_3500 {   
                             9621 ; 69   |    int val[6];     
                             9622 ; 70   |} UINT128_3500;
                             9623 ; 71   |
                             9624 ; 72   |#define UINT128   UINT128_3500
                             9625 ; 73   |
                             9626 ; 74   |// Little endian word packed byte strings:   
                             9627 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9628 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9629 ; 77   |// Little endian word packed byte strings:   
                             9630 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9631 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9632 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9633 ; 81   |// Declare Memory Spaces To Use When Coding
                             9634 ; 82   |// A. Sector Buffers
                             9635 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9636 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9637 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9638 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9639 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9640 ; 88   |// B. Media DDI Memory
                             9641 ; 89   |#define MEDIA_DDI_MEM _Y
                             9642 ; 90   |
                             9643 ; 91   |
                             9644 ; 92   |
                             9645 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9646 ; 94   |// Examples of circular pointers:
                             9647 ; 95   |//    INT CIRC cpiVarName
                             9648 ; 96   |//    DWORD CIRC cpdwVarName
                             9649 ; 97   |
                             9650 ; 98   |#define RETCODE INT                 // rcVarName
                             9651 ; 99   |
                             9652 ; 100  |// generic bitfield structure
                             9653 ; 101  |struct Bitfield {
                             9654 ; 102  |    unsigned int B0  :1;
                             9655 ; 103  |    unsigned int B1  :1;
                             9656 ; 104  |    unsigned int B2  :1;
                             9657 ; 105  |    unsigned int B3  :1;
                             9658 ; 106  |    unsigned int B4  :1;
                             9659 ; 107  |    unsigned int B5  :1;
                             9660 ; 108  |    unsigned int B6  :1;
                             9661 ; 109  |    unsigned int B7  :1;
                             9662 ; 110  |    unsigned int B8  :1;
                             9663 ; 111  |    unsigned int B9  :1;
                             9664 ; 112  |    unsigned int B10 :1;
                             9665 ; 113  |    unsigned int B11 :1;
                             9666 ; 114  |    unsigned int B12 :1;
                             9667 ; 115  |    unsigned int B13 :1;
                             9668 ; 116  |    unsigned int B14 :1;
                             9669 ; 117  |    unsigned int B15 :1;
                             9670 ; 118  |    unsigned int B16 :1;
                             9671 ; 119  |    unsigned int B17 :1;
                             9672 ; 120  |    unsigned int B18 :1;
                             9673 ; 121  |    unsigned int B19 :1;
                             9674 ; 122  |    unsigned int B20 :1;
                             9675 ; 123  |    unsigned int B21 :1;
                             9676 ; 124  |    unsigned int B22 :1;
                             9677 ; 125  |    unsigned int B23 :1;
                             9678 ; 126  |};
                             9679 ; 127  |
                             9680 ; 128  |union BitInt {
                             9681 ; 129  |        struct Bitfield B;
                             9682 ; 130  |        int        I;
                             9683 ; 131  |};
                             9684 ; 132  |
                             9685 ; 133  |#define MAX_MSG_LENGTH 10
                             9686 ; 134  |struct CMessage
                             9687 ; 135  |{
                             9688 ; 136  |        unsigned int m_uLength;
                             9689 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9690 ; 138  |};
                             9691 ; 139  |
                             9692 ; 140  |typedef struct {
                             9693 ; 141  |    WORD m_wLength;
                             9694 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9695 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9696 ; 144  |} Message;
                             9697 ; 145  |
                             9698 ; 146  |struct MessageQueueDescriptor
                             9699 ; 147  |{
                             9700 ; 148  |        int *m_pBase;
                             9701 ; 149  |        int m_iModulo;
                             9702 ; 150  |        int m_iSize;
                             9703 ; 151  |        int *m_pHead;
                             9704 ; 152  |        int *m_pTail;
                             9705 ; 153  |};
                             9706 ; 154  |
                             9707 ; 155  |struct ModuleEntry
                             9708 ; 156  |{
                             9709 ; 157  |    int m_iSignaledEventMask;
                             9710 ; 158  |    int m_iWaitEventMask;
                             9711 ; 159  |    int m_iResourceOfCode;
                             9712 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9713 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9714 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9715 ; 163  |    int m_uTimeOutHigh;
                             9716 ; 164  |    int m_uTimeOutLow;
                             9717 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9718 ; 166  |};
                             9719 ; 167  |
                             9720 ; 168  |union WaitMask{
                             9721 ; 169  |    struct B{
                             9722 ; 170  |        unsigned int m_bNone     :1;
                             9723 ; 171  |        unsigned int m_bMessage  :1;
                             9724 ; 172  |        unsigned int m_bTimer    :1;
                             9725 ; 173  |        unsigned int m_bButton   :1;
                             9726 ; 174  |    } B;
                             9727 ; 175  |    int I;
                             9728 ; 176  |} ;
                             9729 ; 177  |
                             9730 ; 178  |
                             9731 ; 179  |struct Button {
                             9732 ; 180  |        WORD wButtonEvent;
                             9733 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9734 ; 182  |};
                             9735 ; 183  |
                             9736 ; 184  |struct Message {
                             9737 ; 185  |        WORD wMsgLength;
                             9738 ; 186  |        WORD wMsgCommand;
                             9739 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9740 ; 188  |};
                             9741 ; 189  |
                             9742 ; 190  |union EventTypes {
                             9743 ; 191  |        struct CMessage msg;
                             9744 ; 192  |        struct Button Button ;
                             9745 ; 193  |        struct Message Message;
                             9746 ; 194  |};
                             9747 ; 195  |
                             9748 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9749 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9750 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9751 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9752 ; 200  |
                             9753 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9754 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9755 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9756 ; 204  |
                             9757 ; 205  |#if DEBUG
                             9758 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9759 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9760 ; 208  |#else 
                             9761 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9762 ; 210  |#define DebugBuildAssert(x)    
                             9763 ; 211  |#endif
                             9764 ; 212  |
                             9765 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9766 ; 214  |//  #pragma asm
                             9767 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9768 ; 216  |//  #pragma endasm
                             9769 ; 217  |
                             9770 ; 218  |
                             9771 ; 219  |#ifdef COLOR_262K
                             9772 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9773 ; 221  |#elif defined(COLOR_65K)
                             9774 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9775 ; 223  |#else
                             9776 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9777 ; 225  |#endif
                             9778 ; 226  |    
                             9779 ; 227  |#endif // #ifndef _TYPES_H
                             9780 
                             9782 
                             9783 ; 8    |
                             9784 ; 9    |
                             9785 ; 10   |
                             9786 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9787 ; 12   |
                             9788 ; 13   |//   SYSTEM STMP Registers 
                             9789 ; 14   |//      Last Edited 2.19.2003 M. May
                             9790 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9791 ; 16   |
                             9792 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             9793 ; 18   |
                             9794 ; 19   |
                             9795 ; 20   |
                             9796 ; 21   |
                             9797 ; 22   |
                             9798 ; 23   |
                             9799 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             9800 ; 25   |
                             9801 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             9802 ; 27   |
                             9803 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             9804 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             9805 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             9806 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             9807 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             9808 ; 33   |
                             9809 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             9810 ; 35   |
                             9811 ; 36   |
                             9812 ; 37   |
                             9813 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             9814 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9815 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             9816 ; 41   |
                             9817 ; 42   |
                             9818 ; 43   |
                             9819 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             9820 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             9821 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             9822 ; 47   |
                             9823 ; 48   |
                             9824 ; 49   |
                             9825 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             9826 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             9827 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             9828 ; 53   |
                             9829 ; 54   |
                             9830 ; 55   |
                             9831 ; 56   |
                             9832 ; 57   |
                             9833 ; 58   |typedef union               
                             9834 ; 59   |{
                             9835 ; 60   |    struct {
                             9836 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             9837 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             9838 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             9839 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             9840 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             9841 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             9842 ; 67   |    } B;
                             9843 ; 68   |    unsigned int I;
                             9844 ; 69   |} dcdc1_ctrl0_type;
                             9845 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             9846 ; 71   |
                             9847 ; 72   |
                             9848 ; 73   |
                             9849 ; 74   |
                             9850 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             9851 ; 76   |
                             9852 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             9853 ; 78   |
                             9854 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             9855 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             9856 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             9857 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             9858 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             9859 ; 84   |
                             9860 ; 85   |
                             9861 ; 86   |
                             9862 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             9863 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             9864 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             9865 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             9866 ; 91   |
                             9867 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             9868 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             9869 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9870 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             9871 ; 96   |
                             9872 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             9873 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             9874 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             9875 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             9876 ; 101  |
                             9877 ; 102  |
                             9878 ; 103  |typedef union               
                             9879 ; 104  |{
                             9880 ; 105  |    struct {
                             9881 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             9882 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             9883 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9884 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             9885 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9886 ; 111  |    } B;
                             9887 ; 112  |    unsigned int I;
                             9888 ; 113  |} dcdc1_ctrl1_type;
                             9889 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             9890 ; 115  |
                             9891 ; 116  |
                             9892 ; 117  |
                             9893 ; 118  |
                             9894 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             9895 ; 120  |
                             9896 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             9897 ; 122  |
                             9898 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             9899 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             9900 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             9901 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             9902 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             9903 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             9904 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             9905 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             9906 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             9907 ; 132  |
                             9908 ; 133  |
                             9909 ; 134  |
                             9910 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             9911 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             9912 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             9913 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             9914 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             9915 ; 140  |
                             9916 ; 141  |
                             9917 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             9918 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             9919 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             9920 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             9921 ; 146  |
                             9922 ; 147  |
                             9923 ; 148  |
                             9924 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9925 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             9926 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             9927 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             9928 ; 153  |
                             9929 ; 154  |
                             9930 ; 155  |typedef union               
                             9931 ; 156  |{
                             9932 ; 157  |    struct {
                             9933 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             9934 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             9935 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             9936 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             9937 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             9938 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             9939 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             9940 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             9941 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             9942 ; 167  |    } B;
                             9943 ; 168  |    unsigned int I;
                             9944 ; 169  |} dcdc_vddio_type;
                             9945 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             9946 ; 171  |
                             9947 ; 172  |
                             9948 ; 173  |
                             9949 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             9950 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             9951 ; 176  |
                             9952 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             9953 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             9954 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             9955 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             9956 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             9957 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             9958 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             9959 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             9960 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             9961 ; 186  |
                             9962 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             9963 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             9964 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             9965 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             9966 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             9967 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             9968 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             9969 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             9970 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             9971 ; 196  |
                             9972 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             9973 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             9974 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             9975 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9976 ; 201  |
                             9977 ; 202  |typedef union               
                             9978 ; 203  |{
                             9979 ; 204  |    struct {
                             9980 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             9981 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             9982 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             9983 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             9984 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             9985 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             9986 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             9987 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             9988 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             9989 ; 214  |    } B;
                             9990 ; 215  |   unsigned int I;
                             9991 ; 216  |        unsigned U;
                             9992 ; 217  |} dcdc_vddd_type;
                             9993 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             9994 ; 219  |
                             9995 ; 220  |
                             9996 ; 221  |
                             9997 ; 222  |
                             9998 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             9999 ; 224  |
                            10000 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                            10001 ; 226  |
                            10002 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                            10003 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                            10004 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                            10005 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                            10006 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                            10007 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                            10008 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                            10009 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                            10010 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                            10011 ; 236  |
                            10012 ; 237  |
                            10013 ; 238  |
                            10014 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                            10015 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                            10016 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                            10017 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                            10018 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                            10019 ; 244  |
                            10020 ; 245  |
                            10021 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                            10022 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                            10023 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                            10024 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                            10025 ; 250  |
                            10026 ; 251  |
                            10027 ; 252  |
                            10028 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                            10029 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                            10030 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10031 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                            10032 ; 257  |
                            10033 ; 258  |
                            10034 ; 259  |typedef union               
                            10035 ; 260  |{
                            10036 ; 261  |    struct {
                            10037 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                            10038 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                            10039 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                            10040 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                            10041 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                            10042 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                            10043 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                            10044 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                            10045 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                            10046 ; 271  |    } B;
                            10047 ; 272  |    unsigned int I;
                            10048 ; 273  |} dcdc_vdda_type;
                            10049 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                            10050 ; 275  |
                            10051 ; 276  |
                            10052 ; 277  |
                            10053 ; 278  |
                            10054 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                            10055 ; 280  |
                            10056 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                            10057 ; 282  |
                            10058 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                            10059 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                            10060 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                            10061 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                            10062 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                            10063 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                            10064 ; 289  |
                            10065 ; 290  |
                            10066 ; 291  |
                            10067 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                            10068 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                            10069 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                            10070 ; 295  |
                            10071 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                            10072 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                            10073 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                            10074 ; 299  |
                            10075 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                            10076 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                            10077 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                            10078 ; 303  |
                            10079 ; 304  |
                            10080 ; 305  |typedef union               
                            10081 ; 306  |{
                            10082 ; 307  |    struct {
                            10083 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                            10084 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                            10085 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                            10086 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                            10087 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10088 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                            10089 ; 314  |    } B;
                            10090 ; 315  |    unsigned int I;
                            10091 ; 316  |} dcdc2_ctrl0_type; 
                            10092 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                            10093 ; 318  |
                            10094 ; 319  |
                            10095 ; 320  |
                            10096 ; 321  |
                            10097 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                            10098 ; 323  |
                            10099 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                            10100 ; 325  |
                            10101 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                            10102 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                            10103 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                            10104 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                            10105 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                            10106 ; 331  |
                            10107 ; 332  |
                            10108 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                            10109 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                            10110 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                            10111 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                            10112 ; 337  |
                            10113 ; 338  |
                            10114 ; 339  |
                            10115 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                            10116 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                            10117 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                            10118 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                            10119 ; 344  |
                            10120 ; 345  |
                            10121 ; 346  |
                            10122 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                            10123 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                            10124 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                            10125 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                            10126 ; 351  |
                            10127 ; 352  |
                            10128 ; 353  |typedef union               
                            10129 ; 354  |{
                            10130 ; 355  |    struct {
                            10131 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                            10132 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                            10133 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10134 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                            10135 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10136 ; 361  |    } B;
                            10137 ; 362  |    unsigned int I;
                            10138 ; 363  |} dcdc2_ctrl1_type;
                            10139 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                            10140 ; 365  |
                            10141 ; 366  |
                            10142 ; 367  |
                            10143 ; 368  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10144 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                            10145 ; 370  |
                            10146 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                            10147 ; 372  |
                            10148 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                            10149 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                            10150 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                            10151 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                            10152 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                            10153 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                            10154 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                            10155 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                            10156 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                            10157 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                            10158 ; 383  |
                            10159 ; 384  |
                            10160 ; 385  |
                            10161 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                            10162 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                            10163 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                            10164 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                            10165 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                            10166 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                            10167 ; 392  |
                            10168 ; 393  |
                            10169 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                            10170 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                            10171 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                            10172 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                            10173 ; 398  |
                            10174 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                            10175 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                            10176 ; 401  |
                            10177 ; 402  |
                            10178 ; 403  |
                            10179 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                            10180 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                            10181 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                            10182 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                            10183 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                            10184 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                            10185 ; 410  |
                            10186 ; 411  |
                            10187 ; 412  |typedef union               
                            10188 ; 413  |{
                            10189 ; 414  |    struct {
                            10190 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                            10191 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                            10192 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                            10193 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                            10194 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                            10195 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                            10196 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                            10197 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                            10198 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                            10199 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10200 ; 425  |    } B;
                            10201 ; 426  |    unsigned int I;
                            10202 ; 427  |} speed_type;
                            10203 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                            10204 ; 429  |
                            10205 ; 430  |
                            10206 ; 431  |
                            10207 ; 432  |
                            10208 ; 433  |
                            10209 ; 434  |
                            10210 ; 435  |
                            10211 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                            10212 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                            10213 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                            10214 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                            10215 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                            10216 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                            10217 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                            10218 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                            10219 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                            10220 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                            10221 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                            10222 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                            10223 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                            10224 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                            10225 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                            10226 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                            10227 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                            10228 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                            10229 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                            10230 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                            10231 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                            10232 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                            10233 ; 458  |
                            10234 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                            10235 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                            10236 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                            10237 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                            10238 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                            10239 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                            10240 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                            10241 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                            10242 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                            10243 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                            10244 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                            10245 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                            10246 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                            10247 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                            10248 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                            10249 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                            10250 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                            10251 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                            10252 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                            10253 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                            10254 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                            10255 ; 480  |
                            10256 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                            10257 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10258 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                            10259 ; 484  |
                            10260 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                            10261 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                            10262 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                            10263 ; 488  |
                            10264 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                            10265 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                            10266 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10267 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                            10268 ; 493  |
                            10269 ; 494  |typedef union               
                            10270 ; 495  |{
                            10271 ; 496  |    struct {
                            10272 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                            10273 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                            10274 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                            10275 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                            10276 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                            10277 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                            10278 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                            10279 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                            10280 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                            10281 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                            10282 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                            10283 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                            10284 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                            10285 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                            10286 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                            10287 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                            10288 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                            10289 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                            10290 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                            10291 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                            10292 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                            10293 ; 518  |    } B;
                            10294 ; 519  |    unsigned int I;
                            10295 ; 520  |} usb_dcdctbr_type;
                            10296 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                            10297 ; 522  |
                            10298 ; 523  |
                            10299 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                            10300 ; 525  |
                            10301 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                            10302 ; 527  |
                            10303 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                            10304 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                            10305 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                            10306 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                            10307 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                            10308 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                            10309 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                            10310 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                            10311 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10312 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                            10313 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                            10314 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                            10315 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                            10316 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                            10317 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                            10318 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                            10319 ; 544  |
                            10320 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                            10321 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                            10322 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                            10323 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                            10324 ; 549  |
                            10325 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                            10326 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                            10327 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                            10328 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                            10329 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                            10330 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                            10331 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                            10332 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                            10333 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                            10334 ; 559  |
                            10335 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                            10336 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                            10337 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                            10338 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                            10339 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                            10340 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                            10341 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                            10342 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                            10343 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                            10344 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                            10345 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                            10346 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                            10347 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                            10348 ; 573  |
                            10349 ; 574  |
                            10350 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                            10351 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                            10352 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                            10353 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                            10354 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                            10355 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                            10356 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10357 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                            10358 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                            10359 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                            10360 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                            10361 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                            10362 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                            10363 ; 588  |
                            10364 ; 589  |typedef union               
                            10365 ; 590  |{
                            10366 ; 591  |    struct {
                            10367 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                            10368 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                            10369 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                            10370 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                            10371 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                            10372 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                            10373 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                            10374 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                            10375 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                            10376 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                            10377 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                            10378 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                            10379 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                            10380 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                            10381 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                            10382 ; 607  |    } B;
                            10383 ; 608  |    unsigned int I;
                            10384 ; 609  |} usb_pwr_charge_type;
                            10385 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                            10386 ; 611  |
                            10387 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                            10388 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                            10389 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                            10390 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                            10391 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                            10392 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                            10393 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                            10394 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                            10395 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                            10396 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                            10397 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                            10398 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                            10399 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                            10400 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                            10401 ; 626  |
                            10402 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                            10403 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                            10404 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                            10405 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                            10406 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                            10407 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                            10408 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10409 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                            10410 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                            10411 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                            10412 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                            10413 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                            10414 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                            10415 ; 640  |
                            10416 ; 641  |typedef union               
                            10417 ; 642  |{
                            10418 ; 643  |    struct {       
                            10419 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                            10420 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                            10421 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                            10422 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                            10423 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                            10424 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                            10425 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                            10426 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                            10427 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                            10428 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                            10429 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                            10430 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                            10431 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                            10432 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                            10433 ; 658  |    } B;
                            10434 ; 659  |    int I;
                            10435 ; 660  |} usb_dcdcpersist_type;
                            10436 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                            10437 ; 662  |
                            10438 ; 663  |
                            10439 ; 664  |
                            10440 ; 665  |#endif
                            10441 ; 666  |
                            10442 ; 667  |
                            10443 ; 668  |
                            10444 
                            10446 
                            10447 ; 21   |#include "regsemc.h"
                            10448 
                            10450 
                            10451 ; 1    |#if !(defined(__REGS_EMC_INC))
                            10452 ; 2    |#define __REGS_EMC_INC 1
                            10453 ; 3    |
                            10454 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            10455 ; 5    |//   Module base addresses
                            10456 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10457 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            10458 ; 8    |
                            10459 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            10460 ; 10   |//  EMC Registers
                            10461 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            10462 ; 12   |
                            10463 ; 13   |
                            10464 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            10465 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            10466 ; 16   |
                            10467 ; 17   |typedef union               /*Flash Control Register*/
                            10468 ; 18   |{
                            10469 ; 19   |    struct
                            10470 ; 20   |    {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10471 ; 21   |    int KICK        :1;
                            10472 ; 22   |    int RW          :1;
                            10473 ; 23   |    int TCIE        :1;
                            10474 ; 24   |    int IRQP        :1;
                            10475 ; 25   |    unsigned MMD    :2;
                            10476 ; 26   |    unsigned NB     :11;
                            10477 ; 27   |    unsigned RSVD   :4;
                            10478 ; 28   |    int SRST        :1;
                            10479 ; 29   |    } B;
                            10480 ; 30   |    int I;
                            10481 ; 31   |} flcr_type;
                            10482 ; 32   |
                            10483 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            10484 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            10485 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            10486 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            10487 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            10488 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            10489 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            10490 ; 40   |
                            10491 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            10492 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            10493 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            10494 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            10495 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            10496 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            10497 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            10498 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            10499 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            10500 ; 50   |
                            10501 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            10502 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            10503 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            10504 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            10505 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            10506 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            10507 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            10508 ; 58   |
                            10509 ; 59   |
                            10510 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            10511 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            10512 ; 62   |
                            10513 ; 63   |typedef union           /* Flash Start Address Low*/
                            10514 ; 64   |{
                            10515 ; 65   |    struct
                            10516 ; 66   |    {
                            10517 ; 67   |    unsigned XA     : 24;
                            10518 ; 68   |    } B;
                            10519 ; 69   |    int I;
                            10520 ; 70   |} flsalr_type;
                            10521 ; 71   |
                            10522 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            10523 ; 73   |
                            10524 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            10525 ; 75   |
                            10526 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            10527 ; 77   |
                            10528 ; 78   |
                            10529 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            10530 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            10531 ; 81   |
                            10532 ; 82   |typedef union           /* Flash Start Address High*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10533 ; 83   |{
                            10534 ; 84   |    struct
                            10535 ; 85   |    {
                            10536 ; 86   |    unsigned XA     :8;
                            10537 ; 87   |    unsigned DA     :16;
                            10538 ; 88   |    } B;
                            10539 ; 89   |    int I;
                            10540 ; 90   |} flsahr_type;
                            10541 ; 91   |
                            10542 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            10543 ; 93   |
                            10544 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            10545 ; 95   |
                            10546 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            10547 ; 97   |
                            10548 ; 98   |
                            10549 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            10550 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            10551 ; 101  |
                            10552 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            10553 ; 103  |{
                            10554 ; 104  |    struct
                            10555 ; 105  |    {
                            10556 ; 106  |        int WP          :1;
                            10557 ; 107  |        int CDP         :1;
                            10558 ; 108  |        unsigned SM     :2;
                            10559 ; 109  |        int XATTR       :1;
                            10560 ; 110  |        int CRST        :1;
                            10561 ; 111  |        int XWT         :1;
                            10562 ; 112  |        int RI          :1;
                            10563 ; 113  |        int IFCE        :1;
                            10564 ; 114  |        int ISCE        :1;
                            10565 ; 115  |        int INCE        :1;
                            10566 ; 116  |        int IFCS        :1;
                            10567 ; 117  |        int ISCS        :1;
                            10568 ; 118  |        int INCS        :1;
                            10569 ; 119  |        unsigned CFAI   :2;
                            10570 ; 120  |        int XDDI        :1;
                            10571 ; 121  |        unsigned CS     :2;
                            10572 ; 122  |        int CRE         :1;
                            10573 ; 123  |        unsigned VS     :2;
                            10574 ; 124  |        int DASP        :1;
                            10575 ; 125  |        int MODE16      :1; 
                            10576 ; 126  |    } B;
                            10577 ; 127  |    int I;
                            10578 ; 128  |} flcfcr_type;
                            10579 ; 129  |
                            10580 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            10581 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            10582 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            10583 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            10584 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            10585 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            10586 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            10587 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            10588 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            10589 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            10590 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            10591 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            10592 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            10593 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            10594 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10595 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            10596 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            10597 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            10598 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            10599 ; 149  |
                            10600 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            10601 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            10602 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            10603 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            10604 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            10605 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            10606 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            10607 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            10608 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            10609 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            10610 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            10611 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            10612 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            10613 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            10614 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            10615 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            10616 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            10617 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            10618 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            10619 ; 169  |
                            10620 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            10621 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            10622 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            10623 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            10624 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            10625 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            10626 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            10627 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            10628 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            10629 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            10630 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            10631 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            10632 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            10633 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            10634 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            10635 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            10636 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            10637 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            10638 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            10639 ; 189  |
                            10640 ; 190  |
                            10641 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            10642 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            10643 ; 193  |
                            10644 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            10645 ; 195  |{
                            10646 ; 196  |    struct
                            10647 ; 197  |    {
                            10648 ; 198  |        unsigned TRWSU  :5;
                            10649 ; 199  |        unsigned TRPW   :7;
                            10650 ; 200  |        unsigned TWPW   :7;
                            10651 ; 201  |        unsigned TRWH   :5;
                            10652 ; 202  |    } B;
                            10653 ; 203  |    int I;
                            10654 ; 204  |} flcftmr1r_type;
                            10655 ; 205  |
                            10656 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10657 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            10658 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            10659 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            10660 ; 210  |
                            10661 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            10662 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            10663 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            10664 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            10665 ; 215  |
                            10666 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            10667 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            10668 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            10669 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            10670 ; 220  |
                            10671 ; 221  |
                            10672 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10673 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            10674 ; 224  |
                            10675 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            10676 ; 226  |{
                            10677 ; 227  |    struct
                            10678 ; 228  |    {
                            10679 ; 229  |        unsigned TWW    :4;
                            10680 ; 230  |        unsigned TWTO   :10;
                            10681 ; 231  |        unsigned THW    :5; 
                            10682 ; 232  |        unsigned TRAQ   :5;
                            10683 ; 233  |    } B;
                            10684 ; 234  |    int I;
                            10685 ; 235  |} flcftmr2r_type;
                            10686 ; 236  |
                            10687 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            10688 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            10689 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            10690 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            10691 ; 241  |
                            10692 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            10693 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            10694 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            10695 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            10696 ; 246  |
                            10697 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            10698 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            10699 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            10700 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            10701 ; 251  |
                            10702 ; 252  |
                            10703 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            10704 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            10705 ; 255  |
                            10706 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            10707 ; 257  |{
                            10708 ; 258  |    struct
                            10709 ; 259  |    {
                            10710 ; 260  |        unsigned CS     :2;
                            10711 ; 261  |        int SE          :1;
                            10712 ; 262  |        int WP          :1;
                            10713 ; 263  |        int SIZE        :1;
                            10714 ; 264  |        int ICMD        :8;
                            10715 ; 265  |        int TOIE        :1;
                            10716 ; 266  |        int BPIE        :1;
                            10717 ; 267  |        int TOIRQ       :1;
                            10718 ; 268  |        int BPIRQ       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10719 ; 269  |    } B;
                            10720 ; 270  |    int I;
                            10721 ; 271  |} flsmcr_type;
                            10722 ; 272  |
                            10723 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            10724 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            10725 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            10726 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            10727 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            10728 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            10729 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            10730 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            10731 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            10732 ; 282  |
                            10733 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            10734 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            10735 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            10736 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            10737 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            10738 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            10739 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            10740 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            10741 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            10742 ; 292  |
                            10743 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            10744 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            10745 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            10746 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            10747 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            10748 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            10749 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            10750 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            10751 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            10752 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            10753 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            10754 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            10755 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            10756 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            10757 ; 307  |
                            10758 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            10759 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            10760 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            10761 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            10762 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            10763 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            10764 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            10765 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            10766 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            10767 ; 317  |
                            10768 ; 318  |
                            10769 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            10770 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            10771 ; 321  |
                            10772 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            10773 ; 323  |{
                            10774 ; 324  |    struct
                            10775 ; 325  |    {
                            10776 ; 326  |        unsigned TRWSU  :5;
                            10777 ; 327  |        unsigned TRPW   :6;
                            10778 ; 328  |        unsigned TWPW   :6;
                            10779 ; 329  |        unsigned TRWH   :5;
                            10780 ; 330  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10781 ; 331  |    int I;
                            10782 ; 332  |} flsmtmr1r_type;
                            10783 ; 333  |
                            10784 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            10785 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            10786 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            10787 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            10788 ; 338  |
                            10789 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            10790 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            10791 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            10792 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            10793 ; 343  |
                            10794 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            10795 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            10796 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            10797 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            10798 ; 348  |
                            10799 ; 349  |
                            10800 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            10801 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            10802 ; 352  |
                            10803 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            10804 ; 354  |{
                            10805 ; 355  |    struct
                            10806 ; 356  |    {
                            10807 ; 357  |        unsigned TWT    :6;
                            10808 ; 358  |        unsigned TWTO   :18;
                            10809 ; 359  |    } B;
                            10810 ; 360  |    int I;
                            10811 ; 361  |} flsmtmr2r_type;
                            10812 ; 362  |
                            10813 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            10814 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            10815 ; 365  |
                            10816 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            10817 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            10818 ; 368  |
                            10819 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            10820 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            10821 ; 371  |
                            10822 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            10823 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            10824 ; 374  |typedef union 
                            10825 ; 375  |{
                            10826 ; 376  |  struct
                            10827 ; 377  |  {
                            10828 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            10829 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                            10830 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                            10831 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            10832 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            10833 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            10834 ; 384  |    int PAD0          :17;    
                            10835 ; 385  |  } B;
                            10836 ; 386  |  int I;
                            10837 ; 387  |} flcr2_type;
                            10838 ; 388  |
                            10839 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            10840 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10841 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            10842 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            10843 ; 393  |
                            10844 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                            10845 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                            10846 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                            10847 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            10848 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                            10849 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                            10850 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                            10851 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                            10852 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                            10853 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                            10854 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                            10855 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            10856 ; 406  |
                            10857 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            10858 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            10859 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10860 ; 410  |
                            10861 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            10862 ; 412  |
                            10863 ; 413  |#endif
                            10864 ; 414  |
                            10865 
                            10867 
                            10868 ; 22   |#include "regsgpio.h"
                            10869 
                            10871 
                            10872 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            10873 ; 2    |#define __REGS_GPIO_INC 1
                            10874 ; 3    |
                            10875 ; 4    |#include "types.h"
                            10876 
                            10878 
                            10879 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10880 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10881 ; 3    |//
                            10882 ; 4    |// Filename: types.h
                            10883 ; 5    |// Description: Standard data types
                            10884 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10885 ; 7    |
                            10886 ; 8    |#ifndef _TYPES_H
                            10887 ; 9    |#define _TYPES_H
                            10888 ; 10   |
                            10889 ; 11   |// TODO:  move this outta here!
                            10890 ; 12   |#if !defined(NOERROR)
                            10891 ; 13   |#define NOERROR 0
                            10892 ; 14   |#define SUCCESS 0
                            10893 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10894 ; 16   |#if !defined(SUCCESS)
                            10895 ; 17   |#define SUCCESS  0
                            10896 ; 18   |#endif
                            10897 ; 19   |#if !defined(ERROR)
                            10898 ; 20   |#define ERROR   -1
                            10899 ; 21   |#endif
                            10900 ; 22   |#if !defined(FALSE)
                            10901 ; 23   |#define FALSE 0
                            10902 ; 24   |#endif
                            10903 ; 25   |#if !defined(TRUE)
                            10904 ; 26   |#define TRUE  1
                            10905 ; 27   |#endif
                            10906 ; 28   |
                            10907 ; 29   |#if !defined(NULL)
                            10908 ; 30   |#define NULL 0
                            10909 ; 31   |#endif
                            10910 ; 32   |
                            10911 ; 33   |#define MAX_INT     0x7FFFFF
                            10912 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10913 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10914 ; 36   |#define MAX_ULONG   (-1) 
                            10915 ; 37   |
                            10916 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10917 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10918 ; 40   |
                            10919 ; 41   |
                            10920 ; 42   |#define BYTE    unsigned char       // btVarName
                            10921 ; 43   |#define CHAR    signed char         // cVarName
                            10922 ; 44   |#define USHORT  unsigned short      // usVarName
                            10923 ; 45   |#define SHORT   unsigned short      // sVarName
                            10924 ; 46   |#define WORD    unsigned int        // wVarName
                            10925 ; 47   |#define INT     signed int          // iVarName
                            10926 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10927 ; 49   |#define LONG    signed long         // lVarName
                            10928 ; 50   |#define BOOL    unsigned int        // bVarName
                            10929 ; 51   |#define FRACT   _fract              // frVarName
                            10930 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10931 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10932 ; 54   |#define FLOAT   float               // fVarName
                            10933 ; 55   |#define DBL     double              // dVarName
                            10934 ; 56   |#define ENUM    enum                // eVarName
                            10935 ; 57   |#define CMX     _complex            // cmxVarName
                            10936 ; 58   |typedef WORD UCS3;                   // 
                            10937 ; 59   |
                            10938 ; 60   |#define UINT16  unsigned short
                            10939 ; 61   |#define UINT8   unsigned char   
                            10940 ; 62   |#define UINT32  unsigned long
                            10941 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10942 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10943 ; 65   |#define WCHAR   UINT16
                            10944 ; 66   |
                            10945 ; 67   |//UINT128 is 16 bytes or 6 words
                            10946 ; 68   |typedef struct UINT128_3500 {   
                            10947 ; 69   |    int val[6];     
                            10948 ; 70   |} UINT128_3500;
                            10949 ; 71   |
                            10950 ; 72   |#define UINT128   UINT128_3500
                            10951 ; 73   |
                            10952 ; 74   |// Little endian word packed byte strings:   
                            10953 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10954 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10955 ; 77   |// Little endian word packed byte strings:   
                            10956 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10957 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10958 ; 80   |
                            10959 ; 81   |// Declare Memory Spaces To Use When Coding
                            10960 ; 82   |// A. Sector Buffers
                            10961 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10962 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10963 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10964 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10965 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10966 ; 88   |// B. Media DDI Memory
                            10967 ; 89   |#define MEDIA_DDI_MEM _Y
                            10968 ; 90   |
                            10969 ; 91   |
                            10970 ; 92   |
                            10971 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10972 ; 94   |// Examples of circular pointers:
                            10973 ; 95   |//    INT CIRC cpiVarName
                            10974 ; 96   |//    DWORD CIRC cpdwVarName
                            10975 ; 97   |
                            10976 ; 98   |#define RETCODE INT                 // rcVarName
                            10977 ; 99   |
                            10978 ; 100  |// generic bitfield structure
                            10979 ; 101  |struct Bitfield {
                            10980 ; 102  |    unsigned int B0  :1;
                            10981 ; 103  |    unsigned int B1  :1;
                            10982 ; 104  |    unsigned int B2  :1;
                            10983 ; 105  |    unsigned int B3  :1;
                            10984 ; 106  |    unsigned int B4  :1;
                            10985 ; 107  |    unsigned int B5  :1;
                            10986 ; 108  |    unsigned int B6  :1;
                            10987 ; 109  |    unsigned int B7  :1;
                            10988 ; 110  |    unsigned int B8  :1;
                            10989 ; 111  |    unsigned int B9  :1;
                            10990 ; 112  |    unsigned int B10 :1;
                            10991 ; 113  |    unsigned int B11 :1;
                            10992 ; 114  |    unsigned int B12 :1;
                            10993 ; 115  |    unsigned int B13 :1;
                            10994 ; 116  |    unsigned int B14 :1;
                            10995 ; 117  |    unsigned int B15 :1;
                            10996 ; 118  |    unsigned int B16 :1;
                            10997 ; 119  |    unsigned int B17 :1;
                            10998 ; 120  |    unsigned int B18 :1;
                            10999 ; 121  |    unsigned int B19 :1;
                            11000 ; 122  |    unsigned int B20 :1;
                            11001 ; 123  |    unsigned int B21 :1;
                            11002 ; 124  |    unsigned int B22 :1;
                            11003 ; 125  |    unsigned int B23 :1;
                            11004 ; 126  |};
                            11005 ; 127  |
                            11006 ; 128  |union BitInt {
                            11007 ; 129  |        struct Bitfield B;
                            11008 ; 130  |        int        I;
                            11009 ; 131  |};
                            11010 ; 132  |
                            11011 ; 133  |#define MAX_MSG_LENGTH 10
                            11012 ; 134  |struct CMessage
                            11013 ; 135  |{
                            11014 ; 136  |        unsigned int m_uLength;
                            11015 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11016 ; 138  |};
                            11017 ; 139  |
                            11018 ; 140  |typedef struct {
                            11019 ; 141  |    WORD m_wLength;
                            11020 ; 142  |    WORD m_wMessage;
                            11021 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11022 ; 144  |} Message;
                            11023 ; 145  |
                            11024 ; 146  |struct MessageQueueDescriptor
                            11025 ; 147  |{
                            11026 ; 148  |        int *m_pBase;
                            11027 ; 149  |        int m_iModulo;
                            11028 ; 150  |        int m_iSize;
                            11029 ; 151  |        int *m_pHead;
                            11030 ; 152  |        int *m_pTail;
                            11031 ; 153  |};
                            11032 ; 154  |
                            11033 ; 155  |struct ModuleEntry
                            11034 ; 156  |{
                            11035 ; 157  |    int m_iSignaledEventMask;
                            11036 ; 158  |    int m_iWaitEventMask;
                            11037 ; 159  |    int m_iResourceOfCode;
                            11038 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11039 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11040 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11041 ; 163  |    int m_uTimeOutHigh;
                            11042 ; 164  |    int m_uTimeOutLow;
                            11043 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11044 ; 166  |};
                            11045 ; 167  |
                            11046 ; 168  |union WaitMask{
                            11047 ; 169  |    struct B{
                            11048 ; 170  |        unsigned int m_bNone     :1;
                            11049 ; 171  |        unsigned int m_bMessage  :1;
                            11050 ; 172  |        unsigned int m_bTimer    :1;
                            11051 ; 173  |        unsigned int m_bButton   :1;
                            11052 ; 174  |    } B;
                            11053 ; 175  |    int I;
                            11054 ; 176  |} ;
                            11055 ; 177  |
                            11056 ; 178  |
                            11057 ; 179  |struct Button {
                            11058 ; 180  |        WORD wButtonEvent;
                            11059 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11060 ; 182  |};
                            11061 ; 183  |
                            11062 ; 184  |struct Message {
                            11063 ; 185  |        WORD wMsgLength;
                            11064 ; 186  |        WORD wMsgCommand;
                            11065 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11066 ; 188  |};
                            11067 ; 189  |
                            11068 ; 190  |union EventTypes {
                            11069 ; 191  |        struct CMessage msg;
                            11070 ; 192  |        struct Button Button ;
                            11071 ; 193  |        struct Message Message;
                            11072 ; 194  |};
                            11073 ; 195  |
                            11074 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11075 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11076 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11077 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11078 ; 200  |
                            11079 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11080 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11081 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11082 ; 204  |
                            11083 ; 205  |#if DEBUG
                            11084 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11085 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11086 ; 208  |#else 
                            11087 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11088 ; 210  |#define DebugBuildAssert(x)    
                            11089 ; 211  |#endif
                            11090 ; 212  |
                            11091 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11092 ; 214  |//  #pragma asm
                            11093 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11094 ; 216  |//  #pragma endasm
                            11095 ; 217  |
                            11096 ; 218  |
                            11097 ; 219  |#ifdef COLOR_262K
                            11098 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11099 ; 221  |#elif defined(COLOR_65K)
                            11100 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11101 ; 223  |#else
                            11102 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11103 ; 225  |#endif
                            11104 ; 226  |    
                            11105 ; 227  |#endif // #ifndef _TYPES_H
                            11106 
                            11108 
                            11109 ; 5    |
                            11110 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11111 ; 7    |//  Interrupt Collector Registers
                            11112 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            11113 ; 9    |
                            11114 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            11115 ; 11   |
                            11116 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            11117 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            11118 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            11119 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            11120 ; 16   |
                            11121 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            11122 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            11123 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            11124 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            11125 ; 21   |
                            11126 ; 22   |#define HW_GPB_GPENR 0
                            11127 ; 23   |#define HW_GPB_GPDOR 1
                            11128 ; 24   |#define HW_GPB_GPDIR 2
                            11129 ; 25   |#define HW_GPB_GPDOER 3
                            11130 ; 26   |#define HW_GPB_GPIPENR 4
                            11131 ; 27   |#define HW_GPB_GPIENR 5
                            11132 ; 28   |#define HW_GPB_GPILVLR 6
                            11133 ; 29   |#define HW_GPB_GPIPOLR 7
                            11134 ; 30   |#define HW_GPB_GPISTATR 8
                            11135 ; 31   |#define HW_GPB_GPPWR 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11136 ; 32   |#define HW_GPB_GP8MA 10
                            11137 ; 33   |
                            11138 ; 34   |
                            11139 ; 35   |
                            11140 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            11141 ; 37   |//  GPIO Register Bit Positions
                            11142 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            11143 ; 39   |{
                            11144 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            11145 ; 41   |    unsigned int I;
                            11146 ; 42   |    unsigned int U;
                            11147 ; 43   |} gpr_type;
                            11148 ; 44   |
                            11149 ; 45   |#define HW_GP_B0_BITPOS 0
                            11150 ; 46   |#define HW_GP_B1_BITPOS 1
                            11151 ; 47   |#define HW_GP_B2_BITPOS 2
                            11152 ; 48   |#define HW_GP_B3_BITPOS 3
                            11153 ; 49   |#define HW_GP_B4_BITPOS 4
                            11154 ; 50   |#define HW_GP_B5_BITPOS 5
                            11155 ; 51   |#define HW_GP_B6_BITPOS 6
                            11156 ; 52   |#define HW_GP_B7_BITPOS 7
                            11157 ; 53   |#define HW_GP_B8_BITPOS 8
                            11158 ; 54   |#define HW_GP_B9_BITPOS 9
                            11159 ; 55   |#define HW_GP_B10_BITPOS 10
                            11160 ; 56   |#define HW_GP_B11_BITPOS 11
                            11161 ; 57   |#define HW_GP_B12_BITPOS 12
                            11162 ; 58   |#define HW_GP_B13_BITPOS 13
                            11163 ; 59   |#define HW_GP_B14_BITPOS 14
                            11164 ; 60   |#define HW_GP_B15_BITPOS 15
                            11165 ; 61   |#define HW_GP_B16_BITPOS 16
                            11166 ; 62   |#define HW_GP_B17_BITPOS 17
                            11167 ; 63   |#define HW_GP_B18_BITPOS 18
                            11168 ; 64   |#define HW_GP_B19_BITPOS 19
                            11169 ; 65   |#define HW_GP_B20_BITPOS 20
                            11170 ; 66   |#define HW_GP_B21_BITPOS 21
                            11171 ; 67   |#define HW_GP_B22_BITPOS 22
                            11172 ; 68   |#define HW_GP_B23_BITPOS 23
                            11173 ; 69   |
                            11174 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            11175 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            11176 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            11177 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            11178 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            11179 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            11180 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            11181 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            11182 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            11183 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            11184 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            11185 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            11186 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            11187 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            11188 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            11189 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            11190 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            11191 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            11192 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            11193 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            11194 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            11195 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            11196 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            11197 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11198 ; 94   |
                            11199 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            11200 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            11201 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            11202 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            11203 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            11204 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            11205 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            11206 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            11207 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            11208 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            11209 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            11210 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            11211 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            11212 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            11213 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            11214 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            11215 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            11216 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            11217 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            11218 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            11219 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            11220 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            11221 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            11222 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            11223 ; 119  |
                            11224 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            11225 ; 121  |//  GPIO 8mA Register Bit Positions
                            11226 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            11227 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            11228 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            11229 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            11230 ; 126  |
                            11231 ; 127  |
                            11232 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            11233 ; 129  |//  Logical GPIO numbers
                            11234 ; 130  |#define HW_GPIO_000 0
                            11235 ; 131  |#define HW_GPIO_001 1
                            11236 ; 132  |#define HW_GPIO_002 2
                            11237 ; 133  |#define HW_GPIO_003 3
                            11238 ; 134  |#define HW_GPIO_004 4
                            11239 ; 135  |#define HW_GPIO_005 5
                            11240 ; 136  |#define HW_GPIO_006 6
                            11241 ; 137  |#define HW_GPIO_007 7
                            11242 ; 138  |#define HW_GPIO_008 8
                            11243 ; 139  |#define HW_GPIO_009 9
                            11244 ; 140  |#define HW_GPIO_010 10
                            11245 ; 141  |#define HW_GPIO_011 11
                            11246 ; 142  |#define HW_GPIO_012 12
                            11247 ; 143  |#define HW_GPIO_013 13
                            11248 ; 144  |#define HW_GPIO_014 14
                            11249 ; 145  |#define HW_GPIO_015 15
                            11250 ; 146  |#define HW_GPIO_016 16
                            11251 ; 147  |#define HW_GPIO_017 17
                            11252 ; 148  |#define HW_GPIO_018 18
                            11253 ; 149  |#define HW_GPIO_019 19
                            11254 ; 150  |#define HW_GPIO_020 20
                            11255 ; 151  |#define HW_GPIO_021 21
                            11256 ; 152  |#define HW_GPIO_022 22
                            11257 ; 153  |#define HW_GPIO_023 23
                            11258 ; 154  |#define HW_GPIO_024 24
                            11259 ; 155  |#define HW_GPIO_025 25
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11260 ; 156  |#define HW_GPIO_026 26
                            11261 ; 157  |#define HW_GPIO_027 27
                            11262 ; 158  |#define HW_GPIO_028 28
                            11263 ; 159  |#define HW_GPIO_029 29
                            11264 ; 160  |#define HW_GPIO_030 30
                            11265 ; 161  |#define HW_GPIO_031 31
                            11266 ; 162  |#define HW_GPIO_032 32
                            11267 ; 163  |#define HW_GPIO_033 33
                            11268 ; 164  |#define HW_GPIO_034 34
                            11269 ; 165  |#define HW_GPIO_035 35
                            11270 ; 166  |#define HW_GPIO_036 36
                            11271 ; 167  |#define HW_GPIO_037 37
                            11272 ; 168  |#define HW_GPIO_038 38
                            11273 ; 169  |#define HW_GPIO_039 39
                            11274 ; 170  |#define HW_GPIO_040 40
                            11275 ; 171  |#define HW_GPIO_041 41
                            11276 ; 172  |#define HW_GPIO_042 42
                            11277 ; 173  |#define HW_GPIO_043 43
                            11278 ; 174  |#define HW_GPIO_044 44
                            11279 ; 175  |#define HW_GPIO_045 45
                            11280 ; 176  |#define HW_GPIO_046 46
                            11281 ; 177  |#define HW_GPIO_047 47
                            11282 ; 178  |#define HW_GPIO_048 48
                            11283 ; 179  |#define HW_GPIO_049 49
                            11284 ; 180  |#define HW_GPIO_050 50
                            11285 ; 181  |#define HW_GPIO_051 51
                            11286 ; 182  |#define HW_GPIO_052 52
                            11287 ; 183  |#define HW_GPIO_053 53
                            11288 ; 184  |#define HW_GPIO_054 54
                            11289 ; 185  |#define HW_GPIO_055 55
                            11290 ; 186  |#define HW_GPIO_056 56
                            11291 ; 187  |#define HW_GPIO_057 57
                            11292 ; 188  |#define HW_GPIO_058 58
                            11293 ; 189  |#define HW_GPIO_059 59
                            11294 ; 190  |#define HW_GPIO_060 60
                            11295 ; 191  |#define HW_GPIO_061 61
                            11296 ; 192  |#define HW_GPIO_062 62
                            11297 ; 193  |#define HW_GPIO_063 63
                            11298 ; 194  |#define HW_GPIO_064 64
                            11299 ; 195  |#define HW_GPIO_065 65
                            11300 ; 196  |#define HW_GPIO_066 66
                            11301 ; 197  |#define HW_GPIO_067 67
                            11302 ; 198  |#define HW_GPIO_068 68
                            11303 ; 199  |#define HW_GPIO_069 69
                            11304 ; 200  |#define HW_GPIO_070 70
                            11305 ; 201  |#define HW_GPIO_071 71
                            11306 ; 202  |#define HW_GPIO_072 72
                            11307 ; 203  |#define HW_GPIO_073 73
                            11308 ; 204  |#define HW_GPIO_074 74
                            11309 ; 205  |#define HW_GPIO_075 75
                            11310 ; 206  |#define HW_GPIO_076 76
                            11311 ; 207  |#define HW_GPIO_077 77
                            11312 ; 208  |#define HW_GPIO_078 78
                            11313 ; 209  |#define HW_GPIO_079 79
                            11314 ; 210  |#define HW_GPIO_080 80
                            11315 ; 211  |#define HW_GPIO_081 81
                            11316 ; 212  |#define HW_GPIO_082 82
                            11317 ; 213  |#define HW_GPIO_083 83
                            11318 ; 214  |#define HW_GPIO_084 84
                            11319 ; 215  |#define HW_GPIO_085 85
                            11320 ; 216  |#define HW_GPIO_086 86
                            11321 ; 217  |#define HW_GPIO_087 87
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11322 ; 218  |#define HW_GPIO_088 88
                            11323 ; 219  |#define HW_GPIO_089 89
                            11324 ; 220  |#define HW_GPIO_090 90
                            11325 ; 221  |#define HW_GPIO_091 91
                            11326 ; 222  |#define HW_GPIO_092 92
                            11327 ; 223  |#define HW_GPIO_093 93
                            11328 ; 224  |#define HW_GPIO_094 94
                            11329 ; 225  |#define HW_GPIO_095 95
                            11330 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            11331 ; 227  |
                            11332 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                            11333 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                            11334 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                            11335 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                            11336 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                            11337 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                            11338 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                            11339 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                            11340 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                            11341 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11342 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            11343 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                            11344 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                            11345 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                            11346 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                            11347 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                            11348 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                            11349 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                            11350 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                            11351 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                            11352 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11353 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            11354 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            11355 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            11356 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            11357 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            11358 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11359 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            11360 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            11361 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            11362 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            11363 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11364 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            11365 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            11366 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            11367 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            11368 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            11369 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            11370 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            11371 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            11372 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            11373 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            11374 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11375 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            11376 ; 272  |
                            11377 ; 273  |#endif
                            11378 ; 274  |
                            11379 
                            11381 
                            11382 ; 23   |#include "regsi2c.h"
                            11383 
                            11385 
                            11386 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11387 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11388 ; 3    |// Filename: regsI2C.inc
                            11389 ; 4    |// Description: Register definitions for GPFLASH interface
                            11390 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11391 ; 6    |// The following naming conventions are followed in this file.
                            11392 ; 7    |// All registers are named using the format...
                            11393 ; 8    |//     HW_<module>_<regname>
                            11394 ; 9    |// where <module> is the module name which can be any of the following...
                            11395 ; 10   |//     USB20
                            11396 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11397 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11398 ; 13   |// that module)
                            11399 ; 14   |// <regname> is the specific register within that module
                            11400 ; 15   |// We also define the following...
                            11401 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11402 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11403 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11404 ; 19   |// which does something else, and
                            11405 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11406 ; 21   |// which does something else.
                            11407 ; 22   |// Other rules
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11408 ; 23   |//     All caps
                            11409 ; 24   |//     Numeric identifiers start at 0
                            11410 ; 25   |#if !(defined(regsi2cinc))
                            11411 ; 26   |#define regsi2cinc 1
                            11412 ; 27   |
                            11413 ; 28   |#include "types.h"
                            11414 
                            11416 
                            11417 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11418 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11419 ; 3    |//
                            11420 ; 4    |// Filename: types.h
                            11421 ; 5    |// Description: Standard data types
                            11422 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11423 ; 7    |
                            11424 ; 8    |#ifndef _TYPES_H
                            11425 ; 9    |#define _TYPES_H
                            11426 ; 10   |
                            11427 ; 11   |// TODO:  move this outta here!
                            11428 ; 12   |#if !defined(NOERROR)
                            11429 ; 13   |#define NOERROR 0
                            11430 ; 14   |#define SUCCESS 0
                            11431 ; 15   |#endif 
                            11432 ; 16   |#if !defined(SUCCESS)
                            11433 ; 17   |#define SUCCESS  0
                            11434 ; 18   |#endif
                            11435 ; 19   |#if !defined(ERROR)
                            11436 ; 20   |#define ERROR   -1
                            11437 ; 21   |#endif
                            11438 ; 22   |#if !defined(FALSE)
                            11439 ; 23   |#define FALSE 0
                            11440 ; 24   |#endif
                            11441 ; 25   |#if !defined(TRUE)
                            11442 ; 26   |#define TRUE  1
                            11443 ; 27   |#endif
                            11444 ; 28   |
                            11445 ; 29   |#if !defined(NULL)
                            11446 ; 30   |#define NULL 0
                            11447 ; 31   |#endif
                            11448 ; 32   |
                            11449 ; 33   |#define MAX_INT     0x7FFFFF
                            11450 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11451 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11452 ; 36   |#define MAX_ULONG   (-1) 
                            11453 ; 37   |
                            11454 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11455 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11456 ; 40   |
                            11457 ; 41   |
                            11458 ; 42   |#define BYTE    unsigned char       // btVarName
                            11459 ; 43   |#define CHAR    signed char         // cVarName
                            11460 ; 44   |#define USHORT  unsigned short      // usVarName
                            11461 ; 45   |#define SHORT   unsigned short      // sVarName
                            11462 ; 46   |#define WORD    unsigned int        // wVarName
                            11463 ; 47   |#define INT     signed int          // iVarName
                            11464 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11465 ; 49   |#define LONG    signed long         // lVarName
                            11466 ; 50   |#define BOOL    unsigned int        // bVarName
                            11467 ; 51   |#define FRACT   _fract              // frVarName
                            11468 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11469 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11470 ; 54   |#define FLOAT   float               // fVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11471 ; 55   |#define DBL     double              // dVarName
                            11472 ; 56   |#define ENUM    enum                // eVarName
                            11473 ; 57   |#define CMX     _complex            // cmxVarName
                            11474 ; 58   |typedef WORD UCS3;                   // 
                            11475 ; 59   |
                            11476 ; 60   |#define UINT16  unsigned short
                            11477 ; 61   |#define UINT8   unsigned char   
                            11478 ; 62   |#define UINT32  unsigned long
                            11479 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11480 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11481 ; 65   |#define WCHAR   UINT16
                            11482 ; 66   |
                            11483 ; 67   |//UINT128 is 16 bytes or 6 words
                            11484 ; 68   |typedef struct UINT128_3500 {   
                            11485 ; 69   |    int val[6];     
                            11486 ; 70   |} UINT128_3500;
                            11487 ; 71   |
                            11488 ; 72   |#define UINT128   UINT128_3500
                            11489 ; 73   |
                            11490 ; 74   |// Little endian word packed byte strings:   
                            11491 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11492 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11493 ; 77   |// Little endian word packed byte strings:   
                            11494 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11495 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11496 ; 80   |
                            11497 ; 81   |// Declare Memory Spaces To Use When Coding
                            11498 ; 82   |// A. Sector Buffers
                            11499 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11500 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11501 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11502 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11503 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11504 ; 88   |// B. Media DDI Memory
                            11505 ; 89   |#define MEDIA_DDI_MEM _Y
                            11506 ; 90   |
                            11507 ; 91   |
                            11508 ; 92   |
                            11509 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11510 ; 94   |// Examples of circular pointers:
                            11511 ; 95   |//    INT CIRC cpiVarName
                            11512 ; 96   |//    DWORD CIRC cpdwVarName
                            11513 ; 97   |
                            11514 ; 98   |#define RETCODE INT                 // rcVarName
                            11515 ; 99   |
                            11516 ; 100  |// generic bitfield structure
                            11517 ; 101  |struct Bitfield {
                            11518 ; 102  |    unsigned int B0  :1;
                            11519 ; 103  |    unsigned int B1  :1;
                            11520 ; 104  |    unsigned int B2  :1;
                            11521 ; 105  |    unsigned int B3  :1;
                            11522 ; 106  |    unsigned int B4  :1;
                            11523 ; 107  |    unsigned int B5  :1;
                            11524 ; 108  |    unsigned int B6  :1;
                            11525 ; 109  |    unsigned int B7  :1;
                            11526 ; 110  |    unsigned int B8  :1;
                            11527 ; 111  |    unsigned int B9  :1;
                            11528 ; 112  |    unsigned int B10 :1;
                            11529 ; 113  |    unsigned int B11 :1;
                            11530 ; 114  |    unsigned int B12 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11531 ; 115  |    unsigned int B13 :1;
                            11532 ; 116  |    unsigned int B14 :1;
                            11533 ; 117  |    unsigned int B15 :1;
                            11534 ; 118  |    unsigned int B16 :1;
                            11535 ; 119  |    unsigned int B17 :1;
                            11536 ; 120  |    unsigned int B18 :1;
                            11537 ; 121  |    unsigned int B19 :1;
                            11538 ; 122  |    unsigned int B20 :1;
                            11539 ; 123  |    unsigned int B21 :1;
                            11540 ; 124  |    unsigned int B22 :1;
                            11541 ; 125  |    unsigned int B23 :1;
                            11542 ; 126  |};
                            11543 ; 127  |
                            11544 ; 128  |union BitInt {
                            11545 ; 129  |        struct Bitfield B;
                            11546 ; 130  |        int        I;
                            11547 ; 131  |};
                            11548 ; 132  |
                            11549 ; 133  |#define MAX_MSG_LENGTH 10
                            11550 ; 134  |struct CMessage
                            11551 ; 135  |{
                            11552 ; 136  |        unsigned int m_uLength;
                            11553 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11554 ; 138  |};
                            11555 ; 139  |
                            11556 ; 140  |typedef struct {
                            11557 ; 141  |    WORD m_wLength;
                            11558 ; 142  |    WORD m_wMessage;
                            11559 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11560 ; 144  |} Message;
                            11561 ; 145  |
                            11562 ; 146  |struct MessageQueueDescriptor
                            11563 ; 147  |{
                            11564 ; 148  |        int *m_pBase;
                            11565 ; 149  |        int m_iModulo;
                            11566 ; 150  |        int m_iSize;
                            11567 ; 151  |        int *m_pHead;
                            11568 ; 152  |        int *m_pTail;
                            11569 ; 153  |};
                            11570 ; 154  |
                            11571 ; 155  |struct ModuleEntry
                            11572 ; 156  |{
                            11573 ; 157  |    int m_iSignaledEventMask;
                            11574 ; 158  |    int m_iWaitEventMask;
                            11575 ; 159  |    int m_iResourceOfCode;
                            11576 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11577 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11578 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11579 ; 163  |    int m_uTimeOutHigh;
                            11580 ; 164  |    int m_uTimeOutLow;
                            11581 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11582 ; 166  |};
                            11583 ; 167  |
                            11584 ; 168  |union WaitMask{
                            11585 ; 169  |    struct B{
                            11586 ; 170  |        unsigned int m_bNone     :1;
                            11587 ; 171  |        unsigned int m_bMessage  :1;
                            11588 ; 172  |        unsigned int m_bTimer    :1;
                            11589 ; 173  |        unsigned int m_bButton   :1;
                            11590 ; 174  |    } B;
                            11591 ; 175  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11592 ; 176  |} ;
                            11593 ; 177  |
                            11594 ; 178  |
                            11595 ; 179  |struct Button {
                            11596 ; 180  |        WORD wButtonEvent;
                            11597 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11598 ; 182  |};
                            11599 ; 183  |
                            11600 ; 184  |struct Message {
                            11601 ; 185  |        WORD wMsgLength;
                            11602 ; 186  |        WORD wMsgCommand;
                            11603 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11604 ; 188  |};
                            11605 ; 189  |
                            11606 ; 190  |union EventTypes {
                            11607 ; 191  |        struct CMessage msg;
                            11608 ; 192  |        struct Button Button ;
                            11609 ; 193  |        struct Message Message;
                            11610 ; 194  |};
                            11611 ; 195  |
                            11612 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11613 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11614 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11615 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11616 ; 200  |
                            11617 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11618 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11619 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11620 ; 204  |
                            11621 ; 205  |#if DEBUG
                            11622 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11623 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11624 ; 208  |#else 
                            11625 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11626 ; 210  |#define DebugBuildAssert(x)    
                            11627 ; 211  |#endif
                            11628 ; 212  |
                            11629 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11630 ; 214  |//  #pragma asm
                            11631 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11632 ; 216  |//  #pragma endasm
                            11633 ; 217  |
                            11634 ; 218  |
                            11635 ; 219  |#ifdef COLOR_262K
                            11636 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11637 ; 221  |#elif defined(COLOR_65K)
                            11638 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11639 ; 223  |#else
                            11640 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11641 ; 225  |#endif
                            11642 ; 226  |    
                            11643 ; 227  |#endif // #ifndef _TYPES_H
                            11644 
                            11646 
                            11647 ; 29   |
                            11648 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            11649 ; 31   |////   I2C STMP Registers
                            11650 ; 32   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11651 ; 33   |
                            11652 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            11653 ; 35   |
                            11654 ; 36   |
                            11655 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            11656 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            11657 ; 39   |
                            11658 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            11659 ; 41   |
                            11660 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            11661 ; 43   |
                            11662 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            11663 ; 45   |
                            11664 ; 46   |typedef union               /* I2C Clock Divider Register */
                            11665 ; 47   |{
                            11666 ; 48   |    struct {
                            11667 ; 49   |        int                :1; 
                            11668 ; 50   |        unsigned FACT      :8;
                            11669 ; 51   |    } B;
                            11670 ; 52   |    int I;
                            11671 ; 53   |    unsigned U;
                            11672 ; 54   |} i2cdivr_type;
                            11673 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                            11674 ; 56   |
                            11675 ; 57   |
                            11676 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            11677 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            11678 ; 60   |
                            11679 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            11680 ; 62   |
                            11681 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            11682 ; 64   |
                            11683 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            11684 ; 66   |
                            11685 ; 67   |typedef union               /* I2C Data Register */
                            11686 ; 68   |{
                            11687 ; 69   |    struct {
                            11688 ; 70   |         unsigned DATA :24; 
                            11689 ; 71   |    } B;
                            11690 ; 72   |    int I;
                            11691 ; 73   |    unsigned U;
                            11692 ; 74   |} i2cdatr_type;
                            11693 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                            11694 ; 76   |
                            11695 ; 77   |
                            11696 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            11697 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            11698 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            11699 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            11700 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            11701 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            11702 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            11703 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            11704 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            11705 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            11706 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            11707 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            11708 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            11709 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            11710 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11711 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            11712 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            11713 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            11714 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            11715 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            11716 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            11717 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            11718 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            11719 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            11720 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            11721 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            11722 ; 104  |
                            11723 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            11724 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            11725 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            11726 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            11727 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            11728 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            11729 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            11730 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            11731 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            11732 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            11733 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            11734 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            11735 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            11736 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            11737 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            11738 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            11739 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            11740 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            11741 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            11742 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            11743 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            11744 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            11745 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            11746 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            11747 ; 129  |
                            11748 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            11749 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            11750 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            11751 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            11752 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            11753 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            11754 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            11755 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            11756 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            11757 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            11758 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            11759 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            11760 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            11761 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            11762 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            11763 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            11764 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            11765 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            11766 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            11767 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            11768 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            11769 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            11770 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            11771 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            11772 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11773 ; 155  |typedef union               /* I2C Control Register         */
                            11774 ; 156  |{
                            11775 ; 157  |    struct {
                            11776 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            11777 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            11778 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            11779 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            11780 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            11781 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            11782 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            11783 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            11784 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            11785 ; 167  |       unsigned WL     :2; /* Word Length              */
                            11786 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            11787 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            11788 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            11789 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            11790 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            11791 ; 173  |        int LWORD       :1; /* Last Word                */
                            11792 ; 174  |        int SUBA        :1; /* Sub Address              */
                            11793 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            11794 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            11795 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            11796 ; 178  |    } B;
                            11797 ; 179  |    int I;
                            11798 ; 180  |    unsigned U;
                            11799 ; 181  |} i2ccsr_type;
                            11800 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                            11801 ; 183  |
                            11802 ; 184  |#endif
                            11803 
                            11805 
                            11806 ; 24   |#include "regsi2s.h"
                            11807 
                            11809 
                            11810 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11811 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11812 ; 3    |// Filename: regsi2s.inc
                            11813 ; 4    |// Description: Register definitions for I2S interface
                            11814 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11815 ; 6    |// The following naming conventions are followed in this file.
                            11816 ; 7    |// All registers are named using the format...
                            11817 ; 8    |//     HW_<module>_<regname>
                            11818 ; 9    |// where <module> is the module name which can be any of the following...
                            11819 ; 10   |//     USB20
                            11820 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11821 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11822 ; 13   |// that module)
                            11823 ; 14   |// <regname> is the specific register within that module
                            11824 ; 15   |// We also define the following...
                            11825 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11826 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11827 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11828 ; 19   |// which does something else, and
                            11829 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11830 ; 21   |// which does something else.
                            11831 ; 22   |// Other rules
                            11832 ; 23   |//     All caps
                            11833 ; 24   |//     Numeric identifiers start at 0
                            11834 ; 25   |#if !(defined(regsi2sinc))
                            11835 ; 26   |#define regsi2sinc 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11836 ; 27   |
                            11837 ; 28   |#include "types.h"
                            11838 
                            11840 
                            11841 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11842 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11843 ; 3    |//
                            11844 ; 4    |// Filename: types.h
                            11845 ; 5    |// Description: Standard data types
                            11846 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11847 ; 7    |
                            11848 ; 8    |#ifndef _TYPES_H
                            11849 ; 9    |#define _TYPES_H
                            11850 ; 10   |
                            11851 ; 11   |// TODO:  move this outta here!
                            11852 ; 12   |#if !defined(NOERROR)
                            11853 ; 13   |#define NOERROR 0
                            11854 ; 14   |#define SUCCESS 0
                            11855 ; 15   |#endif 
                            11856 ; 16   |#if !defined(SUCCESS)
                            11857 ; 17   |#define SUCCESS  0
                            11858 ; 18   |#endif
                            11859 ; 19   |#if !defined(ERROR)
                            11860 ; 20   |#define ERROR   -1
                            11861 ; 21   |#endif
                            11862 ; 22   |#if !defined(FALSE)
                            11863 ; 23   |#define FALSE 0
                            11864 ; 24   |#endif
                            11865 ; 25   |#if !defined(TRUE)
                            11866 ; 26   |#define TRUE  1
                            11867 ; 27   |#endif
                            11868 ; 28   |
                            11869 ; 29   |#if !defined(NULL)
                            11870 ; 30   |#define NULL 0
                            11871 ; 31   |#endif
                            11872 ; 32   |
                            11873 ; 33   |#define MAX_INT     0x7FFFFF
                            11874 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11875 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11876 ; 36   |#define MAX_ULONG   (-1) 
                            11877 ; 37   |
                            11878 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11879 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11880 ; 40   |
                            11881 ; 41   |
                            11882 ; 42   |#define BYTE    unsigned char       // btVarName
                            11883 ; 43   |#define CHAR    signed char         // cVarName
                            11884 ; 44   |#define USHORT  unsigned short      // usVarName
                            11885 ; 45   |#define SHORT   unsigned short      // sVarName
                            11886 ; 46   |#define WORD    unsigned int        // wVarName
                            11887 ; 47   |#define INT     signed int          // iVarName
                            11888 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11889 ; 49   |#define LONG    signed long         // lVarName
                            11890 ; 50   |#define BOOL    unsigned int        // bVarName
                            11891 ; 51   |#define FRACT   _fract              // frVarName
                            11892 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11893 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11894 ; 54   |#define FLOAT   float               // fVarName
                            11895 ; 55   |#define DBL     double              // dVarName
                            11896 ; 56   |#define ENUM    enum                // eVarName
                            11897 ; 57   |#define CMX     _complex            // cmxVarName
                            11898 ; 58   |typedef WORD UCS3;                   // 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11899 ; 59   |
                            11900 ; 60   |#define UINT16  unsigned short
                            11901 ; 61   |#define UINT8   unsigned char   
                            11902 ; 62   |#define UINT32  unsigned long
                            11903 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11904 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11905 ; 65   |#define WCHAR   UINT16
                            11906 ; 66   |
                            11907 ; 67   |//UINT128 is 16 bytes or 6 words
                            11908 ; 68   |typedef struct UINT128_3500 {   
                            11909 ; 69   |    int val[6];     
                            11910 ; 70   |} UINT128_3500;
                            11911 ; 71   |
                            11912 ; 72   |#define UINT128   UINT128_3500
                            11913 ; 73   |
                            11914 ; 74   |// Little endian word packed byte strings:   
                            11915 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11916 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11917 ; 77   |// Little endian word packed byte strings:   
                            11918 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11919 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11920 ; 80   |
                            11921 ; 81   |// Declare Memory Spaces To Use When Coding
                            11922 ; 82   |// A. Sector Buffers
                            11923 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11924 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11925 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11926 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11927 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11928 ; 88   |// B. Media DDI Memory
                            11929 ; 89   |#define MEDIA_DDI_MEM _Y
                            11930 ; 90   |
                            11931 ; 91   |
                            11932 ; 92   |
                            11933 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11934 ; 94   |// Examples of circular pointers:
                            11935 ; 95   |//    INT CIRC cpiVarName
                            11936 ; 96   |//    DWORD CIRC cpdwVarName
                            11937 ; 97   |
                            11938 ; 98   |#define RETCODE INT                 // rcVarName
                            11939 ; 99   |
                            11940 ; 100  |// generic bitfield structure
                            11941 ; 101  |struct Bitfield {
                            11942 ; 102  |    unsigned int B0  :1;
                            11943 ; 103  |    unsigned int B1  :1;
                            11944 ; 104  |    unsigned int B2  :1;
                            11945 ; 105  |    unsigned int B3  :1;
                            11946 ; 106  |    unsigned int B4  :1;
                            11947 ; 107  |    unsigned int B5  :1;
                            11948 ; 108  |    unsigned int B6  :1;
                            11949 ; 109  |    unsigned int B7  :1;
                            11950 ; 110  |    unsigned int B8  :1;
                            11951 ; 111  |    unsigned int B9  :1;
                            11952 ; 112  |    unsigned int B10 :1;
                            11953 ; 113  |    unsigned int B11 :1;
                            11954 ; 114  |    unsigned int B12 :1;
                            11955 ; 115  |    unsigned int B13 :1;
                            11956 ; 116  |    unsigned int B14 :1;
                            11957 ; 117  |    unsigned int B15 :1;
                            11958 ; 118  |    unsigned int B16 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11959 ; 119  |    unsigned int B17 :1;
                            11960 ; 120  |    unsigned int B18 :1;
                            11961 ; 121  |    unsigned int B19 :1;
                            11962 ; 122  |    unsigned int B20 :1;
                            11963 ; 123  |    unsigned int B21 :1;
                            11964 ; 124  |    unsigned int B22 :1;
                            11965 ; 125  |    unsigned int B23 :1;
                            11966 ; 126  |};
                            11967 ; 127  |
                            11968 ; 128  |union BitInt {
                            11969 ; 129  |        struct Bitfield B;
                            11970 ; 130  |        int        I;
                            11971 ; 131  |};
                            11972 ; 132  |
                            11973 ; 133  |#define MAX_MSG_LENGTH 10
                            11974 ; 134  |struct CMessage
                            11975 ; 135  |{
                            11976 ; 136  |        unsigned int m_uLength;
                            11977 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11978 ; 138  |};
                            11979 ; 139  |
                            11980 ; 140  |typedef struct {
                            11981 ; 141  |    WORD m_wLength;
                            11982 ; 142  |    WORD m_wMessage;
                            11983 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11984 ; 144  |} Message;
                            11985 ; 145  |
                            11986 ; 146  |struct MessageQueueDescriptor
                            11987 ; 147  |{
                            11988 ; 148  |        int *m_pBase;
                            11989 ; 149  |        int m_iModulo;
                            11990 ; 150  |        int m_iSize;
                            11991 ; 151  |        int *m_pHead;
                            11992 ; 152  |        int *m_pTail;
                            11993 ; 153  |};
                            11994 ; 154  |
                            11995 ; 155  |struct ModuleEntry
                            11996 ; 156  |{
                            11997 ; 157  |    int m_iSignaledEventMask;
                            11998 ; 158  |    int m_iWaitEventMask;
                            11999 ; 159  |    int m_iResourceOfCode;
                            12000 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12001 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12002 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12003 ; 163  |    int m_uTimeOutHigh;
                            12004 ; 164  |    int m_uTimeOutLow;
                            12005 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12006 ; 166  |};
                            12007 ; 167  |
                            12008 ; 168  |union WaitMask{
                            12009 ; 169  |    struct B{
                            12010 ; 170  |        unsigned int m_bNone     :1;
                            12011 ; 171  |        unsigned int m_bMessage  :1;
                            12012 ; 172  |        unsigned int m_bTimer    :1;
                            12013 ; 173  |        unsigned int m_bButton   :1;
                            12014 ; 174  |    } B;
                            12015 ; 175  |    int I;
                            12016 ; 176  |} ;
                            12017 ; 177  |
                            12018 ; 178  |
                            12019 ; 179  |struct Button {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12020 ; 180  |        WORD wButtonEvent;
                            12021 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12022 ; 182  |};
                            12023 ; 183  |
                            12024 ; 184  |struct Message {
                            12025 ; 185  |        WORD wMsgLength;
                            12026 ; 186  |        WORD wMsgCommand;
                            12027 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12028 ; 188  |};
                            12029 ; 189  |
                            12030 ; 190  |union EventTypes {
                            12031 ; 191  |        struct CMessage msg;
                            12032 ; 192  |        struct Button Button ;
                            12033 ; 193  |        struct Message Message;
                            12034 ; 194  |};
                            12035 ; 195  |
                            12036 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12037 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12038 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12039 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12040 ; 200  |
                            12041 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12042 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12043 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12044 ; 204  |
                            12045 ; 205  |#if DEBUG
                            12046 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12047 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12048 ; 208  |#else 
                            12049 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12050 ; 210  |#define DebugBuildAssert(x)    
                            12051 ; 211  |#endif
                            12052 ; 212  |
                            12053 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12054 ; 214  |//  #pragma asm
                            12055 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12056 ; 216  |//  #pragma endasm
                            12057 ; 217  |
                            12058 ; 218  |
                            12059 ; 219  |#ifdef COLOR_262K
                            12060 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12061 ; 221  |#elif defined(COLOR_65K)
                            12062 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12063 ; 223  |#else
                            12064 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12065 ; 225  |#endif
                            12066 ; 226  |    
                            12067 ; 227  |#endif // #ifndef _TYPES_H
                            12068 
                            12070 
                            12071 ; 29   |
                            12072 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            12073 ; 31   |////  I2S Registers (SAI)
                            12074 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            12075 ; 33   |
                            12076 ; 34   |
                            12077 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            12078 ; 36   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12079 ; 37   |
                            12080 ; 38   |
                            12081 ; 39   |
                            12082 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            12083 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            12084 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            12085 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            12086 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            12087 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            12088 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            12089 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            12090 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            12091 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            12092 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            12093 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            12094 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            12095 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            12096 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            12097 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            12098 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            12099 ; 57   |
                            12100 ; 58   |
                            12101 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            12102 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            12103 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            12104 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            12105 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            12106 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            12107 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            12108 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            12109 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            12110 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            12111 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            12112 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            12113 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            12114 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            12115 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            12116 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            12117 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            12118 ; 76   |
                            12119 ; 77   |
                            12120 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            12121 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            12122 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            12123 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            12124 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                            12125 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            12126 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            12127 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            12128 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            12129 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            12130 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            12131 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            12132 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                            12133 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            12134 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            12135 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                            12136 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12137 ; 95   |
                            12138 ; 96   |
                            12139 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            12140 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            12141 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            12142 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            12143 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            12144 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            12145 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            12146 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            12147 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            12148 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            12149 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            12150 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            12151 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            12152 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            12153 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            12154 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            12155 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            12156 ; 114  |
                            12157 ; 115  |typedef union
                            12158 ; 116  |{
                            12159 ; 117  |    struct {
                            12160 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            12161 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            12162 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            12163 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            12164 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            12165 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            12166 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            12167 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            12168 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            12169 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            12170 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                            12171 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            12172 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            12173 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            12174 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            12175 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            12176 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            12177 ; 135  |    } B;
                            12178 ; 136  |    int I;
                            12179 ; 137  |    unsigned U;
                            12180 ; 138  |} saircsr_type;
                            12181 ; 139  |
                            12182 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                            12183 ; 141  |
                            12184 ; 142  |typedef union
                            12185 ; 143  |{
                            12186 ; 144  |    struct {
                            12187 ; 145  |        unsigned SAI :24;
                            12188 ; 146  |    } B;
                            12189 ; 147  |    int I;
                            12190 ; 148  |    unsigned U;
                            12191 ; 149  |} saixr_type;
                            12192 ; 150  |
                            12193 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                            12194 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12195 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                            12196 ; 154  |
                            12197 ; 155  |
                            12198 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            12199 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            12200 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            12201 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            12202 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            12203 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            12204 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            12205 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            12206 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            12207 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            12208 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            12209 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            12210 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            12211 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            12212 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            12213 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            12214 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            12215 ; 173  |
                            12216 ; 174  |
                            12217 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            12218 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            12219 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            12220 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            12221 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            12222 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            12223 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            12224 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            12225 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            12226 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            12227 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            12228 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            12229 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            12230 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            12231 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            12232 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            12233 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            12234 ; 192  |
                            12235 ; 193  |
                            12236 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            12237 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            12238 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            12239 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            12240 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                            12241 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            12242 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            12243 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            12244 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            12245 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            12246 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            12247 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            12248 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                            12249 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            12250 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            12251 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12252 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                            12253 ; 211  |
                            12254 ; 212  |
                            12255 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            12256 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            12257 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            12258 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            12259 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            12260 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            12261 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            12262 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            12263 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            12264 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            12265 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            12266 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            12267 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            12268 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            12269 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            12270 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            12271 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            12272 ; 230  |
                            12273 ; 231  |
                            12274 ; 232  |typedef union
                            12275 ; 233  |{
                            12276 ; 234  |    struct {
                            12277 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            12278 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            12279 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            12280 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            12281 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            12282 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            12283 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                            12284 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            12285 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            12286 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            12287 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                            12288 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            12289 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            12290 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            12291 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            12292 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            12293 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            12294 ; 252  |    } B;
                            12295 ; 253  |    int I;
                            12296 ; 254  |    unsigned U;
                            12297 ; 255  |} saitcsr_type;
                            12298 ; 256  |
                            12299 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                            12300 ; 258  |
                            12301 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                            12302 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                            12303 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                            12304 ; 262  |
                            12305 ; 263  |#endif
                            12306 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12308 
                            12309 ; 25   |#include "regsicoll.h"
                            12310 
                            12312 
                            12313 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            12314 ; 2    |#define __REGS_ICOLL_INC 1
                            12315 ; 3    |
                            12316 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            12317 ; 5    |//  Interrupt Collector Registers
                            12318 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            12319 ; 7    |
                            12320 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            12321 ; 9    |
                            12322 ; 10   |
                            12323 ; 11   |
                            12324 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            12325 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            12326 ; 14   |
                            12327 ; 15   |typedef union
                            12328 ; 16   |{
                            12329 ; 17   |    struct {
                            12330 ; 18   |        int SEN0        :1;
                            12331 ; 19   |        int SEN1        :1;
                            12332 ; 20   |        int SEN2        :1;
                            12333 ; 21   |        int SEN3        :1;
                            12334 ; 22   |        int SEN4        :1;
                            12335 ; 23   |        int SEN5        :1;
                            12336 ; 24   |        int SEN6        :1;
                            12337 ; 25   |        int SEN7        :1;
                            12338 ; 26   |        int SEN8        :1;
                            12339 ; 27   |        int SEN9        :1;
                            12340 ; 28   |        int SEN10       :1;
                            12341 ; 29   |        int SEN11       :1;
                            12342 ; 30   |        int SEN12       :1;
                            12343 ; 31   |        int SEN13       :1;
                            12344 ; 32   |        int SEN14       :1;
                            12345 ; 33   |        int SEN15       :1;
                            12346 ; 34   |        int SEN16       :1;
                            12347 ; 35   |        int SEN17       :1;
                            12348 ; 36   |        int SEN18       :1;
                            12349 ; 37   |        int SEN19       :1;
                            12350 ; 38   |        int SEN20       :1;
                            12351 ; 39   |        int SEN21       :1;
                            12352 ; 40   |        int SEN22       :1;
                            12353 ; 41   |        int SEN23       :1;
                            12354 ; 42   |    } B;
                            12355 ; 43   |    int I;
                            12356 ; 44   |} iclenable0_type;
                            12357 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                            12358 ; 46   |
                            12359 ; 47   |
                            12360 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            12361 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            12362 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            12363 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            12364 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            12365 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            12366 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            12367 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            12368 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            12369 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12370 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            12371 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            12372 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            12373 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            12374 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            12375 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            12376 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            12377 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            12378 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            12379 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            12380 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            12381 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            12382 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            12383 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            12384 ; 72   |
                            12385 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            12386 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            12387 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            12388 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            12389 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            12390 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            12391 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            12392 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            12393 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            12394 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            12395 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            12396 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            12397 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            12398 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            12399 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            12400 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            12401 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            12402 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            12403 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            12404 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            12405 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            12406 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            12407 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            12408 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            12409 ; 97   |
                            12410 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            12411 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            12412 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            12413 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            12414 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            12415 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            12416 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            12417 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            12418 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            12419 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            12420 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            12421 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            12422 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            12423 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            12424 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            12425 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            12426 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            12427 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            12428 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            12429 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            12430 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            12431 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12432 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            12433 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            12434 ; 122  |
                            12435 ; 123  |
                            12436 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            12437 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            12438 ; 126  |typedef union
                            12439 ; 127  |{
                            12440 ; 128  |    struct {
                            12441 ; 129  |        
                            12442 ; 130  |        int SEN24       :1;
                            12443 ; 131  |        int SEN25       :1;
                            12444 ; 132  |        int SEN26       :1;
                            12445 ; 133  |        int SEN27       :1;
                            12446 ; 134  |        int SEN28       :1;
                            12447 ; 135  |        int SEN29       :1;
                            12448 ; 136  |        int SEN30       :1;
                            12449 ; 137  |        int SEN31       :1;
                            12450 ; 138  |        int SEN32       :1;
                            12451 ; 139  |        int SEN33       :1;
                            12452 ; 140  |    } B;
                            12453 ; 141  |    int I;
                            12454 ; 142  |} iclenable1_type;
                            12455 ; 143  |
                            12456 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                            12457 ; 145  |
                            12458 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            12459 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            12460 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            12461 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            12462 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            12463 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            12464 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            12465 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            12466 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            12467 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            12468 ; 156  |
                            12469 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            12470 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            12471 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            12472 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            12473 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            12474 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            12475 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            12476 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            12477 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            12478 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            12479 ; 167  |
                            12480 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            12481 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            12482 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            12483 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            12484 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            12485 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            12486 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            12487 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            12488 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            12489 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            12490 ; 178  |
                            12491 ; 179  |
                            12492 ; 180  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12493 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            12494 ; 182  |typedef union
                            12495 ; 183  |{
                            12496 ; 184  |    struct {
                            12497 ; 185  |        int SST0        :1;
                            12498 ; 186  |        int SST1        :1;
                            12499 ; 187  |        int SST2        :1;
                            12500 ; 188  |        int SST3        :1;
                            12501 ; 189  |        int SST4        :1;
                            12502 ; 190  |        int SST5        :1;
                            12503 ; 191  |        int SST6        :1;
                            12504 ; 192  |        int SST7        :1;
                            12505 ; 193  |        int SST8        :1;
                            12506 ; 194  |        int SST9        :1;
                            12507 ; 195  |        int SST10       :1;
                            12508 ; 196  |        int SST11       :1;
                            12509 ; 197  |        int SST12       :1;
                            12510 ; 198  |        int SST13       :1;
                            12511 ; 199  |        int SST14       :1;
                            12512 ; 200  |        int SST15       :1;
                            12513 ; 201  |        int SST16       :1;
                            12514 ; 202  |        int SST17       :1;
                            12515 ; 203  |        int SST18       :1;
                            12516 ; 204  |        int SST19       :1;
                            12517 ; 205  |        int SST20       :1;
                            12518 ; 206  |        int SST21       :1;
                            12519 ; 207  |        int SST22       :1;
                            12520 ; 208  |        int SST23       :1;
                            12521 ; 209  |    } B;
                            12522 ; 210  |    int I;
                            12523 ; 211  |} iclstatus0_type;
                            12524 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                            12525 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            12526 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            12527 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            12528 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            12529 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            12530 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            12531 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            12532 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            12533 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            12534 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            12535 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            12536 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            12537 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            12538 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            12539 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            12540 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            12541 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            12542 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            12543 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            12544 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            12545 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            12546 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            12547 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            12548 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            12549 ; 237  |
                            12550 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            12551 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            12552 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            12553 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12554 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            12555 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            12556 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            12557 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            12558 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            12559 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            12560 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            12561 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            12562 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            12563 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            12564 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            12565 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            12566 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            12567 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            12568 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            12569 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            12570 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            12571 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            12572 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            12573 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            12574 ; 262  |
                            12575 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            12576 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            12577 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            12578 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            12579 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            12580 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            12581 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            12582 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            12583 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            12584 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            12585 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            12586 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            12587 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            12588 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            12589 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            12590 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            12591 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            12592 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            12593 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            12594 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            12595 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            12596 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            12597 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            12598 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            12599 ; 287  |
                            12600 ; 288  |
                            12601 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            12602 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            12603 ; 291  |typedef union
                            12604 ; 292  |{
                            12605 ; 293  |    struct {
                            12606 ; 294  |        int SST24       :1;
                            12607 ; 295  |        int SST25       :1;
                            12608 ; 296  |        int SST26       :1;
                            12609 ; 297  |        int SST27       :1;
                            12610 ; 298  |        int SST28       :1;
                            12611 ; 299  |        int SST29       :1;
                            12612 ; 300  |        int SST30       :1;
                            12613 ; 301  |        int SST31       :1;
                            12614 ; 302  |        int SST32       :1;
                            12615 ; 303  |        int SST33       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12616 ; 304  |    } B;
                            12617 ; 305  |    int I;
                            12618 ; 306  |} iclstatus1_type;
                            12619 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                            12620 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            12621 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            12622 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            12623 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            12624 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            12625 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            12626 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            12627 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            12628 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            12629 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            12630 ; 318  |
                            12631 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            12632 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            12633 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            12634 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            12635 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            12636 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            12637 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            12638 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            12639 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            12640 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            12641 ; 329  |
                            12642 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            12643 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            12644 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            12645 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            12646 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            12647 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            12648 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            12649 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            12650 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            12651 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            12652 ; 340  |
                            12653 ; 341  |
                            12654 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            12655 ; 343  |//  Interrupt Collector Priority Defs
                            12656 ; 344  |typedef union
                            12657 ; 345  |{
                            12658 ; 346  |    struct {
                            12659 ; 347  |        unsigned S0P    :3;
                            12660 ; 348  |        unsigned S1P    :3;
                            12661 ; 349  |        unsigned S2P    :3;
                            12662 ; 350  |        unsigned S3P    :3;
                            12663 ; 351  |        unsigned S4P    :3;
                            12664 ; 352  |        unsigned S5P    :3;
                            12665 ; 353  |        unsigned S6P    :3;
                            12666 ; 354  |        unsigned S7P    :3;
                            12667 ; 355  |    } B;
                            12668 ; 356  |    int I;
                            12669 ; 357  |
                            12670 ; 358  |} iclprior0_type;
                            12671 ; 359  |
                            12672 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                            12673 ; 361  |
                            12674 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            12675 ; 363  |#define HW_ICLPRIORR_SP_1 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12676 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            12677 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            12678 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            12679 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            12680 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            12681 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            12682 ; 370  |
                            12683 ; 371  |
                            12684 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            12685 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            12686 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            12687 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            12688 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            12689 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            12690 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            12691 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            12692 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            12693 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            12694 ; 382  |
                            12695 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            12696 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            12697 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            12698 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            12699 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            12700 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            12701 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            12702 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            12703 ; 391  |
                            12704 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            12705 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            12706 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            12707 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            12708 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            12709 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            12710 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            12711 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            12712 ; 400  |
                            12713 ; 401  |
                            12714 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            12715 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            12716 ; 404  |typedef union
                            12717 ; 405  |{
                            12718 ; 406  |    struct {
                            12719 ; 407  |        unsigned S8P    :3;
                            12720 ; 408  |        unsigned S9P    :3;
                            12721 ; 409  |        unsigned S10P   :3;
                            12722 ; 410  |        unsigned S11P   :3;
                            12723 ; 411  |        unsigned S12P   :3;
                            12724 ; 412  |        unsigned S13P   :3;
                            12725 ; 413  |        unsigned S14P   :3;
                            12726 ; 414  |        unsigned S15P   :3;
                            12727 ; 415  |    } B;
                            12728 ; 416  |    int I;
                            12729 ; 417  |} iclprior1_type;
                            12730 ; 418  |
                            12731 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                            12732 ; 420  |
                            12733 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            12734 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            12735 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            12736 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12737 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            12738 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            12739 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            12740 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            12741 ; 429  |
                            12742 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            12743 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            12744 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            12745 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            12746 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            12747 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            12748 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            12749 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            12750 ; 438  |
                            12751 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            12752 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            12753 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            12754 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            12755 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            12756 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            12757 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            12758 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            12759 ; 447  |
                            12760 ; 448  |
                            12761 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            12762 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            12763 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            12764 ; 452  |{
                            12765 ; 453  |    struct {
                            12766 ; 454  |        unsigned S16P   :3;
                            12767 ; 455  |        unsigned S17P   :3;
                            12768 ; 456  |        unsigned S18P   :3;
                            12769 ; 457  |        unsigned S19P   :3;
                            12770 ; 458  |        unsigned S20P   :3;
                            12771 ; 459  |        unsigned S21P   :3;
                            12772 ; 460  |        unsigned S22P   :3;
                            12773 ; 461  |        unsigned S23P   :3;
                            12774 ; 462  |    } B;
                            12775 ; 463  |    int I;
                            12776 ; 464  |} iclprior2_type;
                            12777 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                            12778 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            12779 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            12780 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            12781 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            12782 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            12783 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            12784 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            12785 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            12786 ; 474  |
                            12787 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            12788 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            12789 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            12790 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            12791 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            12792 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            12793 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            12794 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            12795 ; 483  |
                            12796 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            12797 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12798 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            12799 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            12800 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            12801 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            12802 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            12803 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            12804 ; 492  |
                            12805 ; 493  |
                            12806 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            12807 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            12808 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12809 ; 497  |{
                            12810 ; 498  |    struct {
                            12811 ; 499  |        unsigned S24P   :3;
                            12812 ; 500  |        unsigned S25P   :3;
                            12813 ; 501  |        unsigned S26P   :3;
                            12814 ; 502  |        unsigned S27P   :3;
                            12815 ; 503  |        unsigned S28P   :3;
                            12816 ; 504  |        unsigned S29P   :3;
                            12817 ; 505  |        unsigned S30P   :3;
                            12818 ; 506  |        unsigned S31P   :3;
                            12819 ; 507  |    } B;
                            12820 ; 508  |    int I;
                            12821 ; 509  |} iclprior3_type;
                            12822 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                            12823 ; 511  |
                            12824 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            12825 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            12826 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            12827 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            12828 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            12829 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            12830 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            12831 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            12832 ; 520  |
                            12833 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            12834 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            12835 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            12836 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            12837 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            12838 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            12839 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            12840 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            12841 ; 529  |
                            12842 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            12843 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            12844 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            12845 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            12846 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            12847 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            12848 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            12849 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            12850 ; 538  |
                            12851 ; 539  |
                            12852 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            12853 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            12854 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12855 ; 543  |{
                            12856 ; 544  |    struct {
                            12857 ; 545  |        unsigned S32P   :3;
                            12858 ; 546  |        unsigned S33P   :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12859 ; 547  |    } B;
                            12860 ; 548  |    int I;
                            12861 ; 549  |} iclprior4_type;
                            12862 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                            12863 ; 551  |
                            12864 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            12865 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            12866 ; 554  |
                            12867 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            12868 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            12869 ; 557  |
                            12870 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            12871 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            12872 ; 560  |
                            12873 ; 561  |
                            12874 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            12875 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            12876 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            12877 ; 565  |{
                            12878 ; 566  |    struct {
                            12879 ; 567  |        unsigned S0S    :2;
                            12880 ; 568  |        unsigned S1S    :2;
                            12881 ; 569  |        unsigned S2S    :2;
                            12882 ; 570  |        unsigned S3S    :2;
                            12883 ; 571  |        unsigned S4S    :2;
                            12884 ; 572  |        unsigned S5S    :2;
                            12885 ; 573  |        unsigned S6S    :2;
                            12886 ; 574  |        unsigned S7S    :2;
                            12887 ; 575  |        unsigned S8S    :2;
                            12888 ; 576  |        unsigned S9S    :2;
                            12889 ; 577  |        unsigned S10S   :2;
                            12890 ; 578  |        unsigned S11S   :2;
                            12891 ; 579  |    } B;
                            12892 ; 580  |    int I;
                            12893 ; 581  |} iclsteer0_type;
                            12894 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                            12895 ; 583  |
                            12896 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            12897 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            12898 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            12899 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            12900 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            12901 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            12902 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            12903 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            12904 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            12905 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            12906 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            12907 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            12908 ; 596  |
                            12909 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            12910 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            12911 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            12912 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            12913 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            12914 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            12915 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            12916 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            12917 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            12918 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12919 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            12920 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            12921 ; 609  |
                            12922 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            12923 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            12924 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            12925 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            12926 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            12927 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            12928 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            12929 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            12930 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            12931 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            12932 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            12933 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            12934 ; 622  |
                            12935 ; 623  |
                            12936 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            12937 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            12938 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            12939 ; 627  |{
                            12940 ; 628  |    struct {
                            12941 ; 629  |        unsigned S12S   :2;
                            12942 ; 630  |        unsigned S13S   :2;
                            12943 ; 631  |        unsigned S14S   :2;
                            12944 ; 632  |        unsigned S15S   :2;
                            12945 ; 633  |        unsigned S16S   :2;
                            12946 ; 634  |        unsigned S17S   :2;
                            12947 ; 635  |        unsigned S18S   :2;
                            12948 ; 636  |        unsigned S19S   :2;
                            12949 ; 637  |        unsigned S20S   :2;
                            12950 ; 638  |        unsigned S21S   :2;
                            12951 ; 639  |        unsigned S22S   :2;
                            12952 ; 640  |        unsigned S23S   :2;
                            12953 ; 641  |    } B;
                            12954 ; 642  |    int I;
                            12955 ; 643  |} iclsteer1_type;
                            12956 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                            12957 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            12958 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            12959 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            12960 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            12961 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            12962 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            12963 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            12964 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            12965 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            12966 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            12967 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            12968 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            12969 ; 657  |
                            12970 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            12971 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            12972 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            12973 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            12974 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            12975 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            12976 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            12977 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            12978 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            12979 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12980 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            12981 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            12982 ; 670  |
                            12983 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            12984 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            12985 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            12986 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            12987 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            12988 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            12989 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            12990 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            12991 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            12992 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            12993 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            12994 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            12995 ; 683  |
                            12996 ; 684  |
                            12997 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            12998 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            12999 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            13000 ; 688  |{
                            13001 ; 689  |    struct {
                            13002 ; 690  |        unsigned S24S   :2;
                            13003 ; 691  |        unsigned S25S   :2;
                            13004 ; 692  |        unsigned S26S   :2;
                            13005 ; 693  |        unsigned S27S   :2;
                            13006 ; 694  |        unsigned S28S   :2;
                            13007 ; 695  |        unsigned S29S   :2;
                            13008 ; 696  |        unsigned S30S   :2;
                            13009 ; 697  |        unsigned S31S   :2;
                            13010 ; 698  |        unsigned S32S   :2;
                            13011 ; 699  |        unsigned S33S   :2;
                            13012 ; 700  |    } B;
                            13013 ; 701  |    int I;
                            13014 ; 702  |} iclsteer2_type;
                            13015 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                            13016 ; 704  |
                            13017 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            13018 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            13019 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            13020 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            13021 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            13022 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            13023 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            13024 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            13025 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            13026 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            13027 ; 715  |
                            13028 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            13029 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            13030 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            13031 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            13032 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            13033 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            13034 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            13035 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            13036 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            13037 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            13038 ; 726  |
                            13039 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            13040 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13041 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            13042 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            13043 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            13044 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            13045 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            13046 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            13047 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            13048 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            13049 ; 737  |
                            13050 ; 738  |
                            13051 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            13052 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            13053 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            13054 ; 742  |{
                            13055 ; 743  |    struct {
                            13056 ; 744  |        int S0FV        :1;
                            13057 ; 745  |        int S1FV        :1;
                            13058 ; 746  |        int S2FV        :1;
                            13059 ; 747  |        int S3FV        :1;
                            13060 ; 748  |        int S4FV        :1;
                            13061 ; 749  |        int S5FV        :1;
                            13062 ; 750  |        int S6FV        :1;
                            13063 ; 751  |        int S7FV        :1;
                            13064 ; 752  |        int S8FV        :1;
                            13065 ; 753  |        int S9FV        :1;
                            13066 ; 754  |        int S10FV       :1;
                            13067 ; 755  |        int S11FV       :1;
                            13068 ; 756  |        int S12FV       :1;
                            13069 ; 757  |        int S13FV       :1;
                            13070 ; 758  |        int S14FV       :1;
                            13071 ; 759  |        int S15FV       :1;
                            13072 ; 760  |        int S16FV       :1;
                            13073 ; 761  |        int S17FV       :1;
                            13074 ; 762  |        int S18FV       :1;
                            13075 ; 763  |        int S19FV       :1;
                            13076 ; 764  |        int S20FV       :1;
                            13077 ; 765  |        int S21FV       :1;
                            13078 ; 766  |        int S22FV       :1;
                            13079 ; 767  |        int S23FV       :1;
                            13080 ; 768  |    } B;
                            13081 ; 769  |    int I;
                            13082 ; 770  |} iclforce0_type;
                            13083 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                            13084 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            13085 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            13086 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            13087 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            13088 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            13089 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            13090 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            13091 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            13092 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            13093 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            13094 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            13095 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            13096 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            13097 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            13098 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            13099 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            13100 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            13101 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13102 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            13103 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            13104 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            13105 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            13106 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            13107 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            13108 ; 796  |
                            13109 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            13110 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            13111 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            13112 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            13113 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            13114 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            13115 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            13116 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            13117 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            13118 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            13119 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            13120 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            13121 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            13122 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            13123 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            13124 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            13125 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            13126 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            13127 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            13128 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            13129 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            13130 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            13131 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            13132 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            13133 ; 821  |
                            13134 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            13135 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            13136 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            13137 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            13138 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            13139 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            13140 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            13141 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            13142 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            13143 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            13144 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            13145 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            13146 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            13147 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            13148 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            13149 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            13150 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            13151 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            13152 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            13153 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            13154 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            13155 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            13156 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            13157 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            13158 ; 846  |
                            13159 ; 847  |
                            13160 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            13161 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            13162 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            13163 ; 851  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13164 ; 852  |    struct {
                            13165 ; 853  |        int S24FV       :1;
                            13166 ; 854  |        int S25FV       :1;
                            13167 ; 855  |        int S26FV       :1;
                            13168 ; 856  |        int S27FV       :1;
                            13169 ; 857  |        int S28FV       :1;
                            13170 ; 858  |        int S29FV       :1;
                            13171 ; 859  |        int S30FV       :1;
                            13172 ; 860  |        int S31FV       :1;
                            13173 ; 861  |        int S32FV       :1;
                            13174 ; 862  |        int S33FV       :1;
                            13175 ; 863  |    } B;
                            13176 ; 864  |    int I;
                            13177 ; 865  |} iclforce1_type;
                            13178 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                            13179 ; 867  |
                            13180 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            13181 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            13182 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            13183 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            13184 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            13185 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            13186 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            13187 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            13188 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            13189 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            13190 ; 878  |
                            13191 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            13192 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            13193 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            13194 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            13195 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            13196 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            13197 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            13198 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            13199 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            13200 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            13201 ; 889  |
                            13202 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            13203 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            13204 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            13205 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            13206 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            13207 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            13208 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            13209 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            13210 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            13211 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            13212 ; 900  |
                            13213 ; 901  |
                            13214 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            13215 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            13216 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            13217 ; 905  |{
                            13218 ; 906  |    struct {
                            13219 ; 907  |        int S0FE        :1;
                            13220 ; 908  |        int S1FE        :1;
                            13221 ; 909  |        int S2FE        :1;
                            13222 ; 910  |        int S3FE        :1;
                            13223 ; 911  |        int S4FE        :1;
                            13224 ; 912  |        int S5FE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13225 ; 913  |        int S6FE        :1;
                            13226 ; 914  |        int S7FE        :1;
                            13227 ; 915  |        int S8FE        :1;
                            13228 ; 916  |        int S9FE        :1;
                            13229 ; 917  |        int S10FE       :1;
                            13230 ; 918  |        int S11FE       :1;
                            13231 ; 919  |        int S12FE       :1;
                            13232 ; 920  |        int S13FE       :1;
                            13233 ; 921  |        int S14FE       :1;
                            13234 ; 922  |        int S15FE       :1;
                            13235 ; 923  |        int S16FE       :1;
                            13236 ; 924  |        int S17FE       :1;
                            13237 ; 925  |        int S18FE       :1;
                            13238 ; 926  |        int S19FE       :1;
                            13239 ; 927  |        int S20FE       :1;
                            13240 ; 928  |        int S21FE       :1;
                            13241 ; 929  |        int S22FE       :1;
                            13242 ; 930  |        int S23FE       :1;
                            13243 ; 931  |    } B;
                            13244 ; 932  |    int I;
                            13245 ; 933  |} iclfenable0_type;
                            13246 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                            13247 ; 935  |
                            13248 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            13249 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            13250 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            13251 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            13252 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            13253 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            13254 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            13255 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            13256 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            13257 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            13258 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            13259 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            13260 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            13261 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            13262 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            13263 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            13264 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            13265 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            13266 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            13267 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            13268 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            13269 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            13270 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            13271 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            13272 ; 960  |
                            13273 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            13274 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            13275 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            13276 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            13277 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            13278 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            13279 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            13280 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            13281 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            13282 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            13283 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            13284 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            13285 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13286 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            13287 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            13288 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            13289 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            13290 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            13291 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            13292 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            13293 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            13294 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            13295 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            13296 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            13297 ; 985  |
                            13298 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            13299 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            13300 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            13301 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            13302 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            13303 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            13304 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            13305 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            13306 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            13307 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            13308 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            13309 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            13310 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            13311 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            13312 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            13313 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            13314 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            13315 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            13316 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            13317 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            13318 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            13319 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            13320 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            13321 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            13322 ; 1010 |
                            13323 ; 1011 |
                            13324 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            13325 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            13326 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            13327 ; 1015 |{
                            13328 ; 1016 |    struct {
                            13329 ; 1017 |        int S24FE       :1;
                            13330 ; 1018 |        int S25FE       :1;
                            13331 ; 1019 |        int S26FE       :1;
                            13332 ; 1020 |        int S27FE       :1;
                            13333 ; 1021 |        int S28FE       :1;
                            13334 ; 1022 |        int S29FE       :1;
                            13335 ; 1023 |        int S30FE       :1;
                            13336 ; 1024 |        int S31FE       :1;
                            13337 ; 1025 |        int S32FE       :1;
                            13338 ; 1026 |        int S33FE       :1;
                            13339 ; 1027 |    } B;
                            13340 ; 1028 |    int I;
                            13341 ; 1029 |} iclfenable1_type;
                            13342 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                            13343 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            13344 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            13345 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            13346 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13347 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            13348 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            13349 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            13350 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            13351 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            13352 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            13353 ; 1041 |
                            13354 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            13355 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            13356 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            13357 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            13358 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            13359 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            13360 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            13361 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            13362 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            13363 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            13364 ; 1052 |
                            13365 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            13366 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            13367 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            13368 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            13369 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            13370 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            13371 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            13372 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            13373 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            13374 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            13375 ; 1063 |
                            13376 ; 1064 |
                            13377 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            13378 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            13379 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            13380 ; 1068 |{
                            13381 ; 1069 |    struct {
                            13382 ; 1070 |        unsigned RQ     :7;
                            13383 ; 1071 |        unsigned IVA    :7;
                            13384 ; 1072 |        unsigned IVB    :7;
                            13385 ; 1073 |    } B;
                            13386 ; 1074 |    int I;
                            13387 ; 1075 |} iclobsvz0_type;
                            13388 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                            13389 ; 1077 |
                            13390 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            13391 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            13392 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            13393 ; 1081 |
                            13394 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            13395 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            13396 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            13397 ; 1085 |
                            13398 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            13399 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            13400 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            13401 ; 1089 |
                            13402 ; 1090 |
                            13403 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            13404 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            13405 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            13406 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            13407 ; 1095 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13408 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            13409 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            13410 ; 1098 |
                            13411 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            13412 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            13413 ; 1101 |
                            13414 ; 1102 |
                            13415 ; 1103 |
                            13416 ; 1104 |
                            13417 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            13418 ; 1106 |//  Interrupt Vectors
                            13419 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            13420 ; 1108 |// Reset Vector
                            13421 ; 1109 |#define HW_IVECRESET 0x0000           
                            13422 ; 1110 |// Stack Error
                            13423 ; 1111 |#define HW_IVECSTERR 0x0002           
                            13424 ; 1112 |// Trace
                            13425 ; 1113 |#define HW_IVECTRAC 0x0004           
                            13426 ; 1114 |// SWI
                            13427 ; 1115 |#define HW_IVECSWI 0x0006           
                            13428 ; 1116 |// ~IRQA
                            13429 ; 1117 |#define HW_IVECIRQA 0x0008           
                            13430 ; 1118 |// ~IRQB - BROWNOUT
                            13431 ; 1119 |#define HW_IVECIRQB 0x000A           
                            13432 ; 1120 |// Fatal Error
                            13433 ; 1121 |#define HW_IVECERROR 0x000C           
                            13434 ; 1122 |// SPI
                            13435 ; 1123 |#define HW_IVECSPI 0x000E           
                            13436 ; 1124 |// I2S TX Data Empty
                            13437 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            13438 ; 1126 |// I2S TX Underflow
                            13439 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            13440 ; 1128 |// I2S RX Data Full
                            13441 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            13442 ; 1130 |// I2S RX Overflow
                            13443 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            13444 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                            13445 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                            13446 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                            13447 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            13448 ; 1136 |// GPIO1
                            13449 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            13450 ; 1138 |// GPIO2
                            13451 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            13452 ; 1140 |// GPIO0
                            13453 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            13454 ; 1142 |// TIMER0
                            13455 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            13456 ; 1144 |// TIMER1
                            13457 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            13458 ; 1146 |// TIMER2
                            13459 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            13460 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                            13461 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                            13462 ; 1150 |// I2C RX Data Ready
                            13463 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            13464 ; 1152 |// I2C RX Overflow
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13465 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            13466 ; 1154 |// I2C TX Data Empty
                            13467 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            13468 ; 1156 |// I2C TX Underflow
                            13469 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            13470 ; 1158 |// Illegal Instruction
                            13471 ; 1159 |#define HW_IVECILI 0x0038           
                            13472 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                            13473 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            13474 ; 1162 |#define HW_IVECDACE 0x003C           
                            13475 ; 1163 |// DAC Underflow ISR
                            13476 ; 1164 |#define HW_IVECDACUF 0x003E           
                            13477 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                            13478 ; 1166 |// ADC Full ISR
                            13479 ; 1167 |#define HW_IVECADCF 0x0042           
                            13480 ; 1168 |// ADC Overflow ISR
                            13481 ; 1169 |#define HW_IVECADCOF 0x0044           
                            13482 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                            13483 ; 1171 |// TIMER3
                            13484 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            13485 ; 1173 |// GPIO3
                            13486 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            13487 ; 1175 |// SDRAM
                            13488 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            13489 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                            13490 ; 1178 |// 5 volt power connected
                            13491 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            13492 ; 1180 |// USB Controller
                            13493 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            13494 ; 1182 |// USB Wakeup 
                            13495 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            13496 ; 1184 |// 5 volt power disconnected
                            13497 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            13498 ; 1186 |// enhanced SPI
                            13499 ; 1187 |#define HW_IVECESPI 0x0058           
                            13500 ; 1188 |// filter coprocessor
                            13501 ; 1189 |#define HW_IVECFILCO 0x005A           
                            13502 ; 1190 |// low res ADC #1
                            13503 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            13504 ; 1192 |// real time clock alarm
                            13505 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            13506 ; 1194 |// low res ADC #2
                            13507 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            13508 ; 1196 |// flash hardware ECC
                            13509 ; 1197 |#define HW_IVECHWECC 0x0062           
                            13510 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                            13511 ; 1199 |// CDSYNC Interrupt
                            13512 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            13513 ; 1201 |// CDSYNC Exception
                            13514 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            13515 ; 1203 |// RS
                            13516 ; 1204 |#define HW_IVECRS 0x006A           
                            13517 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                            13518 ; 1206 |// Flash Done ISR
                            13519 ; 1207 |#define HW_IVECFD 0x006E           
                            13520 ; 1208 |// CompactFlash ISR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13521 ; 1209 |#define HW_IVECCF 0x0070           
                            13522 ; 1210 |// SmartMedia Timeout ISR
                            13523 ; 1211 |#define HW_IVECSMTO 0x0072           
                            13524 ; 1212 |// SmartMedia Invalid Programming
                            13525 ; 1213 |#define HW_IVECSMIP 0x0074           
                            13526 ; 1214 |// CompactFlash No Card ISR
                            13527 ; 1215 |#define HW_IVECCFNC 0x0076           
                            13528 ; 1216 |// CompactFlash Status Change ISR
                            13529 ; 1217 |#define HW_IVECCFSC 0x0078           
                            13530 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                            13531 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                            13532 ; 1220 |// CDI
                            13533 ; 1221 |#define HW_IVECCDI 0x007E           
                            13534 ; 1222 |
                            13535 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            13536 ; 1224 |//  Interrupt Vectors
                            13537 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            13538 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            13539 ; 1227 |#define VECTOR(address,isr) \ 
                            13540 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            13541 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            13542 ; 1230 |
                            13543 ; 1231 |
                            13544 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            13545 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            13546 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            13547 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            13548 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            13549 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            13550 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            13551 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            13552 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            13553 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            13554 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            13555 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            13556 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            13557 ; 1245 |
                            13558 ; 1246 |// Interrupt Disabled
                            13559 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            13560 ; 1248 |// Interrupt Priority Level 0
                            13561 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            13562 ; 1250 |// Interrupt Priority Level 1
                            13563 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            13564 ; 1252 |// Interrupt Priority Level 2
                            13565 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            13566 ; 1254 |
                            13567 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            13568 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            13569 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            13570 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            13571 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            13572 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            13573 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            13574 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            13575 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            13576 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            13577 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            13578 ; 1266 |
                            13579 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            13580 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13581 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            13582 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            13583 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            13584 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            13585 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            13586 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            13587 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            13588 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            13589 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            13590 ; 1278 |
                            13591 ; 1279 |// Interrupt Priority register
                            13592 ; 1280 |typedef union               
                            13593 ; 1281 |{
                            13594 ; 1282 |    struct {
                            13595 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            13596 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            13597 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            13598 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            13599 ; 1287 |        int                 :4; /* Reserved */
                            13600 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            13601 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            13602 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            13603 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            13604 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            13605 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            13606 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            13607 ; 1295 |    } B;
                            13608 ; 1296 |
                            13609 ; 1297 |    int I;
                            13610 ; 1298 |
                            13611 ; 1299 |} ipr_type;
                            13612 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            13613 ; 1301 |
                            13614 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            13615 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            13616 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            13617 ; 1305 |
                            13618 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            13619 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            13620 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            13621 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            13622 ; 1310 |
                            13623 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            13624 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13625 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            13626 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            13627 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            13628 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            13629 ; 1317 |
                            13630 ; 1318 |#endif
                            13631 ; 1319 |
                            13632 
                            13634 
                            13635 ; 26   |#include "regslradc.h"
                            13636 
                            13638 
                            13639 ; 1    |#if !(defined(regslradcinc))
                            13640 ; 2    |
                            13641 ; 3    |#define regslradcinc 1
                            13642 ; 4    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13643 ; 5    |#include "types.h"
                            13644 
                            13646 
                            13647 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13648 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13649 ; 3    |//
                            13650 ; 4    |// Filename: types.h
                            13651 ; 5    |// Description: Standard data types
                            13652 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13653 ; 7    |
                            13654 ; 8    |#ifndef _TYPES_H
                            13655 ; 9    |#define _TYPES_H
                            13656 ; 10   |
                            13657 ; 11   |// TODO:  move this outta here!
                            13658 ; 12   |#if !defined(NOERROR)
                            13659 ; 13   |#define NOERROR 0
                            13660 ; 14   |#define SUCCESS 0
                            13661 ; 15   |#endif 
                            13662 ; 16   |#if !defined(SUCCESS)
                            13663 ; 17   |#define SUCCESS  0
                            13664 ; 18   |#endif
                            13665 ; 19   |#if !defined(ERROR)
                            13666 ; 20   |#define ERROR   -1
                            13667 ; 21   |#endif
                            13668 ; 22   |#if !defined(FALSE)
                            13669 ; 23   |#define FALSE 0
                            13670 ; 24   |#endif
                            13671 ; 25   |#if !defined(TRUE)
                            13672 ; 26   |#define TRUE  1
                            13673 ; 27   |#endif
                            13674 ; 28   |
                            13675 ; 29   |#if !defined(NULL)
                            13676 ; 30   |#define NULL 0
                            13677 ; 31   |#endif
                            13678 ; 32   |
                            13679 ; 33   |#define MAX_INT     0x7FFFFF
                            13680 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13681 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13682 ; 36   |#define MAX_ULONG   (-1) 
                            13683 ; 37   |
                            13684 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13685 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13686 ; 40   |
                            13687 ; 41   |
                            13688 ; 42   |#define BYTE    unsigned char       // btVarName
                            13689 ; 43   |#define CHAR    signed char         // cVarName
                            13690 ; 44   |#define USHORT  unsigned short      // usVarName
                            13691 ; 45   |#define SHORT   unsigned short      // sVarName
                            13692 ; 46   |#define WORD    unsigned int        // wVarName
                            13693 ; 47   |#define INT     signed int          // iVarName
                            13694 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13695 ; 49   |#define LONG    signed long         // lVarName
                            13696 ; 50   |#define BOOL    unsigned int        // bVarName
                            13697 ; 51   |#define FRACT   _fract              // frVarName
                            13698 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13699 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13700 ; 54   |#define FLOAT   float               // fVarName
                            13701 ; 55   |#define DBL     double              // dVarName
                            13702 ; 56   |#define ENUM    enum                // eVarName
                            13703 ; 57   |#define CMX     _complex            // cmxVarName
                            13704 ; 58   |typedef WORD UCS3;                   // 
                            13705 ; 59   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13706 ; 60   |#define UINT16  unsigned short
                            13707 ; 61   |#define UINT8   unsigned char   
                            13708 ; 62   |#define UINT32  unsigned long
                            13709 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13710 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13711 ; 65   |#define WCHAR   UINT16
                            13712 ; 66   |
                            13713 ; 67   |//UINT128 is 16 bytes or 6 words
                            13714 ; 68   |typedef struct UINT128_3500 {   
                            13715 ; 69   |    int val[6];     
                            13716 ; 70   |} UINT128_3500;
                            13717 ; 71   |
                            13718 ; 72   |#define UINT128   UINT128_3500
                            13719 ; 73   |
                            13720 ; 74   |// Little endian word packed byte strings:   
                            13721 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13722 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13723 ; 77   |// Little endian word packed byte strings:   
                            13724 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13725 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13726 ; 80   |
                            13727 ; 81   |// Declare Memory Spaces To Use When Coding
                            13728 ; 82   |// A. Sector Buffers
                            13729 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13730 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13731 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13732 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13733 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13734 ; 88   |// B. Media DDI Memory
                            13735 ; 89   |#define MEDIA_DDI_MEM _Y
                            13736 ; 90   |
                            13737 ; 91   |
                            13738 ; 92   |
                            13739 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13740 ; 94   |// Examples of circular pointers:
                            13741 ; 95   |//    INT CIRC cpiVarName
                            13742 ; 96   |//    DWORD CIRC cpdwVarName
                            13743 ; 97   |
                            13744 ; 98   |#define RETCODE INT                 // rcVarName
                            13745 ; 99   |
                            13746 ; 100  |// generic bitfield structure
                            13747 ; 101  |struct Bitfield {
                            13748 ; 102  |    unsigned int B0  :1;
                            13749 ; 103  |    unsigned int B1  :1;
                            13750 ; 104  |    unsigned int B2  :1;
                            13751 ; 105  |    unsigned int B3  :1;
                            13752 ; 106  |    unsigned int B4  :1;
                            13753 ; 107  |    unsigned int B5  :1;
                            13754 ; 108  |    unsigned int B6  :1;
                            13755 ; 109  |    unsigned int B7  :1;
                            13756 ; 110  |    unsigned int B8  :1;
                            13757 ; 111  |    unsigned int B9  :1;
                            13758 ; 112  |    unsigned int B10 :1;
                            13759 ; 113  |    unsigned int B11 :1;
                            13760 ; 114  |    unsigned int B12 :1;
                            13761 ; 115  |    unsigned int B13 :1;
                            13762 ; 116  |    unsigned int B14 :1;
                            13763 ; 117  |    unsigned int B15 :1;
                            13764 ; 118  |    unsigned int B16 :1;
                            13765 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13766 ; 120  |    unsigned int B18 :1;
                            13767 ; 121  |    unsigned int B19 :1;
                            13768 ; 122  |    unsigned int B20 :1;
                            13769 ; 123  |    unsigned int B21 :1;
                            13770 ; 124  |    unsigned int B22 :1;
                            13771 ; 125  |    unsigned int B23 :1;
                            13772 ; 126  |};
                            13773 ; 127  |
                            13774 ; 128  |union BitInt {
                            13775 ; 129  |        struct Bitfield B;
                            13776 ; 130  |        int        I;
                            13777 ; 131  |};
                            13778 ; 132  |
                            13779 ; 133  |#define MAX_MSG_LENGTH 10
                            13780 ; 134  |struct CMessage
                            13781 ; 135  |{
                            13782 ; 136  |        unsigned int m_uLength;
                            13783 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13784 ; 138  |};
                            13785 ; 139  |
                            13786 ; 140  |typedef struct {
                            13787 ; 141  |    WORD m_wLength;
                            13788 ; 142  |    WORD m_wMessage;
                            13789 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13790 ; 144  |} Message;
                            13791 ; 145  |
                            13792 ; 146  |struct MessageQueueDescriptor
                            13793 ; 147  |{
                            13794 ; 148  |        int *m_pBase;
                            13795 ; 149  |        int m_iModulo;
                            13796 ; 150  |        int m_iSize;
                            13797 ; 151  |        int *m_pHead;
                            13798 ; 152  |        int *m_pTail;
                            13799 ; 153  |};
                            13800 ; 154  |
                            13801 ; 155  |struct ModuleEntry
                            13802 ; 156  |{
                            13803 ; 157  |    int m_iSignaledEventMask;
                            13804 ; 158  |    int m_iWaitEventMask;
                            13805 ; 159  |    int m_iResourceOfCode;
                            13806 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13807 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13808 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13809 ; 163  |    int m_uTimeOutHigh;
                            13810 ; 164  |    int m_uTimeOutLow;
                            13811 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13812 ; 166  |};
                            13813 ; 167  |
                            13814 ; 168  |union WaitMask{
                            13815 ; 169  |    struct B{
                            13816 ; 170  |        unsigned int m_bNone     :1;
                            13817 ; 171  |        unsigned int m_bMessage  :1;
                            13818 ; 172  |        unsigned int m_bTimer    :1;
                            13819 ; 173  |        unsigned int m_bButton   :1;
                            13820 ; 174  |    } B;
                            13821 ; 175  |    int I;
                            13822 ; 176  |} ;
                            13823 ; 177  |
                            13824 ; 178  |
                            13825 ; 179  |struct Button {
                            13826 ; 180  |        WORD wButtonEvent;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13827 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13828 ; 182  |};
                            13829 ; 183  |
                            13830 ; 184  |struct Message {
                            13831 ; 185  |        WORD wMsgLength;
                            13832 ; 186  |        WORD wMsgCommand;
                            13833 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13834 ; 188  |};
                            13835 ; 189  |
                            13836 ; 190  |union EventTypes {
                            13837 ; 191  |        struct CMessage msg;
                            13838 ; 192  |        struct Button Button ;
                            13839 ; 193  |        struct Message Message;
                            13840 ; 194  |};
                            13841 ; 195  |
                            13842 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13843 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13844 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13845 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13846 ; 200  |
                            13847 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13848 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13849 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13850 ; 204  |
                            13851 ; 205  |#if DEBUG
                            13852 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13853 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13854 ; 208  |#else 
                            13855 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13856 ; 210  |#define DebugBuildAssert(x)    
                            13857 ; 211  |#endif
                            13858 ; 212  |
                            13859 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13860 ; 214  |//  #pragma asm
                            13861 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13862 ; 216  |//  #pragma endasm
                            13863 ; 217  |
                            13864 ; 218  |
                            13865 ; 219  |#ifdef COLOR_262K
                            13866 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13867 ; 221  |#elif defined(COLOR_65K)
                            13868 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13869 ; 223  |#else
                            13870 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13871 ; 225  |#endif
                            13872 ; 226  |    
                            13873 ; 227  |#endif // #ifndef _TYPES_H
                            13874 
                            13876 
                            13877 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13878 ; 7    |
                            13879 ; 8    |//   SYSTEM STMP Registers 
                            13880 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            13881 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13882 ; 11   |
                            13883 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            13884 ; 13   |
                            13885 ; 14   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13886 ; 15   |
                            13887 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            13888 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            13889 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            13890 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            13891 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13892 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            13893 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            13894 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            13895 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            13896 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            13897 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            13898 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            13899 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            13900 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            13901 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            13902 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            13903 ; 32   |
                            13904 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            13905 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13906 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            13907 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            13908 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            13909 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            13910 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            13911 ; 40   |
                            13912 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                            13913 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                            13914 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                            13915 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                            13916 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                            13917 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                            13918 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                            13919 ; 48   |
                            13920 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            13921 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            13922 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            13923 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            13924 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            13925 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            13926 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            13927 ; 56   |
                            13928 ; 57   |typedef union               
                            13929 ; 58   |{
                            13930 ; 59   |    struct {
                            13931 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            13932 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            13933 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            13934 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            13935 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            13936 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            13937 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            13938 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            13939 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            13940 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13941 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                            13942 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                            13943 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                            13944 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                            13945 ; 74   |    } B;
                            13946 ; 75   |   unsigned int I;
                            13947 ; 76   |        unsigned int U;
                            13948 ; 77   |} lradc_ctrl_type;
                            13949 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                            13950 ; 79   |
                            13951 ; 80   |
                            13952 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            13953 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            13954 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            13955 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            13956 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            13957 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            13958 ; 87   |
                            13959 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            13960 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            13961 ; 90   |
                            13962 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            13963 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            13964 ; 93   |
                            13965 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                            13966 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                            13967 ; 96   |
                            13968 ; 97   |
                            13969 ; 98   |typedef union               
                            13970 ; 99   |{
                            13971 ; 100  |    struct {
                            13972 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            13973 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            13974 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            13975 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            13976 ; 105  |    } B;
                            13977 ; 106  |    unsigned int I;
                            13978 ; 107  |} lradc_thrsh_type;
                            13979 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                            13980 ; 109  |
                            13981 ; 110  |
                            13982 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            13983 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            13984 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            13985 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            13986 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            13987 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            13988 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            13989 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            13990 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            13991 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            13992 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13993 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            13994 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            13995 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            13996 ; 125  |
                            13997 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            13998 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            13999 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            14000 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            14001 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            14002 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            14003 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            14004 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            14005 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            14006 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            14007 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            14008 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            14009 ; 138  |
                            14010 ; 139  |
                            14011 ; 140  |
                            14012 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                            14013 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                            14014 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                            14015 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                            14016 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                            14017 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                            14018 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                            14019 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                            14020 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                            14021 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                            14022 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                            14023 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                            14024 ; 153  |
                            14025 ; 154  |
                            14026 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            14027 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            14028 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            14029 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            14030 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            14031 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            14032 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            14033 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            14034 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            14035 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            14036 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            14037 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            14038 ; 167  |
                            14039 ; 168  |typedef union               
                            14040 ; 169  |{
                            14041 ; 170  |    struct {
                            14042 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14043 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            14044 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            14045 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            14046 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            14047 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            14048 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            14049 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            14050 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            14051 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                            14052 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                            14053 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                            14054 ; 183  |    } B;
                            14055 ; 184  |    unsigned int I;
                            14056 ; 185  |} lradc_result_type;
                            14057 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                            14058 ; 187  |
                            14059 ; 188  |
                            14060 ; 189  |
                            14061 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            14062 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            14063 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            14064 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            14065 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14066 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            14067 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            14068 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            14069 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            14070 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            14071 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            14072 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            14073 ; 202  |
                            14074 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            14075 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14076 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            14077 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            14078 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            14079 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            14080 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            14081 ; 210  |
                            14082 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            14083 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            14084 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                            14085 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                            14086 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                            14087 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                            14088 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                            14089 ; 218  |
                            14090 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                            14091 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14092 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            14093 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            14094 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            14095 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            14096 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            14097 ; 226  |
                            14098 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                            14099 ; 228  |
                            14100 ; 229  |
                            14101 ; 230  |
                            14102 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14103 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            14104 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14105 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            14106 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14107 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            14108 ; 237  |
                            14109 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14110 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14111 ; 240  |
                            14112 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            14113 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            14114 ; 243  |
                            14115 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            14116 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            14117 ; 246  |
                            14118 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                            14119 ; 248  |
                            14120 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            14121 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            14122 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            14123 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            14124 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            14125 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            14126 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            14127 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            14128 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            14129 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            14130 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            14131 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            14132 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            14133 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            14134 ; 263  |
                            14135 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            14136 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            14137 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            14138 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            14139 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            14140 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            14141 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            14142 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            14143 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            14144 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            14145 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            14146 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            14147 ; 276  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14148 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            14149 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            14150 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                            14151 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                            14152 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                            14153 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                            14154 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                            14155 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                            14156 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                            14157 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            14158 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            14159 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                            14160 ; 289  |
                            14161 ; 290  |
                            14162 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            14163 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            14164 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            14165 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            14166 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            14167 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            14168 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            14169 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            14170 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            14171 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            14172 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            14173 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            14174 ; 303  |
                            14175 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                            14176 ; 305  |
                            14177 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            14178 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            14179 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            14180 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            14181 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14182 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            14183 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            14184 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            14185 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            14186 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            14187 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            14188 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            14189 ; 318  |
                            14190 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            14191 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14192 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            14193 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            14194 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            14195 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            14196 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14197 ; 326  |
                            14198 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            14199 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            14200 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            14201 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            14202 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                            14203 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            14204 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            14205 ; 334  |
                            14206 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                            14207 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                            14208 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                            14209 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            14210 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            14211 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                            14212 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                            14213 ; 342  |
                            14214 ; 343  |
                            14215 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                            14216 ; 345  |
                            14217 ; 346  |
                            14218 ; 347  |
                            14219 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            14220 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            14221 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14222 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            14223 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14224 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            14225 ; 354  |
                            14226 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14227 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14228 ; 357  |
                            14229 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            14230 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            14231 ; 360  |
                            14232 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            14233 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            14234 ; 363  |
                            14235 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                            14236 ; 365  |
                            14237 ; 366  |
                            14238 ; 367  |
                            14239 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            14240 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14241 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            14242 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            14243 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            14244 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            14245 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            14246 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            14247 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            14248 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            14249 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            14250 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            14251 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            14252 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            14253 ; 382  |
                            14254 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            14255 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            14256 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            14257 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            14258 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            14259 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            14260 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            14261 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            14262 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            14263 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            14264 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            14265 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            14266 ; 395  |
                            14267 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            14268 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            14269 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                            14270 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                            14271 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                            14272 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                            14273 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                            14274 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                            14275 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                            14276 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            14277 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            14278 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                            14279 ; 408  |
                            14280 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            14281 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            14282 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            14283 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            14284 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            14285 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            14286 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            14287 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            14288 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            14289 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            14290 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14291 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            14292 ; 421  |
                            14293 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                            14294 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14295 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14296 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14297 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14298 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14299 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14300 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14301 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14302 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            14303 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            14304 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            14305 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            14306 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            14307 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            14308 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            14309 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            14310 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                            14311 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                            14312 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            14313 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            14314 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            14315 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            14316 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            14317 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            14318 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            14319 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            14320 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            14321 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            14322 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            14323 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            14324 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            14325 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            14326 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            14327 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            14328 ; 457  |
                            14329 ; 458  |//Needed by button.asm
                            14330 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            14331 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            14332 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            14333 ; 462  |
                            14334 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14335 ; 464  |
                            14336 ; 465  |#endif
                            14337 ; 466  |
                            14338 ; 467  |
                            14339 
                            14341 
                            14342 ; 27   |#include "regspwm.h"
                            14343 
                            14345 
                            14346 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14347 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14348 ; 3    |// Filename: regspwm.inc
                            14349 ; 4    |// Description: Register definitions for PWM interface
                            14350 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14351 ; 6    |// The following naming conventions are followed in this file.
                            14352 ; 7    |// All registers are named using the format...
                            14353 ; 8    |//     HW_<module>_<regname>
                            14354 ; 9    |// where <module> is the module name which can be any of the following...
                            14355 ; 10   |//     USB20
                            14356 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14357 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14358 ; 13   |// that module)
                            14359 ; 14   |// <regname> is the specific register within that module
                            14360 ; 15   |// We also define the following...
                            14361 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14362 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14363 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14364 ; 19   |// which does something else, and
                            14365 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14366 ; 21   |// which does something else.
                            14367 ; 22   |// Other rules
                            14368 ; 23   |//     All caps
                            14369 ; 24   |//     Numeric identifiers start at 0
                            14370 ; 25   |#if !(defined(regspwminc))
                            14371 ; 26   |#define regspwminc 1
                            14372 ; 27   |
                            14373 ; 28   |#include "types.h"
                            14374 
                            14376 
                            14377 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14378 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14379 ; 3    |//
                            14380 ; 4    |// Filename: types.h
                            14381 ; 5    |// Description: Standard data types
                            14382 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14383 ; 7    |
                            14384 ; 8    |#ifndef _TYPES_H
                            14385 ; 9    |#define _TYPES_H
                            14386 ; 10   |
                            14387 ; 11   |// TODO:  move this outta here!
                            14388 ; 12   |#if !defined(NOERROR)
                            14389 ; 13   |#define NOERROR 0
                            14390 ; 14   |#define SUCCESS 0
                            14391 ; 15   |#endif 
                            14392 ; 16   |#if !defined(SUCCESS)
                            14393 ; 17   |#define SUCCESS  0
                            14394 ; 18   |#endif
                            14395 ; 19   |#if !defined(ERROR)
                            14396 ; 20   |#define ERROR   -1
                            14397 ; 21   |#endif
                            14398 ; 22   |#if !defined(FALSE)
                            14399 ; 23   |#define FALSE 0
                            14400 ; 24   |#endif
                            14401 ; 25   |#if !defined(TRUE)
                            14402 ; 26   |#define TRUE  1
                            14403 ; 27   |#endif
                            14404 ; 28   |
                            14405 ; 29   |#if !defined(NULL)
                            14406 ; 30   |#define NULL 0
                            14407 ; 31   |#endif
                            14408 ; 32   |
                            14409 ; 33   |#define MAX_INT     0x7FFFFF
                            14410 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14411 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14412 ; 36   |#define MAX_ULONG   (-1) 
                            14413 ; 37   |
                            14414 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14415 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14416 ; 40   |
                            14417 ; 41   |
                            14418 ; 42   |#define BYTE    unsigned char       // btVarName
                            14419 ; 43   |#define CHAR    signed char         // cVarName
                            14420 ; 44   |#define USHORT  unsigned short      // usVarName
                            14421 ; 45   |#define SHORT   unsigned short      // sVarName
                            14422 ; 46   |#define WORD    unsigned int        // wVarName
                            14423 ; 47   |#define INT     signed int          // iVarName
                            14424 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14425 ; 49   |#define LONG    signed long         // lVarName
                            14426 ; 50   |#define BOOL    unsigned int        // bVarName
                            14427 ; 51   |#define FRACT   _fract              // frVarName
                            14428 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14429 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14430 ; 54   |#define FLOAT   float               // fVarName
                            14431 ; 55   |#define DBL     double              // dVarName
                            14432 ; 56   |#define ENUM    enum                // eVarName
                            14433 ; 57   |#define CMX     _complex            // cmxVarName
                            14434 ; 58   |typedef WORD UCS3;                   // 
                            14435 ; 59   |
                            14436 ; 60   |#define UINT16  unsigned short
                            14437 ; 61   |#define UINT8   unsigned char   
                            14438 ; 62   |#define UINT32  unsigned long
                            14439 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14440 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14441 ; 65   |#define WCHAR   UINT16
                            14442 ; 66   |
                            14443 ; 67   |//UINT128 is 16 bytes or 6 words
                            14444 ; 68   |typedef struct UINT128_3500 {   
                            14445 ; 69   |    int val[6];     
                            14446 ; 70   |} UINT128_3500;
                            14447 ; 71   |
                            14448 ; 72   |#define UINT128   UINT128_3500
                            14449 ; 73   |
                            14450 ; 74   |// Little endian word packed byte strings:   
                            14451 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14452 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14453 ; 77   |// Little endian word packed byte strings:   
                            14454 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14455 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14456 ; 80   |
                            14457 ; 81   |// Declare Memory Spaces To Use When Coding
                            14458 ; 82   |// A. Sector Buffers
                            14459 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14460 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14461 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14462 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14463 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14464 ; 88   |// B. Media DDI Memory
                            14465 ; 89   |#define MEDIA_DDI_MEM _Y
                            14466 ; 90   |
                            14467 ; 91   |
                            14468 ; 92   |
                            14469 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14470 ; 94   |// Examples of circular pointers:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14471 ; 95   |//    INT CIRC cpiVarName
                            14472 ; 96   |//    DWORD CIRC cpdwVarName
                            14473 ; 97   |
                            14474 ; 98   |#define RETCODE INT                 // rcVarName
                            14475 ; 99   |
                            14476 ; 100  |// generic bitfield structure
                            14477 ; 101  |struct Bitfield {
                            14478 ; 102  |    unsigned int B0  :1;
                            14479 ; 103  |    unsigned int B1  :1;
                            14480 ; 104  |    unsigned int B2  :1;
                            14481 ; 105  |    unsigned int B3  :1;
                            14482 ; 106  |    unsigned int B4  :1;
                            14483 ; 107  |    unsigned int B5  :1;
                            14484 ; 108  |    unsigned int B6  :1;
                            14485 ; 109  |    unsigned int B7  :1;
                            14486 ; 110  |    unsigned int B8  :1;
                            14487 ; 111  |    unsigned int B9  :1;
                            14488 ; 112  |    unsigned int B10 :1;
                            14489 ; 113  |    unsigned int B11 :1;
                            14490 ; 114  |    unsigned int B12 :1;
                            14491 ; 115  |    unsigned int B13 :1;
                            14492 ; 116  |    unsigned int B14 :1;
                            14493 ; 117  |    unsigned int B15 :1;
                            14494 ; 118  |    unsigned int B16 :1;
                            14495 ; 119  |    unsigned int B17 :1;
                            14496 ; 120  |    unsigned int B18 :1;
                            14497 ; 121  |    unsigned int B19 :1;
                            14498 ; 122  |    unsigned int B20 :1;
                            14499 ; 123  |    unsigned int B21 :1;
                            14500 ; 124  |    unsigned int B22 :1;
                            14501 ; 125  |    unsigned int B23 :1;
                            14502 ; 126  |};
                            14503 ; 127  |
                            14504 ; 128  |union BitInt {
                            14505 ; 129  |        struct Bitfield B;
                            14506 ; 130  |        int        I;
                            14507 ; 131  |};
                            14508 ; 132  |
                            14509 ; 133  |#define MAX_MSG_LENGTH 10
                            14510 ; 134  |struct CMessage
                            14511 ; 135  |{
                            14512 ; 136  |        unsigned int m_uLength;
                            14513 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14514 ; 138  |};
                            14515 ; 139  |
                            14516 ; 140  |typedef struct {
                            14517 ; 141  |    WORD m_wLength;
                            14518 ; 142  |    WORD m_wMessage;
                            14519 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14520 ; 144  |} Message;
                            14521 ; 145  |
                            14522 ; 146  |struct MessageQueueDescriptor
                            14523 ; 147  |{
                            14524 ; 148  |        int *m_pBase;
                            14525 ; 149  |        int m_iModulo;
                            14526 ; 150  |        int m_iSize;
                            14527 ; 151  |        int *m_pHead;
                            14528 ; 152  |        int *m_pTail;
                            14529 ; 153  |};
                            14530 ; 154  |
                            14531 ; 155  |struct ModuleEntry
                            14532 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14533 ; 157  |    int m_iSignaledEventMask;
                            14534 ; 158  |    int m_iWaitEventMask;
                            14535 ; 159  |    int m_iResourceOfCode;
                            14536 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14537 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14538 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14539 ; 163  |    int m_uTimeOutHigh;
                            14540 ; 164  |    int m_uTimeOutLow;
                            14541 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14542 ; 166  |};
                            14543 ; 167  |
                            14544 ; 168  |union WaitMask{
                            14545 ; 169  |    struct B{
                            14546 ; 170  |        unsigned int m_bNone     :1;
                            14547 ; 171  |        unsigned int m_bMessage  :1;
                            14548 ; 172  |        unsigned int m_bTimer    :1;
                            14549 ; 173  |        unsigned int m_bButton   :1;
                            14550 ; 174  |    } B;
                            14551 ; 175  |    int I;
                            14552 ; 176  |} ;
                            14553 ; 177  |
                            14554 ; 178  |
                            14555 ; 179  |struct Button {
                            14556 ; 180  |        WORD wButtonEvent;
                            14557 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14558 ; 182  |};
                            14559 ; 183  |
                            14560 ; 184  |struct Message {
                            14561 ; 185  |        WORD wMsgLength;
                            14562 ; 186  |        WORD wMsgCommand;
                            14563 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14564 ; 188  |};
                            14565 ; 189  |
                            14566 ; 190  |union EventTypes {
                            14567 ; 191  |        struct CMessage msg;
                            14568 ; 192  |        struct Button Button ;
                            14569 ; 193  |        struct Message Message;
                            14570 ; 194  |};
                            14571 ; 195  |
                            14572 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14573 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14574 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14575 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14576 ; 200  |
                            14577 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14578 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14579 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14580 ; 204  |
                            14581 ; 205  |#if DEBUG
                            14582 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14583 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14584 ; 208  |#else 
                            14585 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14586 ; 210  |#define DebugBuildAssert(x)    
                            14587 ; 211  |#endif
                            14588 ; 212  |
                            14589 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14590 ; 214  |//  #pragma asm
                            14591 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14592 ; 216  |//  #pragma endasm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14593 ; 217  |
                            14594 ; 218  |
                            14595 ; 219  |#ifdef COLOR_262K
                            14596 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14597 ; 221  |#elif defined(COLOR_65K)
                            14598 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14599 ; 223  |#else
                            14600 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14601 ; 225  |#endif
                            14602 ; 226  |    
                            14603 ; 227  |#endif // #ifndef _TYPES_H
                            14604 
                            14606 
                            14607 ; 29   |
                            14608 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14609 ; 31   |//   Pulse Width Modulator STMP Registers 
                            14610 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14611 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            14612 ; 34   |
                            14613 ; 35   |
                            14614 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            14615 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            14616 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            14617 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            14618 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            14619 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            14620 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            14621 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            14622 ; 44   |
                            14623 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            14624 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            14625 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            14626 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            14627 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            14628 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            14629 ; 51   |
                            14630 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                            14631 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                            14632 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                            14633 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                            14634 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            14635 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                            14636 ; 58   |
                            14637 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            14638 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            14639 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            14640 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            14641 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            14642 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            14643 ; 65   |
                            14644 ; 66   |typedef union               
                            14645 ; 67   |{
                            14646 ; 68   |    struct {
                            14647 ; 69   |        int PWM0_EN                    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14648 ; 70   |        int PWM1_EN                    :1;
                            14649 ; 71   |        int PWM2_EN                    :1;
                            14650 ; 72   |        int PWM3_EN                    :1;
                            14651 ; 73   |        int RSVD0                      :4;
                            14652 ; 74   |        int CDIV                       :2;
                            14653 ; 75   |        int RSVD1                      :13;
                            14654 ; 76   |        int MSTR_EN                    :1;
                            14655 ; 77   |    } B;
                            14656 ; 78   |    int I;
                            14657 ; 79   |} pwmcsr_type;
                            14658 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                            14659 ; 81   |
                            14660 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            14661 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            14662 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            14663 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            14664 ; 86   |
                            14665 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            14666 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            14667 ; 89   |
                            14668 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                            14669 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                            14670 ; 92   |
                            14671 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            14672 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            14673 ; 95   |
                            14674 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            14675 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            14676 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            14677 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            14678 ; 100  |
                            14679 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            14680 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            14681 ; 103  |
                            14682 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                            14683 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                            14684 ; 106  |
                            14685 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            14686 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            14687 ; 109  |
                            14688 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            14689 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            14690 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            14691 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            14692 ; 114  |
                            14693 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            14694 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            14695 ; 117  |
                            14696 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                            14697 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                            14698 ; 120  |
                            14699 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            14700 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            14701 ; 123  |
                            14702 ; 124  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14703 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            14704 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            14705 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            14706 ; 128  |
                            14707 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            14708 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            14709 ; 131  |
                            14710 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                            14711 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                            14712 ; 134  |
                            14713 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            14714 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            14715 ; 137  |
                            14716 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14717 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            14718 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            14719 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            14720 ; 142  |
                            14721 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            14722 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            14723 ; 145  |
                            14724 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                            14725 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                            14726 ; 148  |
                            14727 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            14728 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            14729 ; 151  |
                            14730 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14731 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            14732 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            14733 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            14734 ; 156  |
                            14735 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            14736 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            14737 ; 159  |
                            14738 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                            14739 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                            14740 ; 162  |
                            14741 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            14742 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            14743 ; 165  |
                            14744 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            14745 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            14746 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            14747 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            14748 ; 170  |
                            14749 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            14750 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            14751 ; 173  |
                            14752 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                            14753 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                            14754 ; 176  |
                            14755 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            14756 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14757 ; 179  |
                            14758 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            14759 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            14760 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            14761 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            14762 ; 184  |
                            14763 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            14764 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            14765 ; 187  |
                            14766 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                            14767 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                            14768 ; 190  |
                            14769 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            14770 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            14771 ; 193  |
                            14772 ; 194  |typedef union               
                            14773 ; 195  |{
                            14774 ; 196  |    struct {
                            14775 ; 197  |       int ACTIVE                    :12;
                            14776 ; 198  |       int INACTIVE                  :12;
                            14777 ; 199  |    } B;
                            14778 ; 200  |    int I;
                            14779 ; 201  |} pwmchan_type;
                            14780 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                            14781 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                            14782 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                            14783 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                            14784 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                            14785 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                            14786 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                            14787 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                            14788 ; 210  |
                            14789 ; 211  |#endif
                            14790 ; 212  |
                            14791 ; 213  |
                            14792 ; 214  |
                            14793 ; 215  |
                            14794 
                            14796 
                            14797 ; 28   |#include "regsrevision.h"
                            14798 
                            14800 
                            14801 ; 1    |#if !(defined(__HW_REVR))
                            14802 ; 2    |#define __HW_REVR 1
                            14803 ; 3    |
                            14804 ; 4    |
                            14805 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            14806 ; 6    |
                            14807 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            14808 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            14809 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            14810 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14811 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            14812 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            14813 ; 13   |
                            14814 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                            14815 ; 15   |
                            14816 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            14817 ; 17   |
                            14818 ; 18   |
                            14819 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            14820 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            14821 ; 21   |//  June15 2004: C struct updated to be correct: 
                            14822 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                            14823 ; 23   |typedef union               
                            14824 ; 24   |{
                            14825 ; 25   |    struct {
                            14826 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            14827 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                            14828 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            14829 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            14830 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            14831 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            14832 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            14833 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            14834 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            14835 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            14836 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            14837 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            14838 ; 38   |    } B;
                            14839 ; 39   |
                            14840 ; 40   |    int I;
                            14841 ; 41   |
                            14842 ; 42   |} revr_type;
                            14843 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            14844 ; 44   |
                            14845 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            14846 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            14847 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            14848 ; 48   |
                            14849 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            14850 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                            14851 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            14852 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            14853 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            14854 ; 54   |
                            14855 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            14856 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            14857 ; 57   |
                            14858 ; 58   |#endif //!@def(__HW_REVR)
                            14859 ; 59   |
                            14860 
                            14862 
                            14863 ; 29   |#include "regsrtc.h"
                            14864 
                            14866 
                            14867 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14868 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14869 ; 3    |// Filename: regsrtc.inc
                            14870 ; 4    |// Description: Register definitions for RTC interface
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14871 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14872 ; 6    |// The following naming conventions are followed in this file.
                            14873 ; 7    |// All registers are named using the format...
                            14874 ; 8    |//     HW_<module>_<regname>
                            14875 ; 9    |// where <module> is the module name which can be any of the following...
                            14876 ; 10   |//     USB20
                            14877 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14878 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14879 ; 13   |// that module)
                            14880 ; 14   |// <regname> is the specific register within that module
                            14881 ; 15   |// We also define the following...
                            14882 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14883 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14884 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14885 ; 19   |// which does something else, and
                            14886 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14887 ; 21   |// which does something else.
                            14888 ; 22   |// Other rules
                            14889 ; 23   |//     All caps
                            14890 ; 24   |//     Numeric identifiers start at 0
                            14891 ; 25   |#if !(defined(regsrtcinc))
                            14892 ; 26   |#define regsrtcinc 1
                            14893 ; 27   |
                            14894 ; 28   |#include "types.h"
                            14895 
                            14897 
                            14898 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14899 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14900 ; 3    |//
                            14901 ; 4    |// Filename: types.h
                            14902 ; 5    |// Description: Standard data types
                            14903 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14904 ; 7    |
                            14905 ; 8    |#ifndef _TYPES_H
                            14906 ; 9    |#define _TYPES_H
                            14907 ; 10   |
                            14908 ; 11   |// TODO:  move this outta here!
                            14909 ; 12   |#if !defined(NOERROR)
                            14910 ; 13   |#define NOERROR 0
                            14911 ; 14   |#define SUCCESS 0
                            14912 ; 15   |#endif 
                            14913 ; 16   |#if !defined(SUCCESS)
                            14914 ; 17   |#define SUCCESS  0
                            14915 ; 18   |#endif
                            14916 ; 19   |#if !defined(ERROR)
                            14917 ; 20   |#define ERROR   -1
                            14918 ; 21   |#endif
                            14919 ; 22   |#if !defined(FALSE)
                            14920 ; 23   |#define FALSE 0
                            14921 ; 24   |#endif
                            14922 ; 25   |#if !defined(TRUE)
                            14923 ; 26   |#define TRUE  1
                            14924 ; 27   |#endif
                            14925 ; 28   |
                            14926 ; 29   |#if !defined(NULL)
                            14927 ; 30   |#define NULL 0
                            14928 ; 31   |#endif
                            14929 ; 32   |
                            14930 ; 33   |#define MAX_INT     0x7FFFFF
                            14931 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14932 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14933 ; 36   |#define MAX_ULONG   (-1) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14934 ; 37   |
                            14935 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14936 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14937 ; 40   |
                            14938 ; 41   |
                            14939 ; 42   |#define BYTE    unsigned char       // btVarName
                            14940 ; 43   |#define CHAR    signed char         // cVarName
                            14941 ; 44   |#define USHORT  unsigned short      // usVarName
                            14942 ; 45   |#define SHORT   unsigned short      // sVarName
                            14943 ; 46   |#define WORD    unsigned int        // wVarName
                            14944 ; 47   |#define INT     signed int          // iVarName
                            14945 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14946 ; 49   |#define LONG    signed long         // lVarName
                            14947 ; 50   |#define BOOL    unsigned int        // bVarName
                            14948 ; 51   |#define FRACT   _fract              // frVarName
                            14949 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14950 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14951 ; 54   |#define FLOAT   float               // fVarName
                            14952 ; 55   |#define DBL     double              // dVarName
                            14953 ; 56   |#define ENUM    enum                // eVarName
                            14954 ; 57   |#define CMX     _complex            // cmxVarName
                            14955 ; 58   |typedef WORD UCS3;                   // 
                            14956 ; 59   |
                            14957 ; 60   |#define UINT16  unsigned short
                            14958 ; 61   |#define UINT8   unsigned char   
                            14959 ; 62   |#define UINT32  unsigned long
                            14960 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14961 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14962 ; 65   |#define WCHAR   UINT16
                            14963 ; 66   |
                            14964 ; 67   |//UINT128 is 16 bytes or 6 words
                            14965 ; 68   |typedef struct UINT128_3500 {   
                            14966 ; 69   |    int val[6];     
                            14967 ; 70   |} UINT128_3500;
                            14968 ; 71   |
                            14969 ; 72   |#define UINT128   UINT128_3500
                            14970 ; 73   |
                            14971 ; 74   |// Little endian word packed byte strings:   
                            14972 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14973 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14974 ; 77   |// Little endian word packed byte strings:   
                            14975 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14976 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14977 ; 80   |
                            14978 ; 81   |// Declare Memory Spaces To Use When Coding
                            14979 ; 82   |// A. Sector Buffers
                            14980 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14981 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14982 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14983 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14984 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14985 ; 88   |// B. Media DDI Memory
                            14986 ; 89   |#define MEDIA_DDI_MEM _Y
                            14987 ; 90   |
                            14988 ; 91   |
                            14989 ; 92   |
                            14990 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14991 ; 94   |// Examples of circular pointers:
                            14992 ; 95   |//    INT CIRC cpiVarName
                            14993 ; 96   |//    DWORD CIRC cpdwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14994 ; 97   |
                            14995 ; 98   |#define RETCODE INT                 // rcVarName
                            14996 ; 99   |
                            14997 ; 100  |// generic bitfield structure
                            14998 ; 101  |struct Bitfield {
                            14999 ; 102  |    unsigned int B0  :1;
                            15000 ; 103  |    unsigned int B1  :1;
                            15001 ; 104  |    unsigned int B2  :1;
                            15002 ; 105  |    unsigned int B3  :1;
                            15003 ; 106  |    unsigned int B4  :1;
                            15004 ; 107  |    unsigned int B5  :1;
                            15005 ; 108  |    unsigned int B6  :1;
                            15006 ; 109  |    unsigned int B7  :1;
                            15007 ; 110  |    unsigned int B8  :1;
                            15008 ; 111  |    unsigned int B9  :1;
                            15009 ; 112  |    unsigned int B10 :1;
                            15010 ; 113  |    unsigned int B11 :1;
                            15011 ; 114  |    unsigned int B12 :1;
                            15012 ; 115  |    unsigned int B13 :1;
                            15013 ; 116  |    unsigned int B14 :1;
                            15014 ; 117  |    unsigned int B15 :1;
                            15015 ; 118  |    unsigned int B16 :1;
                            15016 ; 119  |    unsigned int B17 :1;
                            15017 ; 120  |    unsigned int B18 :1;
                            15018 ; 121  |    unsigned int B19 :1;
                            15019 ; 122  |    unsigned int B20 :1;
                            15020 ; 123  |    unsigned int B21 :1;
                            15021 ; 124  |    unsigned int B22 :1;
                            15022 ; 125  |    unsigned int B23 :1;
                            15023 ; 126  |};
                            15024 ; 127  |
                            15025 ; 128  |union BitInt {
                            15026 ; 129  |        struct Bitfield B;
                            15027 ; 130  |        int        I;
                            15028 ; 131  |};
                            15029 ; 132  |
                            15030 ; 133  |#define MAX_MSG_LENGTH 10
                            15031 ; 134  |struct CMessage
                            15032 ; 135  |{
                            15033 ; 136  |        unsigned int m_uLength;
                            15034 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15035 ; 138  |};
                            15036 ; 139  |
                            15037 ; 140  |typedef struct {
                            15038 ; 141  |    WORD m_wLength;
                            15039 ; 142  |    WORD m_wMessage;
                            15040 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15041 ; 144  |} Message;
                            15042 ; 145  |
                            15043 ; 146  |struct MessageQueueDescriptor
                            15044 ; 147  |{
                            15045 ; 148  |        int *m_pBase;
                            15046 ; 149  |        int m_iModulo;
                            15047 ; 150  |        int m_iSize;
                            15048 ; 151  |        int *m_pHead;
                            15049 ; 152  |        int *m_pTail;
                            15050 ; 153  |};
                            15051 ; 154  |
                            15052 ; 155  |struct ModuleEntry
                            15053 ; 156  |{
                            15054 ; 157  |    int m_iSignaledEventMask;
                            15055 ; 158  |    int m_iWaitEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15056 ; 159  |    int m_iResourceOfCode;
                            15057 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15058 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15059 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15060 ; 163  |    int m_uTimeOutHigh;
                            15061 ; 164  |    int m_uTimeOutLow;
                            15062 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15063 ; 166  |};
                            15064 ; 167  |
                            15065 ; 168  |union WaitMask{
                            15066 ; 169  |    struct B{
                            15067 ; 170  |        unsigned int m_bNone     :1;
                            15068 ; 171  |        unsigned int m_bMessage  :1;
                            15069 ; 172  |        unsigned int m_bTimer    :1;
                            15070 ; 173  |        unsigned int m_bButton   :1;
                            15071 ; 174  |    } B;
                            15072 ; 175  |    int I;
                            15073 ; 176  |} ;
                            15074 ; 177  |
                            15075 ; 178  |
                            15076 ; 179  |struct Button {
                            15077 ; 180  |        WORD wButtonEvent;
                            15078 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15079 ; 182  |};
                            15080 ; 183  |
                            15081 ; 184  |struct Message {
                            15082 ; 185  |        WORD wMsgLength;
                            15083 ; 186  |        WORD wMsgCommand;
                            15084 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15085 ; 188  |};
                            15086 ; 189  |
                            15087 ; 190  |union EventTypes {
                            15088 ; 191  |        struct CMessage msg;
                            15089 ; 192  |        struct Button Button ;
                            15090 ; 193  |        struct Message Message;
                            15091 ; 194  |};
                            15092 ; 195  |
                            15093 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15094 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15095 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15096 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15097 ; 200  |
                            15098 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15099 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15100 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15101 ; 204  |
                            15102 ; 205  |#if DEBUG
                            15103 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15104 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15105 ; 208  |#else 
                            15106 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15107 ; 210  |#define DebugBuildAssert(x)    
                            15108 ; 211  |#endif
                            15109 ; 212  |
                            15110 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15111 ; 214  |//  #pragma asm
                            15112 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15113 ; 216  |//  #pragma endasm
                            15114 ; 217  |
                            15115 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15116 ; 219  |#ifdef COLOR_262K
                            15117 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15118 ; 221  |#elif defined(COLOR_65K)
                            15119 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15120 ; 223  |#else
                            15121 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15122 ; 225  |#endif
                            15123 ; 226  |    
                            15124 ; 227  |#endif // #ifndef _TYPES_H
                            15125 
                            15127 
                            15128 ; 29   |
                            15129 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15130 ; 31   |
                            15131 ; 32   |//   RTC STMP Registers 
                            15132 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            15133 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15134 ; 35   |
                            15135 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            15136 ; 37   |
                            15137 ; 38   |
                            15138 ; 39   |
                            15139 ; 40   |
                            15140 ; 41   |
                            15141 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            15142 ; 43   |
                            15143 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            15144 ; 45   |
                            15145 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            15146 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            15147 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            15148 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            15149 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            15150 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            15151 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            15152 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            15153 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            15154 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            15155 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            15156 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            15157 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            15158 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            15159 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            15160 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                            15161 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            15162 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            15163 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            15164 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            15165 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            15166 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            15167 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            15168 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            15169 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            15170 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            15171 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            15172 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            15173 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            15174 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15175 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            15176 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            15177 ; 78   |
                            15178 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                            15179 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                            15180 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                            15181 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                            15182 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                            15183 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                            15184 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                            15185 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            15186 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            15187 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            15188 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            15189 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            15190 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                            15191 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                            15192 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                            15193 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                            15194 ; 95   |
                            15195 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            15196 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            15197 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            15198 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            15199 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            15200 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            15201 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            15202 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            15203 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            15204 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                            15205 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            15206 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            15207 ; 108  |
                            15208 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            15209 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            15210 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            15211 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            15212 ; 113  |
                            15213 ; 114  |
                            15214 ; 115  |typedef union               
                            15215 ; 116  |{
                            15216 ; 117  |    struct {
                            15217 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            15218 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            15219 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15220 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            15221 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            15222 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            15223 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            15224 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            15225 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            15226 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            15227 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            15228 ; 129  |    } B;
                            15229 ; 130  |    int I;
                            15230 ; 131  |    unsigned int U;
                            15231 ; 132  |} rtc_csr_type;
                            15232 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                            15233 ; 134  |
                            15234 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15235 ; 136  |
                            15236 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            15237 ; 138  |
                            15238 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            15239 ; 140  |
                            15240 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            15241 ; 142  |
                            15242 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            15243 ; 144  |
                            15244 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                            15245 ; 146  |
                            15246 ; 147  |typedef union               
                            15247 ; 148  |{
                            15248 ; 149  |    struct {
                            15249 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            15250 ; 151  |    } B;
                            15251 ; 152  |    int I;
                            15252 ; 153  |    unsigned int U;
                            15253 ; 154  |} rtc_mseconds0_type;
                            15254 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                            15255 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            15256 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            15257 ; 158  |
                            15258 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            15259 ; 160  |
                            15260 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            15261 ; 162  |
                            15262 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            15263 ; 164  |
                            15264 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            15265 ; 166  |
                            15266 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                            15267 ; 168  |
                            15268 ; 169  |typedef union               
                            15269 ; 170  |{
                            15270 ; 171  |    struct {
                            15271 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            15272 ; 173  |    } B;
                            15273 ; 174  |    int I;
                            15274 ; 175  |    unsigned int U;
                            15275 ; 176  |} rtc_mseconds1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15276 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                            15277 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            15278 ; 179  |
                            15279 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            15280 ; 181  |#define HW_RTC_UP_OFFSET 2
                            15281 ; 182  |
                            15282 ; 183  |
                            15283 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            15284 ; 185  |
                            15285 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            15286 ; 187  |
                            15287 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            15288 ; 189  |
                            15289 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            15290 ; 191  |
                            15291 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            15292 ; 193  |
                            15293 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            15294 ; 195  |
                            15295 ; 196  |typedef union               
                            15296 ; 197  |{
                            15297 ; 198  |    struct {
                            15298 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            15299 ; 200  |    } B;
                            15300 ; 201  |    int I;
                            15301 ; 202  |    unsigned int U;
                            15302 ; 203  |} rtc_watchdog_type;
                            15303 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                            15304 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            15305 ; 206  |
                            15306 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            15307 ; 208  |
                            15308 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            15309 ; 210  |
                            15310 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            15311 ; 212  |
                            15312 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                            15313 ; 214  |
                            15314 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            15315 ; 216  |
                            15316 ; 217  |typedef union               
                            15317 ; 218  |{
                            15318 ; 219  |    struct {
                            15319 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            15320 ; 221  |    } B;
                            15321 ; 222  |    int I;
                            15322 ; 223  |    unsigned int U;
                            15323 ; 224  |} rtc_alarm0_type;
                            15324 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                            15325 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            15326 ; 227  |
                            15327 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            15328 ; 229  |
                            15329 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            15330 ; 231  |
                            15331 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            15332 ; 233  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15333 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                            15334 ; 235  |
                            15335 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            15336 ; 237  |
                            15337 ; 238  |typedef union               
                            15338 ; 239  |{
                            15339 ; 240  |    struct {
                            15340 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            15341 ; 242  |    } B;
                            15342 ; 243  |    int I;
                            15343 ; 244  |    unsigned int U;
                            15344 ; 245  |} rtc_alarm1_type;
                            15345 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                            15346 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15347 ; 248  |
                            15348 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            15349 ; 250  |
                            15350 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            15351 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            15352 ; 253  |
                            15353 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            15354 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            15355 ; 256  |
                            15356 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            15357 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                            15358 ; 259  |
                            15359 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            15360 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            15361 ; 262  |
                            15362 ; 263  |typedef union               
                            15363 ; 264  |{
                            15364 ; 265  |    struct {
                            15365 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            15366 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            15367 ; 268  |    } B;
                            15368 ; 269  |    int I;
                            15369 ; 270  |    unsigned int U;
                            15370 ; 271  |} rtc_xtaldivide_type;
                            15371 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                            15372 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            15373 ; 274  |
                            15374 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            15375 ; 276  |
                            15376 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            15377 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            15378 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            15379 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            15380 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            15381 ; 282  |
                            15382 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            15383 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            15384 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            15385 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            15386 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            15387 ; 288  |
                            15388 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15389 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            15390 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            15391 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            15392 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                            15393 ; 294  |
                            15394 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            15395 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                            15396 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                            15397 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                            15398 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            15399 ; 300  |
                            15400 ; 301  |typedef union               
                            15401 ; 302  |{
                            15402 ; 303  |   struct {
                            15403 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            15404 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            15405 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            15406 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            15407 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            15408 ; 309  |   } B;
                            15409 ; 310  |    int I;
                            15410 ; 311  |    unsigned int U;
                            15411 ; 312  |} rtc_PERSISTENT0_type;
                            15412 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                            15413 ; 314  |
                            15414 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            15415 ; 316  |
                            15416 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            15417 ; 318  |
                            15418 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            15419 ; 320  |
                            15420 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            15421 ; 322  |
                            15422 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                            15423 ; 324  |
                            15424 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            15425 ; 326  |
                            15426 ; 327  |
                            15427 ; 328  |typedef union               
                            15428 ; 329  |{
                            15429 ; 330  |    struct {
                            15430 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            15431 ; 332  |    } B;
                            15432 ; 333  |    int I;
                            15433 ; 334  |    unsigned int U;
                            15434 ; 335  |} rtc_PERSISTENT1_type;
                            15435 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                            15436 ; 337  |
                            15437 ; 338  |
                            15438 ; 339  |#endif
                            15439 ; 340  |
                            15440 ; 341  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15441 ; 342  |
                            15442 ; 343  |
                            15443 ; 344  |
                            15444 ; 345  |
                            15445 ; 346  |
                            15446 ; 347  |
                            15447 ; 348  |
                            15448 ; 349  |
                            15449 ; 350  |
                            15450 ; 351  |
                            15451 ; 352  |
                            15452 ; 353  |
                            15453 
                            15455 
                            15456 ; 30   |#include "regsspare.h"
                            15457 
                            15459 
                            15460 ; 1    |#if !(defined(RESGSSPARE_INC))
                            15461 ; 2    |#define RESGSSPARE_INC 1
                            15462 ; 3    |
                            15463 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            15464 ; 5    |
                            15465 ; 6    |
                            15466 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            15467 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            15468 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            15469 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            15470 ; 11   |
                            15471 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            15472 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            15473 ; 14   |
                            15474 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            15475 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            15476 ; 17   |
                            15477 ; 18   |
                            15478 ; 19   |
                            15479 ; 20   |typedef union               
                            15480 ; 21   |{
                            15481 ; 22   |    struct {
                            15482 ; 23   |        int      I2SS       :1;     
                            15483 ; 24   |        int      USBSELECT  :1;     
                            15484 ; 25   |        unsigned            :6;
                            15485 ; 26   |        int      USBPLUGIN  :1;     
                            15486 ; 27   |        int      PSWITCH    :1;     
                            15487 ; 28   |    } B;
                            15488 ; 29   |
                            15489 ; 30   |    int I;
                            15490 ; 31   |
                            15491 ; 32   |} spare_type;
                            15492 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            15493 ; 34   |
                            15494 ; 35   |
                            15495 ; 36   |
                            15496 ; 37   |#endif
                            15497 
                            15499 
                            15500 ; 31   |#include "regsspi.h"
                            15501 
                            15503 
                            15504 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15505 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15506 ; 3    |//;; Filename    : regsspi.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15507 ; 4    |//;; Description : Register definitions for SPI interface
                            15508 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15509 ; 6    |
                            15510 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15511 ; 8    |// The following naming conventions are followed in this file.
                            15512 ; 9    |// All registers are named using the format...
                            15513 ; 10   |//     HW_<module>_<regname>
                            15514 ; 11   |// where <module> is the module name which can be any of the following...
                            15515 ; 12   |//     USB20
                            15516 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15517 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15518 ; 15   |// that module)
                            15519 ; 16   |// <regname> is the specific register within that module
                            15520 ; 17   |// We also define the following...
                            15521 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15522 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15523 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15524 ; 21   |// which does something else, and
                            15525 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15526 ; 23   |// which does something else.
                            15527 ; 24   |// Other rules
                            15528 ; 25   |//     All caps
                            15529 ; 26   |//     Numeric identifiers start at 0
                            15530 ; 27   |#if !(defined(regsspiinc))
                            15531 ; 28   |#define regsspiinc 1
                            15532 ; 29   |
                            15533 ; 30   |#include "types.h"
                            15534 
                            15536 
                            15537 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15538 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15539 ; 3    |//
                            15540 ; 4    |// Filename: types.h
                            15541 ; 5    |// Description: Standard data types
                            15542 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15543 ; 7    |
                            15544 ; 8    |#ifndef _TYPES_H
                            15545 ; 9    |#define _TYPES_H
                            15546 ; 10   |
                            15547 ; 11   |// TODO:  move this outta here!
                            15548 ; 12   |#if !defined(NOERROR)
                            15549 ; 13   |#define NOERROR 0
                            15550 ; 14   |#define SUCCESS 0
                            15551 ; 15   |#endif 
                            15552 ; 16   |#if !defined(SUCCESS)
                            15553 ; 17   |#define SUCCESS  0
                            15554 ; 18   |#endif
                            15555 ; 19   |#if !defined(ERROR)
                            15556 ; 20   |#define ERROR   -1
                            15557 ; 21   |#endif
                            15558 ; 22   |#if !defined(FALSE)
                            15559 ; 23   |#define FALSE 0
                            15560 ; 24   |#endif
                            15561 ; 25   |#if !defined(TRUE)
                            15562 ; 26   |#define TRUE  1
                            15563 ; 27   |#endif
                            15564 ; 28   |
                            15565 ; 29   |#if !defined(NULL)
                            15566 ; 30   |#define NULL 0
                            15567 ; 31   |#endif
                            15568 ; 32   |
                            15569 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15570 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15571 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15572 ; 36   |#define MAX_ULONG   (-1) 
                            15573 ; 37   |
                            15574 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15575 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15576 ; 40   |
                            15577 ; 41   |
                            15578 ; 42   |#define BYTE    unsigned char       // btVarName
                            15579 ; 43   |#define CHAR    signed char         // cVarName
                            15580 ; 44   |#define USHORT  unsigned short      // usVarName
                            15581 ; 45   |#define SHORT   unsigned short      // sVarName
                            15582 ; 46   |#define WORD    unsigned int        // wVarName
                            15583 ; 47   |#define INT     signed int          // iVarName
                            15584 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15585 ; 49   |#define LONG    signed long         // lVarName
                            15586 ; 50   |#define BOOL    unsigned int        // bVarName
                            15587 ; 51   |#define FRACT   _fract              // frVarName
                            15588 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15589 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15590 ; 54   |#define FLOAT   float               // fVarName
                            15591 ; 55   |#define DBL     double              // dVarName
                            15592 ; 56   |#define ENUM    enum                // eVarName
                            15593 ; 57   |#define CMX     _complex            // cmxVarName
                            15594 ; 58   |typedef WORD UCS3;                   // 
                            15595 ; 59   |
                            15596 ; 60   |#define UINT16  unsigned short
                            15597 ; 61   |#define UINT8   unsigned char   
                            15598 ; 62   |#define UINT32  unsigned long
                            15599 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15600 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15601 ; 65   |#define WCHAR   UINT16
                            15602 ; 66   |
                            15603 ; 67   |//UINT128 is 16 bytes or 6 words
                            15604 ; 68   |typedef struct UINT128_3500 {   
                            15605 ; 69   |    int val[6];     
                            15606 ; 70   |} UINT128_3500;
                            15607 ; 71   |
                            15608 ; 72   |#define UINT128   UINT128_3500
                            15609 ; 73   |
                            15610 ; 74   |// Little endian word packed byte strings:   
                            15611 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15612 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15613 ; 77   |// Little endian word packed byte strings:   
                            15614 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15615 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15616 ; 80   |
                            15617 ; 81   |// Declare Memory Spaces To Use When Coding
                            15618 ; 82   |// A. Sector Buffers
                            15619 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15620 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15621 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15622 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15623 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15624 ; 88   |// B. Media DDI Memory
                            15625 ; 89   |#define MEDIA_DDI_MEM _Y
                            15626 ; 90   |
                            15627 ; 91   |
                            15628 ; 92   |
                            15629 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15630 ; 94   |// Examples of circular pointers:
                            15631 ; 95   |//    INT CIRC cpiVarName
                            15632 ; 96   |//    DWORD CIRC cpdwVarName
                            15633 ; 97   |
                            15634 ; 98   |#define RETCODE INT                 // rcVarName
                            15635 ; 99   |
                            15636 ; 100  |// generic bitfield structure
                            15637 ; 101  |struct Bitfield {
                            15638 ; 102  |    unsigned int B0  :1;
                            15639 ; 103  |    unsigned int B1  :1;
                            15640 ; 104  |    unsigned int B2  :1;
                            15641 ; 105  |    unsigned int B3  :1;
                            15642 ; 106  |    unsigned int B4  :1;
                            15643 ; 107  |    unsigned int B5  :1;
                            15644 ; 108  |    unsigned int B6  :1;
                            15645 ; 109  |    unsigned int B7  :1;
                            15646 ; 110  |    unsigned int B8  :1;
                            15647 ; 111  |    unsigned int B9  :1;
                            15648 ; 112  |    unsigned int B10 :1;
                            15649 ; 113  |    unsigned int B11 :1;
                            15650 ; 114  |    unsigned int B12 :1;
                            15651 ; 115  |    unsigned int B13 :1;
                            15652 ; 116  |    unsigned int B14 :1;
                            15653 ; 117  |    unsigned int B15 :1;
                            15654 ; 118  |    unsigned int B16 :1;
                            15655 ; 119  |    unsigned int B17 :1;
                            15656 ; 120  |    unsigned int B18 :1;
                            15657 ; 121  |    unsigned int B19 :1;
                            15658 ; 122  |    unsigned int B20 :1;
                            15659 ; 123  |    unsigned int B21 :1;
                            15660 ; 124  |    unsigned int B22 :1;
                            15661 ; 125  |    unsigned int B23 :1;
                            15662 ; 126  |};
                            15663 ; 127  |
                            15664 ; 128  |union BitInt {
                            15665 ; 129  |        struct Bitfield B;
                            15666 ; 130  |        int        I;
                            15667 ; 131  |};
                            15668 ; 132  |
                            15669 ; 133  |#define MAX_MSG_LENGTH 10
                            15670 ; 134  |struct CMessage
                            15671 ; 135  |{
                            15672 ; 136  |        unsigned int m_uLength;
                            15673 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15674 ; 138  |};
                            15675 ; 139  |
                            15676 ; 140  |typedef struct {
                            15677 ; 141  |    WORD m_wLength;
                            15678 ; 142  |    WORD m_wMessage;
                            15679 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15680 ; 144  |} Message;
                            15681 ; 145  |
                            15682 ; 146  |struct MessageQueueDescriptor
                            15683 ; 147  |{
                            15684 ; 148  |        int *m_pBase;
                            15685 ; 149  |        int m_iModulo;
                            15686 ; 150  |        int m_iSize;
                            15687 ; 151  |        int *m_pHead;
                            15688 ; 152  |        int *m_pTail;
                            15689 ; 153  |};
                            15690 ; 154  |
                            15691 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15692 ; 156  |{
                            15693 ; 157  |    int m_iSignaledEventMask;
                            15694 ; 158  |    int m_iWaitEventMask;
                            15695 ; 159  |    int m_iResourceOfCode;
                            15696 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15697 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15698 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15699 ; 163  |    int m_uTimeOutHigh;
                            15700 ; 164  |    int m_uTimeOutLow;
                            15701 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15702 ; 166  |};
                            15703 ; 167  |
                            15704 ; 168  |union WaitMask{
                            15705 ; 169  |    struct B{
                            15706 ; 170  |        unsigned int m_bNone     :1;
                            15707 ; 171  |        unsigned int m_bMessage  :1;
                            15708 ; 172  |        unsigned int m_bTimer    :1;
                            15709 ; 173  |        unsigned int m_bButton   :1;
                            15710 ; 174  |    } B;
                            15711 ; 175  |    int I;
                            15712 ; 176  |} ;
                            15713 ; 177  |
                            15714 ; 178  |
                            15715 ; 179  |struct Button {
                            15716 ; 180  |        WORD wButtonEvent;
                            15717 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15718 ; 182  |};
                            15719 ; 183  |
                            15720 ; 184  |struct Message {
                            15721 ; 185  |        WORD wMsgLength;
                            15722 ; 186  |        WORD wMsgCommand;
                            15723 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15724 ; 188  |};
                            15725 ; 189  |
                            15726 ; 190  |union EventTypes {
                            15727 ; 191  |        struct CMessage msg;
                            15728 ; 192  |        struct Button Button ;
                            15729 ; 193  |        struct Message Message;
                            15730 ; 194  |};
                            15731 ; 195  |
                            15732 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15733 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15734 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15735 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15736 ; 200  |
                            15737 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15738 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15739 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15740 ; 204  |
                            15741 ; 205  |#if DEBUG
                            15742 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15743 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15744 ; 208  |#else 
                            15745 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15746 ; 210  |#define DebugBuildAssert(x)    
                            15747 ; 211  |#endif
                            15748 ; 212  |
                            15749 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15750 ; 214  |//  #pragma asm
                            15751 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15752 ; 216  |//  #pragma endasm
                            15753 ; 217  |
                            15754 ; 218  |
                            15755 ; 219  |#ifdef COLOR_262K
                            15756 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15757 ; 221  |#elif defined(COLOR_65K)
                            15758 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15759 ; 223  |#else
                            15760 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15761 ; 225  |#endif
                            15762 ; 226  |    
                            15763 ; 227  |#endif // #ifndef _TYPES_H
                            15764 
                            15766 
                            15767 ; 31   |
                            15768 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15769 ; 33   |
                            15770 ; 34   |//   SPI STMP3500 Registers 
                            15771 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            15772 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15773 ; 37   |
                            15774 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            15775 ; 39   |
                            15776 ; 40   |
                            15777 ; 41   |
                            15778 ; 42   |// /////////////////////////////////////////////
                            15779 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            15780 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            15781 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            15782 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            15783 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            15784 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            15785 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            15786 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            15787 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            15788 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            15789 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            15790 ; 54   |
                            15791 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            15792 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            15793 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            15794 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            15795 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            15796 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            15797 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            15798 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            15799 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            15800 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            15801 ; 65   |
                            15802 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            15803 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            15804 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            15805 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            15806 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            15807 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            15808 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            15809 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            15810 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            15811 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15812 ; 76   |
                            15813 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            15814 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            15815 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            15816 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            15817 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            15818 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            15819 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            15820 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            15821 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            15822 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            15823 ; 87   |
                            15824 ; 88   |typedef union               
                            15825 ; 89   |{
                            15826 ; 90   |    struct {
                            15827 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            15828 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            15829 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            15830 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            15831 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            15832 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            15833 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            15834 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            15835 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            15836 ; 100  |    } B;
                            15837 ; 101  |
                            15838 ; 102  |    int I;
                            15839 ; 103  |    unsigned int U;
                            15840 ; 104  |} spcsr_type;
                            15841 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            15842 ; 106  |
                            15843 ; 107  |// /////////////////////////////////////////////
                            15844 ; 108  |// //  SPI Data Register Bit Definitions
                            15845 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            15846 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            15847 ; 111  |
                            15848 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            15849 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            15850 ; 114  |
                            15851 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            15852 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            15853 ; 117  |
                            15854 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            15855 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            15856 ; 120  |
                            15857 ; 121  |typedef union               
                            15858 ; 122  |{
                            15859 ; 123  |    struct {
                            15860 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            15861 ; 125  |    } B;
                            15862 ; 126  |
                            15863 ; 127  |    int I;
                            15864 ; 128  |    unsigned int U;
                            15865 ; 129  |} spdr_type;
                            15866 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            15867 ; 131  |
                            15868 ; 132  |
                            15869 ; 133  |#endif
                            15870 ; 134  |
                            15871 ; 135  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15872 
                            15874 
                            15875 ; 32   |#include "regsswizzle.h"
                            15876 
                            15878 
                            15879 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15880 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15881 ; 3    |//;; Filename    : regsswizzle.inc
                            15882 ; 4    |//;; Description : Register definitions for Swizzle interface
                            15883 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15884 ; 6    |
                            15885 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15886 ; 8    |// The following naming conventions are followed in this file.
                            15887 ; 9    |// All registers are named using the format...
                            15888 ; 10   |//     HW_<module>_<regname>
                            15889 ; 11   |// where <module> is the module name which can be any of the following...
                            15890 ; 12   |//     USB20
                            15891 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15892 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15893 ; 15   |// that module)
                            15894 ; 16   |// <regname> is the specific register within that module
                            15895 ; 17   |// We also define the following...
                            15896 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15897 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15898 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15899 ; 21   |// which does something else, and
                            15900 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15901 ; 23   |// which does something else.
                            15902 ; 24   |// Other rules
                            15903 ; 25   |//     All caps
                            15904 ; 26   |//     Numeric identifiers start at 0
                            15905 ; 27   |#if !(defined(regsswizzleinc))
                            15906 ; 28   |#define regsswizzleinc 1
                            15907 ; 29   |
                            15908 ; 30   |#include "types.h"
                            15909 
                            15911 
                            15912 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15913 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15914 ; 3    |//
                            15915 ; 4    |// Filename: types.h
                            15916 ; 5    |// Description: Standard data types
                            15917 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15918 ; 7    |
                            15919 ; 8    |#ifndef _TYPES_H
                            15920 ; 9    |#define _TYPES_H
                            15921 ; 10   |
                            15922 ; 11   |// TODO:  move this outta here!
                            15923 ; 12   |#if !defined(NOERROR)
                            15924 ; 13   |#define NOERROR 0
                            15925 ; 14   |#define SUCCESS 0
                            15926 ; 15   |#endif 
                            15927 ; 16   |#if !defined(SUCCESS)
                            15928 ; 17   |#define SUCCESS  0
                            15929 ; 18   |#endif
                            15930 ; 19   |#if !defined(ERROR)
                            15931 ; 20   |#define ERROR   -1
                            15932 ; 21   |#endif
                            15933 ; 22   |#if !defined(FALSE)
                            15934 ; 23   |#define FALSE 0
                            15935 ; 24   |#endif
                            15936 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15937 ; 26   |#define TRUE  1
                            15938 ; 27   |#endif
                            15939 ; 28   |
                            15940 ; 29   |#if !defined(NULL)
                            15941 ; 30   |#define NULL 0
                            15942 ; 31   |#endif
                            15943 ; 32   |
                            15944 ; 33   |#define MAX_INT     0x7FFFFF
                            15945 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15946 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15947 ; 36   |#define MAX_ULONG   (-1) 
                            15948 ; 37   |
                            15949 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15950 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15951 ; 40   |
                            15952 ; 41   |
                            15953 ; 42   |#define BYTE    unsigned char       // btVarName
                            15954 ; 43   |#define CHAR    signed char         // cVarName
                            15955 ; 44   |#define USHORT  unsigned short      // usVarName
                            15956 ; 45   |#define SHORT   unsigned short      // sVarName
                            15957 ; 46   |#define WORD    unsigned int        // wVarName
                            15958 ; 47   |#define INT     signed int          // iVarName
                            15959 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15960 ; 49   |#define LONG    signed long         // lVarName
                            15961 ; 50   |#define BOOL    unsigned int        // bVarName
                            15962 ; 51   |#define FRACT   _fract              // frVarName
                            15963 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15964 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15965 ; 54   |#define FLOAT   float               // fVarName
                            15966 ; 55   |#define DBL     double              // dVarName
                            15967 ; 56   |#define ENUM    enum                // eVarName
                            15968 ; 57   |#define CMX     _complex            // cmxVarName
                            15969 ; 58   |typedef WORD UCS3;                   // 
                            15970 ; 59   |
                            15971 ; 60   |#define UINT16  unsigned short
                            15972 ; 61   |#define UINT8   unsigned char   
                            15973 ; 62   |#define UINT32  unsigned long
                            15974 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15975 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15976 ; 65   |#define WCHAR   UINT16
                            15977 ; 66   |
                            15978 ; 67   |//UINT128 is 16 bytes or 6 words
                            15979 ; 68   |typedef struct UINT128_3500 {   
                            15980 ; 69   |    int val[6];     
                            15981 ; 70   |} UINT128_3500;
                            15982 ; 71   |
                            15983 ; 72   |#define UINT128   UINT128_3500
                            15984 ; 73   |
                            15985 ; 74   |// Little endian word packed byte strings:   
                            15986 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15987 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15988 ; 77   |// Little endian word packed byte strings:   
                            15989 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15990 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15991 ; 80   |
                            15992 ; 81   |// Declare Memory Spaces To Use When Coding
                            15993 ; 82   |// A. Sector Buffers
                            15994 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15995 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15996 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15997 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15998 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15999 ; 88   |// B. Media DDI Memory
                            16000 ; 89   |#define MEDIA_DDI_MEM _Y
                            16001 ; 90   |
                            16002 ; 91   |
                            16003 ; 92   |
                            16004 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16005 ; 94   |// Examples of circular pointers:
                            16006 ; 95   |//    INT CIRC cpiVarName
                            16007 ; 96   |//    DWORD CIRC cpdwVarName
                            16008 ; 97   |
                            16009 ; 98   |#define RETCODE INT                 // rcVarName
                            16010 ; 99   |
                            16011 ; 100  |// generic bitfield structure
                            16012 ; 101  |struct Bitfield {
                            16013 ; 102  |    unsigned int B0  :1;
                            16014 ; 103  |    unsigned int B1  :1;
                            16015 ; 104  |    unsigned int B2  :1;
                            16016 ; 105  |    unsigned int B3  :1;
                            16017 ; 106  |    unsigned int B4  :1;
                            16018 ; 107  |    unsigned int B5  :1;
                            16019 ; 108  |    unsigned int B6  :1;
                            16020 ; 109  |    unsigned int B7  :1;
                            16021 ; 110  |    unsigned int B8  :1;
                            16022 ; 111  |    unsigned int B9  :1;
                            16023 ; 112  |    unsigned int B10 :1;
                            16024 ; 113  |    unsigned int B11 :1;
                            16025 ; 114  |    unsigned int B12 :1;
                            16026 ; 115  |    unsigned int B13 :1;
                            16027 ; 116  |    unsigned int B14 :1;
                            16028 ; 117  |    unsigned int B15 :1;
                            16029 ; 118  |    unsigned int B16 :1;
                            16030 ; 119  |    unsigned int B17 :1;
                            16031 ; 120  |    unsigned int B18 :1;
                            16032 ; 121  |    unsigned int B19 :1;
                            16033 ; 122  |    unsigned int B20 :1;
                            16034 ; 123  |    unsigned int B21 :1;
                            16035 ; 124  |    unsigned int B22 :1;
                            16036 ; 125  |    unsigned int B23 :1;
                            16037 ; 126  |};
                            16038 ; 127  |
                            16039 ; 128  |union BitInt {
                            16040 ; 129  |        struct Bitfield B;
                            16041 ; 130  |        int        I;
                            16042 ; 131  |};
                            16043 ; 132  |
                            16044 ; 133  |#define MAX_MSG_LENGTH 10
                            16045 ; 134  |struct CMessage
                            16046 ; 135  |{
                            16047 ; 136  |        unsigned int m_uLength;
                            16048 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16049 ; 138  |};
                            16050 ; 139  |
                            16051 ; 140  |typedef struct {
                            16052 ; 141  |    WORD m_wLength;
                            16053 ; 142  |    WORD m_wMessage;
                            16054 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16055 ; 144  |} Message;
                            16056 ; 145  |
                            16057 ; 146  |struct MessageQueueDescriptor
                            16058 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16059 ; 148  |        int *m_pBase;
                            16060 ; 149  |        int m_iModulo;
                            16061 ; 150  |        int m_iSize;
                            16062 ; 151  |        int *m_pHead;
                            16063 ; 152  |        int *m_pTail;
                            16064 ; 153  |};
                            16065 ; 154  |
                            16066 ; 155  |struct ModuleEntry
                            16067 ; 156  |{
                            16068 ; 157  |    int m_iSignaledEventMask;
                            16069 ; 158  |    int m_iWaitEventMask;
                            16070 ; 159  |    int m_iResourceOfCode;
                            16071 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16072 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16073 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16074 ; 163  |    int m_uTimeOutHigh;
                            16075 ; 164  |    int m_uTimeOutLow;
                            16076 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16077 ; 166  |};
                            16078 ; 167  |
                            16079 ; 168  |union WaitMask{
                            16080 ; 169  |    struct B{
                            16081 ; 170  |        unsigned int m_bNone     :1;
                            16082 ; 171  |        unsigned int m_bMessage  :1;
                            16083 ; 172  |        unsigned int m_bTimer    :1;
                            16084 ; 173  |        unsigned int m_bButton   :1;
                            16085 ; 174  |    } B;
                            16086 ; 175  |    int I;
                            16087 ; 176  |} ;
                            16088 ; 177  |
                            16089 ; 178  |
                            16090 ; 179  |struct Button {
                            16091 ; 180  |        WORD wButtonEvent;
                            16092 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16093 ; 182  |};
                            16094 ; 183  |
                            16095 ; 184  |struct Message {
                            16096 ; 185  |        WORD wMsgLength;
                            16097 ; 186  |        WORD wMsgCommand;
                            16098 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16099 ; 188  |};
                            16100 ; 189  |
                            16101 ; 190  |union EventTypes {
                            16102 ; 191  |        struct CMessage msg;
                            16103 ; 192  |        struct Button Button ;
                            16104 ; 193  |        struct Message Message;
                            16105 ; 194  |};
                            16106 ; 195  |
                            16107 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16108 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16109 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16110 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16111 ; 200  |
                            16112 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16113 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16114 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16115 ; 204  |
                            16116 ; 205  |#if DEBUG
                            16117 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16118 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16119 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16120 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16121 ; 210  |#define DebugBuildAssert(x)    
                            16122 ; 211  |#endif
                            16123 ; 212  |
                            16124 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16125 ; 214  |//  #pragma asm
                            16126 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16127 ; 216  |//  #pragma endasm
                            16128 ; 217  |
                            16129 ; 218  |
                            16130 ; 219  |#ifdef COLOR_262K
                            16131 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16132 ; 221  |#elif defined(COLOR_65K)
                            16133 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16134 ; 223  |#else
                            16135 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16136 ; 225  |#endif
                            16137 ; 226  |    
                            16138 ; 227  |#endif // #ifndef _TYPES_H
                            16139 
                            16141 
                            16142 ; 31   |
                            16143 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16144 ; 33   |
                            16145 ; 34   |//   SWIZZLE STMP3500 Registers 
                            16146 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            16147 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16148 ; 37   |
                            16149 ; 38   |
                            16150 ; 39   |
                            16151 ; 40   |
                            16152 ; 41   |
                            16153 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            16154 ; 43   |
                            16155 ; 44   |
                            16156 ; 45   |
                            16157 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            16158 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            16159 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            16160 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            16161 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            16162 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            16163 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            16164 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            16165 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            16166 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            16167 ; 56   |
                            16168 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            16169 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            16170 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            16171 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            16172 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            16173 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            16174 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            16175 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            16176 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            16177 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16178 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            16179 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                            16180 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            16181 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            16182 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            16183 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            16184 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            16185 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            16186 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            16187 ; 76   |
                            16188 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            16189 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            16190 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            16191 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            16192 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            16193 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            16194 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            16195 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            16196 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            16197 ; 86   |
                            16198 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            16199 ; 88   |//  Bit Manipulation Unit Registers
                            16200 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            16201 ; 90   |typedef union
                            16202 ; 91   |{
                            16203 ; 92   |    struct
                            16204 ; 93   |    {
                            16205 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            16206 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            16207 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            16208 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            16209 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            16210 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            16211 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            16212 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            16213 ; 102  |    } B;
                            16214 ; 103  |    int I;
                            16215 ; 104  |    unsigned U;
                            16216 ; 105  |} swizzlecsr1_type;
                            16217 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            16218 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            16219 ; 108  |
                            16220 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            16221 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            16222 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            16223 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            16224 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            16225 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            16226 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            16227 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            16228 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            16229 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16230 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            16231 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            16232 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            16233 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            16234 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            16235 ; 124  |
                            16236 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            16237 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            16238 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            16239 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            16240 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            16241 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            16242 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            16243 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            16244 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            16245 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            16246 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            16247 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            16248 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            16249 ; 138  |
                            16250 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            16251 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            16252 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            16253 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            16254 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            16255 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            16256 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            16257 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            16258 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            16259 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            16260 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            16261 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            16262 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            16263 ; 152  |
                            16264 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            16265 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            16266 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            16267 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            16268 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            16269 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            16270 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            16271 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            16272 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            16273 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            16274 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            16275 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            16276 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            16277 ; 166  |
                            16278 ; 167  |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16279 ; 168  |typedef union
                            16280 ; 169  |{
                            16281 ; 170  |    struct
                            16282 ; 171  |    {
                            16283 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            16284 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            16285 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            16286 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            16287 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            16288 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            16289 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            16290 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            16291 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            16292 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            16293 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            16294 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            16295 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            16296 ; 185  |    } B;
                            16297 ; 186  |    unsigned int I;
                            16298 ; 187  |    unsigned int U;
                            16299 ; 188  |} swizzlecsr2_type;
                            16300 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            16301 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            16302 ; 191  |
                            16303 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            16304 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            16305 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            16306 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            16307 ; 196  |
                            16308 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            16309 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            16310 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            16311 ; 200  |
                            16312 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            16313 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            16314 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            16315 ; 204  |
                            16316 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            16317 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            16318 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            16319 ; 208  |
                            16320 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            16321 ; 210  |typedef union
                            16322 ; 211  |{
                            16323 ; 212  |    struct
                            16324 ; 213  |    {
                            16325 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            16326 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            16327 ; 216  |    } B;
                            16328 ; 217  |    int I;
                            16329 ; 218  |    unsigned U;
                            16330 ; 219  |} swizzlesizer_type;
                            16331 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            16332 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            16333 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16334 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            16335 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            16336 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            16337 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            16338 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            16339 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            16340 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            16341 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            16342 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            16343 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            16344 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            16345 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            16346 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            16347 ; 236  |
                            16348 ; 237  |
                            16349 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            16350 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            16351 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            16352 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            16353 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            16354 ; 243  |
                            16355 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            16356 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            16357 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            16358 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            16359 ; 248  |
                            16360 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            16361 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            16362 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            16363 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            16364 ; 253  |
                            16365 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            16366 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            16367 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            16368 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            16369 ; 258  |
                            16370 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            16371 ; 260  |typedef union
                            16372 ; 261  |{
                            16373 ; 262  |    struct
                            16374 ; 263  |    {
                            16375 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            16376 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            16377 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            16378 ; 267  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16379 ; 268  |    int I;
                            16380 ; 269  |    unsigned U;
                            16381 ; 270  |} swizzlediv3ur_type;
                            16382 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            16383 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            16384 ; 273  |
                            16385 ; 274  |#endif
                            16386 ; 275  |
                            16387 
                            16389 
                            16390 ; 33   |#include "regssdram.h"
                            16391 
                            16393 
                            16394 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16395 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16396 ; 3    |//;  File        : regssdram.inc
                            16397 ; 4    |//;  Description : Mixed Signal IP Register definition
                            16398 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16399 ; 6    |
                            16400 ; 7    |// The following naming conventions are followed in this file.
                            16401 ; 8    |// All registers are named using the format...
                            16402 ; 9    |//     HW_<module>_<regname>
                            16403 ; 10   |// where <module> is the module name which can be any of the following...
                            16404 ; 11   |//     SYSTEM
                            16405 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            16406 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16407 ; 14   |// that module)
                            16408 ; 15   |// <regname> is the specific register within that module
                            16409 ; 16   |// We also define the following...
                            16410 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16411 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16412 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16413 ; 20   |// which does something else, and
                            16414 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            16415 ; 22   |// which does something else.
                            16416 ; 23   |// Other rules
                            16417 ; 24   |//     All caps
                            16418 ; 25   |//     Numeric identifiers start at 0
                            16419 ; 26   |
                            16420 ; 27   |#if !(defined(regssdraminc))
                            16421 ; 28   |#define regssdraminc 1
                            16422 ; 29   |
                            16423 ; 30   |#include "types.h"
                            16424 
                            16426 
                            16427 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16428 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16429 ; 3    |//
                            16430 ; 4    |// Filename: types.h
                            16431 ; 5    |// Description: Standard data types
                            16432 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16433 ; 7    |
                            16434 ; 8    |#ifndef _TYPES_H
                            16435 ; 9    |#define _TYPES_H
                            16436 ; 10   |
                            16437 ; 11   |// TODO:  move this outta here!
                            16438 ; 12   |#if !defined(NOERROR)
                            16439 ; 13   |#define NOERROR 0
                            16440 ; 14   |#define SUCCESS 0
                            16441 ; 15   |#endif 
                            16442 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16443 ; 17   |#define SUCCESS  0
                            16444 ; 18   |#endif
                            16445 ; 19   |#if !defined(ERROR)
                            16446 ; 20   |#define ERROR   -1
                            16447 ; 21   |#endif
                            16448 ; 22   |#if !defined(FALSE)
                            16449 ; 23   |#define FALSE 0
                            16450 ; 24   |#endif
                            16451 ; 25   |#if !defined(TRUE)
                            16452 ; 26   |#define TRUE  1
                            16453 ; 27   |#endif
                            16454 ; 28   |
                            16455 ; 29   |#if !defined(NULL)
                            16456 ; 30   |#define NULL 0
                            16457 ; 31   |#endif
                            16458 ; 32   |
                            16459 ; 33   |#define MAX_INT     0x7FFFFF
                            16460 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16461 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16462 ; 36   |#define MAX_ULONG   (-1) 
                            16463 ; 37   |
                            16464 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16465 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16466 ; 40   |
                            16467 ; 41   |
                            16468 ; 42   |#define BYTE    unsigned char       // btVarName
                            16469 ; 43   |#define CHAR    signed char         // cVarName
                            16470 ; 44   |#define USHORT  unsigned short      // usVarName
                            16471 ; 45   |#define SHORT   unsigned short      // sVarName
                            16472 ; 46   |#define WORD    unsigned int        // wVarName
                            16473 ; 47   |#define INT     signed int          // iVarName
                            16474 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16475 ; 49   |#define LONG    signed long         // lVarName
                            16476 ; 50   |#define BOOL    unsigned int        // bVarName
                            16477 ; 51   |#define FRACT   _fract              // frVarName
                            16478 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16479 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16480 ; 54   |#define FLOAT   float               // fVarName
                            16481 ; 55   |#define DBL     double              // dVarName
                            16482 ; 56   |#define ENUM    enum                // eVarName
                            16483 ; 57   |#define CMX     _complex            // cmxVarName
                            16484 ; 58   |typedef WORD UCS3;                   // 
                            16485 ; 59   |
                            16486 ; 60   |#define UINT16  unsigned short
                            16487 ; 61   |#define UINT8   unsigned char   
                            16488 ; 62   |#define UINT32  unsigned long
                            16489 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16490 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16491 ; 65   |#define WCHAR   UINT16
                            16492 ; 66   |
                            16493 ; 67   |//UINT128 is 16 bytes or 6 words
                            16494 ; 68   |typedef struct UINT128_3500 {   
                            16495 ; 69   |    int val[6];     
                            16496 ; 70   |} UINT128_3500;
                            16497 ; 71   |
                            16498 ; 72   |#define UINT128   UINT128_3500
                            16499 ; 73   |
                            16500 ; 74   |// Little endian word packed byte strings:   
                            16501 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16502 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16503 ; 77   |// Little endian word packed byte strings:   
                            16504 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16505 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16506 ; 80   |
                            16507 ; 81   |// Declare Memory Spaces To Use When Coding
                            16508 ; 82   |// A. Sector Buffers
                            16509 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16510 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16511 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16512 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16513 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16514 ; 88   |// B. Media DDI Memory
                            16515 ; 89   |#define MEDIA_DDI_MEM _Y
                            16516 ; 90   |
                            16517 ; 91   |
                            16518 ; 92   |
                            16519 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16520 ; 94   |// Examples of circular pointers:
                            16521 ; 95   |//    INT CIRC cpiVarName
                            16522 ; 96   |//    DWORD CIRC cpdwVarName
                            16523 ; 97   |
                            16524 ; 98   |#define RETCODE INT                 // rcVarName
                            16525 ; 99   |
                            16526 ; 100  |// generic bitfield structure
                            16527 ; 101  |struct Bitfield {
                            16528 ; 102  |    unsigned int B0  :1;
                            16529 ; 103  |    unsigned int B1  :1;
                            16530 ; 104  |    unsigned int B2  :1;
                            16531 ; 105  |    unsigned int B3  :1;
                            16532 ; 106  |    unsigned int B4  :1;
                            16533 ; 107  |    unsigned int B5  :1;
                            16534 ; 108  |    unsigned int B6  :1;
                            16535 ; 109  |    unsigned int B7  :1;
                            16536 ; 110  |    unsigned int B8  :1;
                            16537 ; 111  |    unsigned int B9  :1;
                            16538 ; 112  |    unsigned int B10 :1;
                            16539 ; 113  |    unsigned int B11 :1;
                            16540 ; 114  |    unsigned int B12 :1;
                            16541 ; 115  |    unsigned int B13 :1;
                            16542 ; 116  |    unsigned int B14 :1;
                            16543 ; 117  |    unsigned int B15 :1;
                            16544 ; 118  |    unsigned int B16 :1;
                            16545 ; 119  |    unsigned int B17 :1;
                            16546 ; 120  |    unsigned int B18 :1;
                            16547 ; 121  |    unsigned int B19 :1;
                            16548 ; 122  |    unsigned int B20 :1;
                            16549 ; 123  |    unsigned int B21 :1;
                            16550 ; 124  |    unsigned int B22 :1;
                            16551 ; 125  |    unsigned int B23 :1;
                            16552 ; 126  |};
                            16553 ; 127  |
                            16554 ; 128  |union BitInt {
                            16555 ; 129  |        struct Bitfield B;
                            16556 ; 130  |        int        I;
                            16557 ; 131  |};
                            16558 ; 132  |
                            16559 ; 133  |#define MAX_MSG_LENGTH 10
                            16560 ; 134  |struct CMessage
                            16561 ; 135  |{
                            16562 ; 136  |        unsigned int m_uLength;
                            16563 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16564 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16565 ; 139  |
                            16566 ; 140  |typedef struct {
                            16567 ; 141  |    WORD m_wLength;
                            16568 ; 142  |    WORD m_wMessage;
                            16569 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16570 ; 144  |} Message;
                            16571 ; 145  |
                            16572 ; 146  |struct MessageQueueDescriptor
                            16573 ; 147  |{
                            16574 ; 148  |        int *m_pBase;
                            16575 ; 149  |        int m_iModulo;
                            16576 ; 150  |        int m_iSize;
                            16577 ; 151  |        int *m_pHead;
                            16578 ; 152  |        int *m_pTail;
                            16579 ; 153  |};
                            16580 ; 154  |
                            16581 ; 155  |struct ModuleEntry
                            16582 ; 156  |{
                            16583 ; 157  |    int m_iSignaledEventMask;
                            16584 ; 158  |    int m_iWaitEventMask;
                            16585 ; 159  |    int m_iResourceOfCode;
                            16586 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16587 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16588 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16589 ; 163  |    int m_uTimeOutHigh;
                            16590 ; 164  |    int m_uTimeOutLow;
                            16591 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16592 ; 166  |};
                            16593 ; 167  |
                            16594 ; 168  |union WaitMask{
                            16595 ; 169  |    struct B{
                            16596 ; 170  |        unsigned int m_bNone     :1;
                            16597 ; 171  |        unsigned int m_bMessage  :1;
                            16598 ; 172  |        unsigned int m_bTimer    :1;
                            16599 ; 173  |        unsigned int m_bButton   :1;
                            16600 ; 174  |    } B;
                            16601 ; 175  |    int I;
                            16602 ; 176  |} ;
                            16603 ; 177  |
                            16604 ; 178  |
                            16605 ; 179  |struct Button {
                            16606 ; 180  |        WORD wButtonEvent;
                            16607 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16608 ; 182  |};
                            16609 ; 183  |
                            16610 ; 184  |struct Message {
                            16611 ; 185  |        WORD wMsgLength;
                            16612 ; 186  |        WORD wMsgCommand;
                            16613 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16614 ; 188  |};
                            16615 ; 189  |
                            16616 ; 190  |union EventTypes {
                            16617 ; 191  |        struct CMessage msg;
                            16618 ; 192  |        struct Button Button ;
                            16619 ; 193  |        struct Message Message;
                            16620 ; 194  |};
                            16621 ; 195  |
                            16622 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16623 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16624 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16625 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16626 ; 200  |
                            16627 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16628 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16629 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16630 ; 204  |
                            16631 ; 205  |#if DEBUG
                            16632 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16633 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16634 ; 208  |#else 
                            16635 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16636 ; 210  |#define DebugBuildAssert(x)    
                            16637 ; 211  |#endif
                            16638 ; 212  |
                            16639 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16640 ; 214  |//  #pragma asm
                            16641 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16642 ; 216  |//  #pragma endasm
                            16643 ; 217  |
                            16644 ; 218  |
                            16645 ; 219  |#ifdef COLOR_262K
                            16646 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16647 ; 221  |#elif defined(COLOR_65K)
                            16648 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16649 ; 223  |#else
                            16650 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16651 ; 225  |#endif
                            16652 ; 226  |    
                            16653 ; 227  |#endif // #ifndef _TYPES_H
                            16654 
                            16656 
                            16657 ; 31   |
                            16658 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            16659 ; 33   |
                            16660 ; 34   |
                            16661 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            16662 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            16663 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            16664 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            16665 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            16666 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            16667 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            16668 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            16669 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            16670 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            16671 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            16672 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            16673 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            16674 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            16675 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            16676 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            16677 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            16678 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            16679 ; 53   |
                            16680 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            16681 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            16682 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            16683 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            16684 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16685 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            16686 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            16687 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            16688 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            16689 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            16690 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            16691 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            16692 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            16693 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            16694 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            16695 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            16696 ; 70   |
                            16697 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            16698 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            16699 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            16700 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            16701 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            16702 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            16703 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            16704 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            16705 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            16706 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            16707 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            16708 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            16709 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            16710 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            16711 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            16712 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            16713 ; 87   |
                            16714 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            16715 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            16716 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            16717 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            16718 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            16719 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            16720 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            16721 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            16722 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            16723 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            16724 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            16725 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            16726 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            16727 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            16728 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            16729 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            16730 ; 104  |
                            16731 ; 105  |typedef union               
                            16732 ; 106  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16733 ; 107  |    struct {
                            16734 ; 108  |        int SDRAMEN                     :1;
                            16735 ; 109  |        int IE                          :1;
                            16736 ; 110  |        int RNW                         :1;
                            16737 ; 111  |        int KICK                        :1;
                            16738 ; 112  |        int LM                          :1;
                            16739 ; 113  |        int ISTAT                       :1;
                            16740 ; 114  |        int PWDN                        :1;
                            16741 ; 115  |        int RSVD                        :1;
                            16742 ; 116  |        int SBYTE                       :2;
                            16743 ; 117  |        int MEM                         :2;
                            16744 ; 118  |        int BIGE                        :1;
                            16745 ; 119  |        int ASIZE                       :3;
                            16746 ; 120  |        int UKICK                       :1;
                            16747 ; 121  |        int DIV                         :4;
                            16748 ; 122  |        int MULTI                       :1;
                            16749 ; 123  |        int SDRAM                       :1;
                            16750 ; 124  |        int SIGN                        :1;
                            16751 ; 125  |    } B;
                            16752 ; 126  |    int I;
                            16753 ; 127  |} sdramcsr_type;
                            16754 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            16755 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            16756 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            16757 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            16758 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            16759 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            16760 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            16761 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            16762 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            16763 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            16764 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            16765 ; 139  |
                            16766 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            16767 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            16768 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            16769 ; 143  |
                            16770 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            16771 ; 145  |
                            16772 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            16773 ; 147  |
                            16774 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            16775 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            16776 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            16777 ; 151  |
                            16778 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            16779 ; 153  |
                            16780 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            16781 ; 155  |
                            16782 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            16783 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            16784 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            16785 ; 159  |
                            16786 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            16787 ; 161  |
                            16788 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            16789 ; 163  |
                            16790 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            16791 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            16792 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            16793 ; 167  |
                            16794 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16795 ; 169  |
                            16796 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            16797 ; 171  |
                            16798 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            16799 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            16800 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            16801 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            16802 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            16803 ; 177  |
                            16804 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            16805 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            16806 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            16807 ; 181  |
                            16808 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            16809 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            16810 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            16811 ; 185  |
                            16812 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            16813 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            16814 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            16815 ; 189  |
                            16816 ; 190  |typedef union               
                            16817 ; 191  |{
                            16818 ; 192  |    struct {
                            16819 ; 193  |        int INIT                :16;
                            16820 ; 194  |        int TRP                 :4;
                            16821 ; 195  |        int TRFC                :4;
                            16822 ; 196  |    } B;
                            16823 ; 197  |    int I;
                            16824 ; 198  |} sdramtimer1_type;
                            16825 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            16826 ; 200  |
                            16827 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            16828 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            16829 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            16830 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            16831 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            16832 ; 206  |
                            16833 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            16834 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            16835 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            16836 ; 210  |
                            16837 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            16838 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            16839 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            16840 ; 214  |
                            16841 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            16842 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            16843 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            16844 ; 218  |
                            16845 ; 219  |typedef union               
                            16846 ; 220  |{
                            16847 ; 221  |    struct {
                            16848 ; 222  |        int TXSR                :4;
                            16849 ; 223  |        int TREF                :12;
                            16850 ; 224  |        int TRCD                :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16851 ; 225  |        int RSVD                :4; 
                            16852 ; 226  |    } B;
                            16853 ; 227  |    int I;
                            16854 ; 228  |} sdramtimer2_type;
                            16855 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            16856 ; 230  |
                            16857 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            16858 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            16859 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            16860 ; 234  |
                            16861 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            16862 ; 236  |
                            16863 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            16864 ; 238  |
                            16865 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            16866 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            16867 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            16868 ; 242  |
                            16869 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            16870 ; 244  |
                            16871 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            16872 ; 246  |
                            16873 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            16874 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            16875 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            16876 ; 250  |
                            16877 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            16878 ; 252  |
                            16879 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            16880 ; 254  |
                            16881 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            16882 ; 256  |
                            16883 ; 257  |typedef union               
                            16884 ; 258  |{
                            16885 ; 259  |    struct {
                            16886 ; 260  |        int VALUE               :14;
                            16887 ; 261  |        int RSVD                :10; 
                            16888 ; 262  |    } B;
                            16889 ; 263  |    int I;
                            16890 ; 264  |} sdrammode_type;
                            16891 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            16892 ; 266  |
                            16893 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            16894 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            16895 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            16896 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            16897 ; 271  |
                            16898 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            16899 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            16900 ; 274  |
                            16901 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            16902 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            16903 ; 277  |
                            16904 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            16905 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            16906 ; 280  |
                            16907 ; 281  |typedef union               
                            16908 ; 282  |{
                            16909 ; 283  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16910 ; 284  |        int COLWIDTH               :4;
                            16911 ; 285  |        int ROWWIDTH               :4; 
                            16912 ; 286  |    } B;
                            16913 ; 287  |    int I;
                            16914 ; 288  |} sdramtype_type;
                            16915 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            16916 ; 290  |
                            16917 ; 291  |#endif
                            16918 ; 292  |
                            16919 ; 293  |
                            16920 ; 294  |
                            16921 ; 295  |
                            16922 ; 296  |
                            16923 ; 297  |
                            16924 
                            16926 
                            16927 ; 34   |#include "regstb.h"
                            16928 
                            16930 
                            16931 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16932 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            16933 ; 3    |// Filename: regstb.inc
                            16934 ; 4    |// Description: Register definitions for Trace Buffer
                            16935 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            16936 ; 6    |// The following naming conventions are followed in this file.
                            16937 ; 7    |// All registers are named using the format...
                            16938 ; 8    |//     HW_<module>_<regname>
                            16939 ; 9    |// where <module> is the module name which can be any of the following...
                            16940 ; 10   |//     USB20
                            16941 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            16942 ; 12   |// module name includes a number starting from 0 for the first instance of
                            16943 ; 13   |// that module)
                            16944 ; 14   |// <regname> is the specific register within that module
                            16945 ; 15   |// We also define the following...
                            16946 ; 16   |//     HW_<module>_<regname>_BITPOS
                            16947 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16948 ; 18   |//     HW_<module>_<regname>_SETMASK
                            16949 ; 19   |// which does something else, and
                            16950 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            16951 ; 21   |// which does something else.
                            16952 ; 22   |// Other rules
                            16953 ; 23   |//     All caps
                            16954 ; 24   |//     Numeric identifiers start at 0
                            16955 ; 25   |#if !(defined(regstbinc))
                            16956 ; 26   |#define regstbinc 1
                            16957 ; 27   |
                            16958 ; 28   |#include "types.h"
                            16959 
                            16961 
                            16962 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16963 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16964 ; 3    |//
                            16965 ; 4    |// Filename: types.h
                            16966 ; 5    |// Description: Standard data types
                            16967 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16968 ; 7    |
                            16969 ; 8    |#ifndef _TYPES_H
                            16970 ; 9    |#define _TYPES_H
                            16971 ; 10   |
                            16972 ; 11   |// TODO:  move this outta here!
                            16973 ; 12   |#if !defined(NOERROR)
                            16974 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16975 ; 14   |#define SUCCESS 0
                            16976 ; 15   |#endif 
                            16977 ; 16   |#if !defined(SUCCESS)
                            16978 ; 17   |#define SUCCESS  0
                            16979 ; 18   |#endif
                            16980 ; 19   |#if !defined(ERROR)
                            16981 ; 20   |#define ERROR   -1
                            16982 ; 21   |#endif
                            16983 ; 22   |#if !defined(FALSE)
                            16984 ; 23   |#define FALSE 0
                            16985 ; 24   |#endif
                            16986 ; 25   |#if !defined(TRUE)
                            16987 ; 26   |#define TRUE  1
                            16988 ; 27   |#endif
                            16989 ; 28   |
                            16990 ; 29   |#if !defined(NULL)
                            16991 ; 30   |#define NULL 0
                            16992 ; 31   |#endif
                            16993 ; 32   |
                            16994 ; 33   |#define MAX_INT     0x7FFFFF
                            16995 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16996 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16997 ; 36   |#define MAX_ULONG   (-1) 
                            16998 ; 37   |
                            16999 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17000 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17001 ; 40   |
                            17002 ; 41   |
                            17003 ; 42   |#define BYTE    unsigned char       // btVarName
                            17004 ; 43   |#define CHAR    signed char         // cVarName
                            17005 ; 44   |#define USHORT  unsigned short      // usVarName
                            17006 ; 45   |#define SHORT   unsigned short      // sVarName
                            17007 ; 46   |#define WORD    unsigned int        // wVarName
                            17008 ; 47   |#define INT     signed int          // iVarName
                            17009 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17010 ; 49   |#define LONG    signed long         // lVarName
                            17011 ; 50   |#define BOOL    unsigned int        // bVarName
                            17012 ; 51   |#define FRACT   _fract              // frVarName
                            17013 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17014 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17015 ; 54   |#define FLOAT   float               // fVarName
                            17016 ; 55   |#define DBL     double              // dVarName
                            17017 ; 56   |#define ENUM    enum                // eVarName
                            17018 ; 57   |#define CMX     _complex            // cmxVarName
                            17019 ; 58   |typedef WORD UCS3;                   // 
                            17020 ; 59   |
                            17021 ; 60   |#define UINT16  unsigned short
                            17022 ; 61   |#define UINT8   unsigned char   
                            17023 ; 62   |#define UINT32  unsigned long
                            17024 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17025 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17026 ; 65   |#define WCHAR   UINT16
                            17027 ; 66   |
                            17028 ; 67   |//UINT128 is 16 bytes or 6 words
                            17029 ; 68   |typedef struct UINT128_3500 {   
                            17030 ; 69   |    int val[6];     
                            17031 ; 70   |} UINT128_3500;
                            17032 ; 71   |
                            17033 ; 72   |#define UINT128   UINT128_3500
                            17034 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17035 ; 74   |// Little endian word packed byte strings:   
                            17036 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17037 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17038 ; 77   |// Little endian word packed byte strings:   
                            17039 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17040 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17041 ; 80   |
                            17042 ; 81   |// Declare Memory Spaces To Use When Coding
                            17043 ; 82   |// A. Sector Buffers
                            17044 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17045 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17046 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17047 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17048 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17049 ; 88   |// B. Media DDI Memory
                            17050 ; 89   |#define MEDIA_DDI_MEM _Y
                            17051 ; 90   |
                            17052 ; 91   |
                            17053 ; 92   |
                            17054 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17055 ; 94   |// Examples of circular pointers:
                            17056 ; 95   |//    INT CIRC cpiVarName
                            17057 ; 96   |//    DWORD CIRC cpdwVarName
                            17058 ; 97   |
                            17059 ; 98   |#define RETCODE INT                 // rcVarName
                            17060 ; 99   |
                            17061 ; 100  |// generic bitfield structure
                            17062 ; 101  |struct Bitfield {
                            17063 ; 102  |    unsigned int B0  :1;
                            17064 ; 103  |    unsigned int B1  :1;
                            17065 ; 104  |    unsigned int B2  :1;
                            17066 ; 105  |    unsigned int B3  :1;
                            17067 ; 106  |    unsigned int B4  :1;
                            17068 ; 107  |    unsigned int B5  :1;
                            17069 ; 108  |    unsigned int B6  :1;
                            17070 ; 109  |    unsigned int B7  :1;
                            17071 ; 110  |    unsigned int B8  :1;
                            17072 ; 111  |    unsigned int B9  :1;
                            17073 ; 112  |    unsigned int B10 :1;
                            17074 ; 113  |    unsigned int B11 :1;
                            17075 ; 114  |    unsigned int B12 :1;
                            17076 ; 115  |    unsigned int B13 :1;
                            17077 ; 116  |    unsigned int B14 :1;
                            17078 ; 117  |    unsigned int B15 :1;
                            17079 ; 118  |    unsigned int B16 :1;
                            17080 ; 119  |    unsigned int B17 :1;
                            17081 ; 120  |    unsigned int B18 :1;
                            17082 ; 121  |    unsigned int B19 :1;
                            17083 ; 122  |    unsigned int B20 :1;
                            17084 ; 123  |    unsigned int B21 :1;
                            17085 ; 124  |    unsigned int B22 :1;
                            17086 ; 125  |    unsigned int B23 :1;
                            17087 ; 126  |};
                            17088 ; 127  |
                            17089 ; 128  |union BitInt {
                            17090 ; 129  |        struct Bitfield B;
                            17091 ; 130  |        int        I;
                            17092 ; 131  |};
                            17093 ; 132  |
                            17094 ; 133  |#define MAX_MSG_LENGTH 10
                            17095 ; 134  |struct CMessage
                            17096 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17097 ; 136  |        unsigned int m_uLength;
                            17098 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17099 ; 138  |};
                            17100 ; 139  |
                            17101 ; 140  |typedef struct {
                            17102 ; 141  |    WORD m_wLength;
                            17103 ; 142  |    WORD m_wMessage;
                            17104 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17105 ; 144  |} Message;
                            17106 ; 145  |
                            17107 ; 146  |struct MessageQueueDescriptor
                            17108 ; 147  |{
                            17109 ; 148  |        int *m_pBase;
                            17110 ; 149  |        int m_iModulo;
                            17111 ; 150  |        int m_iSize;
                            17112 ; 151  |        int *m_pHead;
                            17113 ; 152  |        int *m_pTail;
                            17114 ; 153  |};
                            17115 ; 154  |
                            17116 ; 155  |struct ModuleEntry
                            17117 ; 156  |{
                            17118 ; 157  |    int m_iSignaledEventMask;
                            17119 ; 158  |    int m_iWaitEventMask;
                            17120 ; 159  |    int m_iResourceOfCode;
                            17121 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17122 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17123 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17124 ; 163  |    int m_uTimeOutHigh;
                            17125 ; 164  |    int m_uTimeOutLow;
                            17126 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17127 ; 166  |};
                            17128 ; 167  |
                            17129 ; 168  |union WaitMask{
                            17130 ; 169  |    struct B{
                            17131 ; 170  |        unsigned int m_bNone     :1;
                            17132 ; 171  |        unsigned int m_bMessage  :1;
                            17133 ; 172  |        unsigned int m_bTimer    :1;
                            17134 ; 173  |        unsigned int m_bButton   :1;
                            17135 ; 174  |    } B;
                            17136 ; 175  |    int I;
                            17137 ; 176  |} ;
                            17138 ; 177  |
                            17139 ; 178  |
                            17140 ; 179  |struct Button {
                            17141 ; 180  |        WORD wButtonEvent;
                            17142 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17143 ; 182  |};
                            17144 ; 183  |
                            17145 ; 184  |struct Message {
                            17146 ; 185  |        WORD wMsgLength;
                            17147 ; 186  |        WORD wMsgCommand;
                            17148 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17149 ; 188  |};
                            17150 ; 189  |
                            17151 ; 190  |union EventTypes {
                            17152 ; 191  |        struct CMessage msg;
                            17153 ; 192  |        struct Button Button ;
                            17154 ; 193  |        struct Message Message;
                            17155 ; 194  |};
                            17156 ; 195  |
                            17157 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17158 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17159 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17160 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17161 ; 200  |
                            17162 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17163 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17164 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17165 ; 204  |
                            17166 ; 205  |#if DEBUG
                            17167 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17168 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17169 ; 208  |#else 
                            17170 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17171 ; 210  |#define DebugBuildAssert(x)    
                            17172 ; 211  |#endif
                            17173 ; 212  |
                            17174 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17175 ; 214  |//  #pragma asm
                            17176 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17177 ; 216  |//  #pragma endasm
                            17178 ; 217  |
                            17179 ; 218  |
                            17180 ; 219  |#ifdef COLOR_262K
                            17181 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17182 ; 221  |#elif defined(COLOR_65K)
                            17183 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17184 ; 223  |#else
                            17185 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17186 ; 225  |#endif
                            17187 ; 226  |    
                            17188 ; 227  |#endif // #ifndef _TYPES_H
                            17189 
                            17191 
                            17192 ; 29   |
                            17193 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17194 ; 31   |
                            17195 ; 32   |//   Trace Buffer STMP Registers 
                            17196 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            17197 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17198 ; 35   |
                            17199 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            17200 ; 37   |
                            17201 ; 38   |
                            17202 ; 39   |
                            17203 ; 40   |
                            17204 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            17205 ; 42   |
                            17206 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            17207 ; 44   |
                            17208 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            17209 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            17210 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            17211 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            17212 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            17213 ; 50   |
                            17214 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            17215 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            17216 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17217 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            17218 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            17219 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            17220 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            17221 ; 58   |
                            17222 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            17223 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            17224 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            17225 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            17226 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            17227 ; 64   |
                            17228 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            17229 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            17230 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            17231 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            17232 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            17233 ; 70   |
                            17234 ; 71   |typedef union               
                            17235 ; 72   |{
                            17236 ; 73   |    struct {
                            17237 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            17238 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            17239 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            17240 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            17241 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            17242 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            17243 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            17244 ; 81   |    } B;
                            17245 ; 82   |    int I;
                            17246 ; 83   |    unsigned int U;
                            17247 ; 84   |} tb_cfg_type;
                            17248 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            17249 ; 86   |
                            17250 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17251 ; 88   |
                            17252 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            17253 ; 90   |
                            17254 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            17255 ; 92   |
                            17256 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            17257 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            17258 ; 95   |
                            17259 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            17260 ; 97   |
                            17261 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            17262 ; 99   |
                            17263 ; 100  |typedef union               
                            17264 ; 101  |{
                            17265 ; 102  |    struct {
                            17266 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            17267 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            17268 ; 105  |    } B;
                            17269 ; 106  |    int I;
                            17270 ; 107  |    unsigned int U;
                            17271 ; 108  |} tb_bar_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17272 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            17273 ; 110  |
                            17274 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17275 ; 112  |
                            17276 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            17277 ; 114  |
                            17278 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            17279 ; 116  |
                            17280 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            17281 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            17282 ; 119  |
                            17283 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            17284 ; 121  |
                            17285 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            17286 ; 123  |
                            17287 ; 124  |typedef union               
                            17288 ; 125  |{
                            17289 ; 126  |    struct {
                            17290 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            17291 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            17292 ; 129  |    } B;
                            17293 ; 130  |    int I;
                            17294 ; 131  |    unsigned int U;
                            17295 ; 132  |} tb_mod_type;
                            17296 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            17297 ; 134  |
                            17298 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            17299 ; 136  |
                            17300 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            17301 ; 138  |
                            17302 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            17303 ; 140  |
                            17304 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            17305 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            17306 ; 143  |
                            17307 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            17308 ; 145  |
                            17309 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            17310 ; 147  |
                            17311 ; 148  |typedef union               
                            17312 ; 149  |{
                            17313 ; 150  |    struct {
                            17314 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            17315 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            17316 ; 153  |    } B;
                            17317 ; 154  |    int I;
                            17318 ; 155  |    unsigned int U;
                            17319 ; 156  |} tb_cir_type;
                            17320 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            17321 ; 158  |
                            17322 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            17323 ; 160  |
                            17324 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            17325 ; 162  |
                            17326 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            17327 ; 164  |
                            17328 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            17329 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17330 ; 167  |
                            17331 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            17332 ; 169  |
                            17333 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            17334 ; 171  |
                            17335 ; 172  |typedef union               
                            17336 ; 173  |{
                            17337 ; 174  |    struct {
                            17338 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            17339 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            17340 ; 177  |    } B;
                            17341 ; 178  |    int I;
                            17342 ; 179  |    unsigned int U;
                            17343 ; 180  |} tb_obc_type;
                            17344 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            17345 ; 182  |
                            17346 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            17347 ; 184  |
                            17348 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            17349 ; 186  |
                            17350 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            17351 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            17352 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            17353 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            17354 ; 191  |
                            17355 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            17356 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            17357 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            17358 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            17359 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            17360 ; 197  |
                            17361 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            17362 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            17363 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            17364 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            17365 ; 202  |
                            17366 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            17367 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            17368 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            17369 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            17370 ; 207  |
                            17371 ; 208  |typedef union               
                            17372 ; 209  |{
                            17373 ; 210  |    struct {
                            17374 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            17375 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            17376 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            17377 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            17378 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            17379 ; 216  |    } B;
                            17380 ; 217  |    int I;
                            17381 ; 218  |    unsigned int U;
                            17382 ; 219  |} tb_tcs_type;
                            17383 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            17384 ; 221  |
                            17385 ; 222  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17386 ; 223  |
                            17387 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            17388 ; 225  |
                            17389 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            17390 ; 227  |
                            17391 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            17392 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            17393 ; 230  |
                            17394 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            17395 ; 232  |
                            17396 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            17397 ; 234  |
                            17398 ; 235  |typedef union               
                            17399 ; 236  |{
                            17400 ; 237  |    struct {
                            17401 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            17402 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            17403 ; 240  |    } B;
                            17404 ; 241  |    int I;
                            17405 ; 242  |    unsigned int U;
                            17406 ; 243  |} tb_tvr_type;
                            17407 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            17408 ; 245  |
                            17409 ; 246  |
                            17410 ; 247  |
                            17411 ; 248  |#endif
                            17412 ; 249  |
                            17413 ; 250  |
                            17414 ; 251  |
                            17415 ; 252  |
                            17416 ; 253  |
                            17417 ; 254  |
                            17418 ; 255  |
                            17419 ; 256  |
                            17420 ; 257  |
                            17421 ; 258  |
                            17422 ; 259  |
                            17423 ; 260  |
                            17424 ; 261  |
                            17425 ; 262  |
                            17426 ; 263  |
                            17427 ; 264  |
                            17428 ; 265  |
                            17429 
                            17431 
                            17432 ; 35   |#include "regstimer.h"
                            17433 
                            17435 
                            17436 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17437 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            17438 ; 3    |// Filename: regstimer.inc
                            17439 ; 4    |// Description: Register definitions for  Timers interface
                            17440 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17441 ; 6    |// The following naming conventions are followed in this file.
                            17442 ; 7    |// All registers are named using the format...
                            17443 ; 8    |//     HW_<module>_<regname>
                            17444 ; 9    |// where <module> is the module name which can be any of the following...
                            17445 ; 10   |//     USB20
                            17446 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17447 ; 12   |// module name includes a number starting from 0 for the first instance of
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17448 ; 13   |// that module)
                            17449 ; 14   |// <regname> is the specific register within that module
                            17450 ; 15   |// We also define the following...
                            17451 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17452 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17453 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17454 ; 19   |// which does something else, and
                            17455 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17456 ; 21   |// which does something else.
                            17457 ; 22   |// Other rules
                            17458 ; 23   |//     All caps
                            17459 ; 24   |//     Numeric identifiers start at 0
                            17460 ; 25   |#if !(defined(regstimerinc))
                            17461 ; 26   |#define regstimerinc 1
                            17462 ; 27   |
                            17463 ; 28   |#include "types.h"
                            17464 
                            17466 
                            17467 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17468 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17469 ; 3    |//
                            17470 ; 4    |// Filename: types.h
                            17471 ; 5    |// Description: Standard data types
                            17472 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17473 ; 7    |
                            17474 ; 8    |#ifndef _TYPES_H
                            17475 ; 9    |#define _TYPES_H
                            17476 ; 10   |
                            17477 ; 11   |// TODO:  move this outta here!
                            17478 ; 12   |#if !defined(NOERROR)
                            17479 ; 13   |#define NOERROR 0
                            17480 ; 14   |#define SUCCESS 0
                            17481 ; 15   |#endif 
                            17482 ; 16   |#if !defined(SUCCESS)
                            17483 ; 17   |#define SUCCESS  0
                            17484 ; 18   |#endif
                            17485 ; 19   |#if !defined(ERROR)
                            17486 ; 20   |#define ERROR   -1
                            17487 ; 21   |#endif
                            17488 ; 22   |#if !defined(FALSE)
                            17489 ; 23   |#define FALSE 0
                            17490 ; 24   |#endif
                            17491 ; 25   |#if !defined(TRUE)
                            17492 ; 26   |#define TRUE  1
                            17493 ; 27   |#endif
                            17494 ; 28   |
                            17495 ; 29   |#if !defined(NULL)
                            17496 ; 30   |#define NULL 0
                            17497 ; 31   |#endif
                            17498 ; 32   |
                            17499 ; 33   |#define MAX_INT     0x7FFFFF
                            17500 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17501 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17502 ; 36   |#define MAX_ULONG   (-1) 
                            17503 ; 37   |
                            17504 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17505 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17506 ; 40   |
                            17507 ; 41   |
                            17508 ; 42   |#define BYTE    unsigned char       // btVarName
                            17509 ; 43   |#define CHAR    signed char         // cVarName
                            17510 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17511 ; 45   |#define SHORT   unsigned short      // sVarName
                            17512 ; 46   |#define WORD    unsigned int        // wVarName
                            17513 ; 47   |#define INT     signed int          // iVarName
                            17514 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17515 ; 49   |#define LONG    signed long         // lVarName
                            17516 ; 50   |#define BOOL    unsigned int        // bVarName
                            17517 ; 51   |#define FRACT   _fract              // frVarName
                            17518 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17519 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17520 ; 54   |#define FLOAT   float               // fVarName
                            17521 ; 55   |#define DBL     double              // dVarName
                            17522 ; 56   |#define ENUM    enum                // eVarName
                            17523 ; 57   |#define CMX     _complex            // cmxVarName
                            17524 ; 58   |typedef WORD UCS3;                   // 
                            17525 ; 59   |
                            17526 ; 60   |#define UINT16  unsigned short
                            17527 ; 61   |#define UINT8   unsigned char   
                            17528 ; 62   |#define UINT32  unsigned long
                            17529 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17530 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17531 ; 65   |#define WCHAR   UINT16
                            17532 ; 66   |
                            17533 ; 67   |//UINT128 is 16 bytes or 6 words
                            17534 ; 68   |typedef struct UINT128_3500 {   
                            17535 ; 69   |    int val[6];     
                            17536 ; 70   |} UINT128_3500;
                            17537 ; 71   |
                            17538 ; 72   |#define UINT128   UINT128_3500
                            17539 ; 73   |
                            17540 ; 74   |// Little endian word packed byte strings:   
                            17541 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17542 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17543 ; 77   |// Little endian word packed byte strings:   
                            17544 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17545 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17546 ; 80   |
                            17547 ; 81   |// Declare Memory Spaces To Use When Coding
                            17548 ; 82   |// A. Sector Buffers
                            17549 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17550 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17551 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17552 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17553 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17554 ; 88   |// B. Media DDI Memory
                            17555 ; 89   |#define MEDIA_DDI_MEM _Y
                            17556 ; 90   |
                            17557 ; 91   |
                            17558 ; 92   |
                            17559 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17560 ; 94   |// Examples of circular pointers:
                            17561 ; 95   |//    INT CIRC cpiVarName
                            17562 ; 96   |//    DWORD CIRC cpdwVarName
                            17563 ; 97   |
                            17564 ; 98   |#define RETCODE INT                 // rcVarName
                            17565 ; 99   |
                            17566 ; 100  |// generic bitfield structure
                            17567 ; 101  |struct Bitfield {
                            17568 ; 102  |    unsigned int B0  :1;
                            17569 ; 103  |    unsigned int B1  :1;
                            17570 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17571 ; 105  |    unsigned int B3  :1;
                            17572 ; 106  |    unsigned int B4  :1;
                            17573 ; 107  |    unsigned int B5  :1;
                            17574 ; 108  |    unsigned int B6  :1;
                            17575 ; 109  |    unsigned int B7  :1;
                            17576 ; 110  |    unsigned int B8  :1;
                            17577 ; 111  |    unsigned int B9  :1;
                            17578 ; 112  |    unsigned int B10 :1;
                            17579 ; 113  |    unsigned int B11 :1;
                            17580 ; 114  |    unsigned int B12 :1;
                            17581 ; 115  |    unsigned int B13 :1;
                            17582 ; 116  |    unsigned int B14 :1;
                            17583 ; 117  |    unsigned int B15 :1;
                            17584 ; 118  |    unsigned int B16 :1;
                            17585 ; 119  |    unsigned int B17 :1;
                            17586 ; 120  |    unsigned int B18 :1;
                            17587 ; 121  |    unsigned int B19 :1;
                            17588 ; 122  |    unsigned int B20 :1;
                            17589 ; 123  |    unsigned int B21 :1;
                            17590 ; 124  |    unsigned int B22 :1;
                            17591 ; 125  |    unsigned int B23 :1;
                            17592 ; 126  |};
                            17593 ; 127  |
                            17594 ; 128  |union BitInt {
                            17595 ; 129  |        struct Bitfield B;
                            17596 ; 130  |        int        I;
                            17597 ; 131  |};
                            17598 ; 132  |
                            17599 ; 133  |#define MAX_MSG_LENGTH 10
                            17600 ; 134  |struct CMessage
                            17601 ; 135  |{
                            17602 ; 136  |        unsigned int m_uLength;
                            17603 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17604 ; 138  |};
                            17605 ; 139  |
                            17606 ; 140  |typedef struct {
                            17607 ; 141  |    WORD m_wLength;
                            17608 ; 142  |    WORD m_wMessage;
                            17609 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17610 ; 144  |} Message;
                            17611 ; 145  |
                            17612 ; 146  |struct MessageQueueDescriptor
                            17613 ; 147  |{
                            17614 ; 148  |        int *m_pBase;
                            17615 ; 149  |        int m_iModulo;
                            17616 ; 150  |        int m_iSize;
                            17617 ; 151  |        int *m_pHead;
                            17618 ; 152  |        int *m_pTail;
                            17619 ; 153  |};
                            17620 ; 154  |
                            17621 ; 155  |struct ModuleEntry
                            17622 ; 156  |{
                            17623 ; 157  |    int m_iSignaledEventMask;
                            17624 ; 158  |    int m_iWaitEventMask;
                            17625 ; 159  |    int m_iResourceOfCode;
                            17626 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17627 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17628 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17629 ; 163  |    int m_uTimeOutHigh;
                            17630 ; 164  |    int m_uTimeOutLow;
                            17631 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17632 ; 166  |};
                            17633 ; 167  |
                            17634 ; 168  |union WaitMask{
                            17635 ; 169  |    struct B{
                            17636 ; 170  |        unsigned int m_bNone     :1;
                            17637 ; 171  |        unsigned int m_bMessage  :1;
                            17638 ; 172  |        unsigned int m_bTimer    :1;
                            17639 ; 173  |        unsigned int m_bButton   :1;
                            17640 ; 174  |    } B;
                            17641 ; 175  |    int I;
                            17642 ; 176  |} ;
                            17643 ; 177  |
                            17644 ; 178  |
                            17645 ; 179  |struct Button {
                            17646 ; 180  |        WORD wButtonEvent;
                            17647 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17648 ; 182  |};
                            17649 ; 183  |
                            17650 ; 184  |struct Message {
                            17651 ; 185  |        WORD wMsgLength;
                            17652 ; 186  |        WORD wMsgCommand;
                            17653 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17654 ; 188  |};
                            17655 ; 189  |
                            17656 ; 190  |union EventTypes {
                            17657 ; 191  |        struct CMessage msg;
                            17658 ; 192  |        struct Button Button ;
                            17659 ; 193  |        struct Message Message;
                            17660 ; 194  |};
                            17661 ; 195  |
                            17662 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17663 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17664 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17665 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17666 ; 200  |
                            17667 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17668 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17669 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17670 ; 204  |
                            17671 ; 205  |#if DEBUG
                            17672 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17673 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17674 ; 208  |#else 
                            17675 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17676 ; 210  |#define DebugBuildAssert(x)    
                            17677 ; 211  |#endif
                            17678 ; 212  |
                            17679 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17680 ; 214  |//  #pragma asm
                            17681 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17682 ; 216  |//  #pragma endasm
                            17683 ; 217  |
                            17684 ; 218  |
                            17685 ; 219  |#ifdef COLOR_262K
                            17686 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17687 ; 221  |#elif defined(COLOR_65K)
                            17688 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17689 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17690 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17691 ; 225  |#endif
                            17692 ; 226  |    
                            17693 ; 227  |#endif // #ifndef _TYPES_H
                            17694 
                            17696 
                            17697 ; 29   |
                            17698 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17699 ; 31   |//   TIMER STMP Registers 
                            17700 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17701 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            17702 ; 34   |
                            17703 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            17704 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            17705 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            17706 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            17707 ; 39   |
                            17708 ; 40   |#define HW_TIMER_NUMBER_0 0
                            17709 ; 41   |#define HW_TIMER_NUMBER_1 1
                            17710 ; 42   |#define HW_TIMER_NUMBER_2 2
                            17711 ; 43   |#define HW_TIMER_NUMBER_3 3
                            17712 ; 44   |
                            17713 ; 45   |#define HW_TMRCSR 0
                            17714 ; 46   |#define HW_TMRCNTR 1
                            17715 ; 47   |
                            17716 ; 48   |
                            17717 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            17718 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            17719 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            17720 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            17721 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            17722 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            17723 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            17724 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            17725 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            17726 ; 58   |
                            17727 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            17728 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            17729 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            17730 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            17731 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            17732 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            17733 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            17734 ; 66   |
                            17735 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            17736 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            17737 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            17738 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            17739 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            17740 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            17741 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            17742 ; 74   |
                            17743 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            17744 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17745 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            17746 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            17747 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            17748 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            17749 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            17750 ; 82   |
                            17751 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            17752 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            17753 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            17754 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            17755 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            17756 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            17757 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            17758 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            17759 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            17760 ; 92   |
                            17761 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            17762 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            17763 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            17764 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            17765 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            17766 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            17767 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            17768 ; 100  |
                            17769 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            17770 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            17771 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            17772 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            17773 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            17774 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            17775 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            17776 ; 108  |
                            17777 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            17778 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            17779 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            17780 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            17781 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            17782 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            17783 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            17784 ; 116  |
                            17785 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            17786 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            17787 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            17788 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            17789 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            17790 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            17791 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            17792 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            17793 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            17794 ; 126  |
                            17795 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            17796 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            17797 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            17798 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            17799 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17800 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            17801 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            17802 ; 134  |
                            17803 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            17804 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            17805 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            17806 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            17807 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            17808 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            17809 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            17810 ; 142  |
                            17811 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            17812 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            17813 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            17814 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            17815 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            17816 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            17817 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            17818 ; 150  |
                            17819 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            17820 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            17821 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            17822 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            17823 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            17824 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            17825 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            17826 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            17827 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            17828 ; 160  |
                            17829 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            17830 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            17831 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            17832 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            17833 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            17834 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            17835 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            17836 ; 168  |
                            17837 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            17838 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            17839 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            17840 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            17841 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            17842 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            17843 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            17844 ; 176  |
                            17845 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            17846 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            17847 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17848 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            17849 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            17850 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            17851 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            17852 ; 184  |
                            17853 ; 185  |typedef union               
                            17854 ; 186  |{
                            17855 ; 187  |    struct {
                            17856 ; 188  |       int TIMER_ENABLE              :1;
                            17857 ; 189  |       int TIMER_INT_EN              :1;
                            17858 ; 190  |       int INVERT                    :1;
                            17859 ; 191  |       int TIMER_CONTROL             :3;
                            17860 ; 192  |       int RSVD0                     :1;
                            17861 ; 193  |       int TIMER_STATUS              :1;
                            17862 ; 194  |       int TIMER_MODE                :2;
                            17863 ; 195  |       int RSVD1                     :13;
                            17864 ; 196  |       int CLKGT                     :1;
                            17865 ; 197  |    } B;
                            17866 ; 198  |    int I;
                            17867 ; 199  |} timercsr_type;
                            17868 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            17869 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            17870 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            17871 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            17872 ; 204  |
                            17873 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            17874 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            17875 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            17876 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            17877 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            17878 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            17879 ; 211  |
                            17880 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            17881 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            17882 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            17883 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            17884 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            17885 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            17886 ; 218  |
                            17887 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            17888 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            17889 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            17890 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            17891 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            17892 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            17893 ; 225  |
                            17894 ; 226  |typedef union               
                            17895 ; 227  |{
                            17896 ; 228  |    struct {
                            17897 ; 229  |       int COUNT                    :24;
                            17898 ; 230  |    } B;
                            17899 ; 231  |    int I;
                            17900 ; 232  |} tmrcntr_type;
                            17901 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17902 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            17903 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            17904 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            17905 ; 237  |
                            17906 ; 238  |
                            17907 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            17908 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            17909 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            17910 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            17911 ; 243  |
                            17912 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            17913 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            17914 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            17915 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            17916 ; 248  |
                            17917 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            17918 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            17919 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            17920 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            17921 ; 253  |
                            17922 ; 254  |// Timer enable
                            17923 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            17924 ; 256  |// Timer clock gating control
                            17925 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            17926 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            17927 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            17928 ; 260  |#endif
                            17929 ; 261  |
                            17930 ; 262  |
                            17931 ; 263  |
                            17932 ; 264  |
                            17933 
                            17935 
                            17936 ; 36   |#include "regsusb20.h"
                            17937 
                            17939 
                            17940 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17941 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            17942 ; 3    |//;  File        : regsusb20ip.inc
                            17943 ; 4    |//;  Description : USB20 IP Register definition
                            17944 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17945 ; 6    |
                            17946 ; 7    |// The following naming conventions are followed in this file.
                            17947 ; 8    |// All registers are named using the format...
                            17948 ; 9    |//     HW_<module>_<regname>
                            17949 ; 10   |// where <module> is the module name which can be any of the following...
                            17950 ; 11   |//     USB20
                            17951 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            17952 ; 13   |// module name includes a number starting from 0 for the first instance of
                            17953 ; 14   |// that module)
                            17954 ; 15   |// <regname> is the specific register within that module
                            17955 ; 16   |// We also define the following...
                            17956 ; 17   |//     HW_<module>_<regname>_BITPOS
                            17957 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17958 ; 19   |//     HW_<module>_<regname>_SETMASK
                            17959 ; 20   |// which does something else, and
                            17960 ; 21   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17961 ; 22   |// which does something else.
                            17962 ; 23   |// Other rules
                            17963 ; 24   |//     All caps
                            17964 ; 25   |//     Numeric identifiers start at 0
                            17965 ; 26   |
                            17966 ; 27   |#if !(defined(regsusb20inc))
                            17967 ; 28   |#define regsusb20inc 1
                            17968 ; 29   |
                            17969 ; 30   |#include "types.h"
                            17970 
                            17972 
                            17973 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17974 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17975 ; 3    |//
                            17976 ; 4    |// Filename: types.h
                            17977 ; 5    |// Description: Standard data types
                            17978 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17979 ; 7    |
                            17980 ; 8    |#ifndef _TYPES_H
                            17981 ; 9    |#define _TYPES_H
                            17982 ; 10   |
                            17983 ; 11   |// TODO:  move this outta here!
                            17984 ; 12   |#if !defined(NOERROR)
                            17985 ; 13   |#define NOERROR 0
                            17986 ; 14   |#define SUCCESS 0
                            17987 ; 15   |#endif 
                            17988 ; 16   |#if !defined(SUCCESS)
                            17989 ; 17   |#define SUCCESS  0
                            17990 ; 18   |#endif
                            17991 ; 19   |#if !defined(ERROR)
                            17992 ; 20   |#define ERROR   -1
                            17993 ; 21   |#endif
                            17994 ; 22   |#if !defined(FALSE)
                            17995 ; 23   |#define FALSE 0
                            17996 ; 24   |#endif
                            17997 ; 25   |#if !defined(TRUE)
                            17998 ; 26   |#define TRUE  1
                            17999 ; 27   |#endif
                            18000 ; 28   |
                            18001 ; 29   |#if !defined(NULL)
                            18002 ; 30   |#define NULL 0
                            18003 ; 31   |#endif
                            18004 ; 32   |
                            18005 ; 33   |#define MAX_INT     0x7FFFFF
                            18006 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18007 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18008 ; 36   |#define MAX_ULONG   (-1) 
                            18009 ; 37   |
                            18010 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18011 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18012 ; 40   |
                            18013 ; 41   |
                            18014 ; 42   |#define BYTE    unsigned char       // btVarName
                            18015 ; 43   |#define CHAR    signed char         // cVarName
                            18016 ; 44   |#define USHORT  unsigned short      // usVarName
                            18017 ; 45   |#define SHORT   unsigned short      // sVarName
                            18018 ; 46   |#define WORD    unsigned int        // wVarName
                            18019 ; 47   |#define INT     signed int          // iVarName
                            18020 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18021 ; 49   |#define LONG    signed long         // lVarName
                            18022 ; 50   |#define BOOL    unsigned int        // bVarName
                            18023 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18024 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18025 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18026 ; 54   |#define FLOAT   float               // fVarName
                            18027 ; 55   |#define DBL     double              // dVarName
                            18028 ; 56   |#define ENUM    enum                // eVarName
                            18029 ; 57   |#define CMX     _complex            // cmxVarName
                            18030 ; 58   |typedef WORD UCS3;                   // 
                            18031 ; 59   |
                            18032 ; 60   |#define UINT16  unsigned short
                            18033 ; 61   |#define UINT8   unsigned char   
                            18034 ; 62   |#define UINT32  unsigned long
                            18035 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18036 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18037 ; 65   |#define WCHAR   UINT16
                            18038 ; 66   |
                            18039 ; 67   |//UINT128 is 16 bytes or 6 words
                            18040 ; 68   |typedef struct UINT128_3500 {   
                            18041 ; 69   |    int val[6];     
                            18042 ; 70   |} UINT128_3500;
                            18043 ; 71   |
                            18044 ; 72   |#define UINT128   UINT128_3500
                            18045 ; 73   |
                            18046 ; 74   |// Little endian word packed byte strings:   
                            18047 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18048 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18049 ; 77   |// Little endian word packed byte strings:   
                            18050 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18051 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18052 ; 80   |
                            18053 ; 81   |// Declare Memory Spaces To Use When Coding
                            18054 ; 82   |// A. Sector Buffers
                            18055 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18056 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18057 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18058 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18059 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18060 ; 88   |// B. Media DDI Memory
                            18061 ; 89   |#define MEDIA_DDI_MEM _Y
                            18062 ; 90   |
                            18063 ; 91   |
                            18064 ; 92   |
                            18065 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18066 ; 94   |// Examples of circular pointers:
                            18067 ; 95   |//    INT CIRC cpiVarName
                            18068 ; 96   |//    DWORD CIRC cpdwVarName
                            18069 ; 97   |
                            18070 ; 98   |#define RETCODE INT                 // rcVarName
                            18071 ; 99   |
                            18072 ; 100  |// generic bitfield structure
                            18073 ; 101  |struct Bitfield {
                            18074 ; 102  |    unsigned int B0  :1;
                            18075 ; 103  |    unsigned int B1  :1;
                            18076 ; 104  |    unsigned int B2  :1;
                            18077 ; 105  |    unsigned int B3  :1;
                            18078 ; 106  |    unsigned int B4  :1;
                            18079 ; 107  |    unsigned int B5  :1;
                            18080 ; 108  |    unsigned int B6  :1;
                            18081 ; 109  |    unsigned int B7  :1;
                            18082 ; 110  |    unsigned int B8  :1;
                            18083 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18084 ; 112  |    unsigned int B10 :1;
                            18085 ; 113  |    unsigned int B11 :1;
                            18086 ; 114  |    unsigned int B12 :1;
                            18087 ; 115  |    unsigned int B13 :1;
                            18088 ; 116  |    unsigned int B14 :1;
                            18089 ; 117  |    unsigned int B15 :1;
                            18090 ; 118  |    unsigned int B16 :1;
                            18091 ; 119  |    unsigned int B17 :1;
                            18092 ; 120  |    unsigned int B18 :1;
                            18093 ; 121  |    unsigned int B19 :1;
                            18094 ; 122  |    unsigned int B20 :1;
                            18095 ; 123  |    unsigned int B21 :1;
                            18096 ; 124  |    unsigned int B22 :1;
                            18097 ; 125  |    unsigned int B23 :1;
                            18098 ; 126  |};
                            18099 ; 127  |
                            18100 ; 128  |union BitInt {
                            18101 ; 129  |        struct Bitfield B;
                            18102 ; 130  |        int        I;
                            18103 ; 131  |};
                            18104 ; 132  |
                            18105 ; 133  |#define MAX_MSG_LENGTH 10
                            18106 ; 134  |struct CMessage
                            18107 ; 135  |{
                            18108 ; 136  |        unsigned int m_uLength;
                            18109 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18110 ; 138  |};
                            18111 ; 139  |
                            18112 ; 140  |typedef struct {
                            18113 ; 141  |    WORD m_wLength;
                            18114 ; 142  |    WORD m_wMessage;
                            18115 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18116 ; 144  |} Message;
                            18117 ; 145  |
                            18118 ; 146  |struct MessageQueueDescriptor
                            18119 ; 147  |{
                            18120 ; 148  |        int *m_pBase;
                            18121 ; 149  |        int m_iModulo;
                            18122 ; 150  |        int m_iSize;
                            18123 ; 151  |        int *m_pHead;
                            18124 ; 152  |        int *m_pTail;
                            18125 ; 153  |};
                            18126 ; 154  |
                            18127 ; 155  |struct ModuleEntry
                            18128 ; 156  |{
                            18129 ; 157  |    int m_iSignaledEventMask;
                            18130 ; 158  |    int m_iWaitEventMask;
                            18131 ; 159  |    int m_iResourceOfCode;
                            18132 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18133 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18134 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18135 ; 163  |    int m_uTimeOutHigh;
                            18136 ; 164  |    int m_uTimeOutLow;
                            18137 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18138 ; 166  |};
                            18139 ; 167  |
                            18140 ; 168  |union WaitMask{
                            18141 ; 169  |    struct B{
                            18142 ; 170  |        unsigned int m_bNone     :1;
                            18143 ; 171  |        unsigned int m_bMessage  :1;
                            18144 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18145 ; 173  |        unsigned int m_bButton   :1;
                            18146 ; 174  |    } B;
                            18147 ; 175  |    int I;
                            18148 ; 176  |} ;
                            18149 ; 177  |
                            18150 ; 178  |
                            18151 ; 179  |struct Button {
                            18152 ; 180  |        WORD wButtonEvent;
                            18153 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18154 ; 182  |};
                            18155 ; 183  |
                            18156 ; 184  |struct Message {
                            18157 ; 185  |        WORD wMsgLength;
                            18158 ; 186  |        WORD wMsgCommand;
                            18159 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18160 ; 188  |};
                            18161 ; 189  |
                            18162 ; 190  |union EventTypes {
                            18163 ; 191  |        struct CMessage msg;
                            18164 ; 192  |        struct Button Button ;
                            18165 ; 193  |        struct Message Message;
                            18166 ; 194  |};
                            18167 ; 195  |
                            18168 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18169 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18170 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18171 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18172 ; 200  |
                            18173 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18174 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18175 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18176 ; 204  |
                            18177 ; 205  |#if DEBUG
                            18178 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18179 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18180 ; 208  |#else 
                            18181 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18182 ; 210  |#define DebugBuildAssert(x)    
                            18183 ; 211  |#endif
                            18184 ; 212  |
                            18185 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18186 ; 214  |//  #pragma asm
                            18187 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18188 ; 216  |//  #pragma endasm
                            18189 ; 217  |
                            18190 ; 218  |
                            18191 ; 219  |#ifdef COLOR_262K
                            18192 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18193 ; 221  |#elif defined(COLOR_65K)
                            18194 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18195 ; 223  |#else
                            18196 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18197 ; 225  |#endif
                            18198 ; 226  |    
                            18199 ; 227  |#endif // #ifndef _TYPES_H
                            18200 
                            18202 
                            18203 ; 31   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18204 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18205 ; 33   |//   USB2.0 STMP Registers 
                            18206 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18207 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            18208 ; 36   |
                            18209 ; 37   |
                            18210 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18211 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            18212 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            18213 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            18214 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            18215 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            18216 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            18217 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            18218 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            18219 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            18220 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            18221 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            18222 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            18223 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            18224 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            18225 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            18226 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            18227 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            18228 ; 56   |
                            18229 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            18230 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            18231 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            18232 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            18233 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            18234 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            18235 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            18236 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            18237 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            18238 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            18239 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            18240 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            18241 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            18242 ; 70   |
                            18243 ; 71   |
                            18244 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            18245 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            18246 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            18247 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            18248 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            18249 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            18250 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            18251 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            18252 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            18253 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            18254 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            18255 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            18256 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            18257 ; 85   |
                            18258 ; 86   |typedef union               
                            18259 ; 87   |{
                            18260 ; 88   |    struct {
                            18261 ; 89   |        int USBEN          :1;
                            18262 ; 90   |        int WAKEUPIRQ      :1;
                            18263 ; 91   |        int WAKEUPIE       :1;
                            18264 ; 92   |        int VBUSCXIRQ      :1;
                            18265 ; 93   |        int VBUSCXIE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18266 ; 94   |        int VBUSDISCXIRQ   :1;
                            18267 ; 95   |        int VBUSDISCXIE    :1;
                            18268 ; 96   |        int CLKOFF         :1;
                            18269 ; 97   |        int SUSP           :1;
                            18270 ; 98   |        int SUSPF          :1;
                            18271 ; 99   |        int UTMITST        :1;
                            18272 ; 100  |        int ARCCONNECT     :1;
                            18273 ; 101  |        int PLUGGEDIN_EN   :1;
                            18274 ; 102  |        int PLUGGEDIN      :1;
                            18275 ; 103  |        int                :8;
                            18276 ; 104  |        int HOSTDISCONNECT :1;
                            18277 ; 105  |        int VBUSSENSE      :1;
                            18278 ; 106  |    } B;
                            18279 ; 107  |    int I;
                            18280 ; 108  |} usbcsr_type;
                            18281 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            18282 ; 110  |
                            18283 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            18284 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            18285 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            18286 ; 114  |
                            18287 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            18288 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            18289 ; 117  |
                            18290 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            18291 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            18292 ; 120  |
                            18293 ; 121  |typedef union               
                            18294 ; 122  |{
                            18295 ; 123  |    struct {
                            18296 ; 124  |        int ADD            :16;
                            18297 ; 125  |        int MEM            :2;
                            18298 ; 126  |        int                :6;
                            18299 ; 127  |    } B;
                            18300 ; 128  |    int I;
                            18301 ; 129  |} usbdmaoff_type;
                            18302 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            18303 ; 131  |
                            18304 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            18305 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            18306 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            18307 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            18308 ; 136  |
                            18309 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            18310 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            18311 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            18312 ; 140  |
                            18313 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            18314 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            18315 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            18316 ; 144  |
                            18317 ; 145  |typedef union               
                            18318 ; 146  |{
                            18319 ; 147  |    struct {
                            18320 ; 148  |        int ADD            :9;
                            18321 ; 149  |        int                :7;
                            18322 ; 150  |        int RWB            :1;
                            18323 ; 151  |        int                :14;
                            18324 ; 152  |        int KICK           :1;
                            18325 ; 153  |    } B;
                            18326 ; 154  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18327 ; 155  |} usbarcaccess_type;
                            18328 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            18329 ; 157  |
                            18330 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            18331 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            18332 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            18333 ; 161  |
                            18334 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            18335 ; 163  |
                            18336 ; 164  |typedef union               
                            18337 ; 165  |{
                            18338 ; 166  |    struct {
                            18339 ; 167  |        int DATA           :16;
                            18340 ; 168  |        int                :8;
                            18341 ; 169  |    } B;
                            18342 ; 170  |    int I;
                            18343 ; 171  |} usbarcdatalow_type;
                            18344 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            18345 ; 173  |
                            18346 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            18347 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            18348 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            18349 ; 177  |
                            18350 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            18351 ; 179  |
                            18352 ; 180  |typedef union               
                            18353 ; 181  |{
                            18354 ; 182  |    struct {
                            18355 ; 183  |        int DATA           :16;
                            18356 ; 184  |        int                :8;
                            18357 ; 185  |    } B;
                            18358 ; 186  |    int I;
                            18359 ; 187  |} usbarcdatahigh_type;
                            18360 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            18361 ; 189  |
                            18362 ; 190  |
                            18363 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18364 ; 192  |//   USB2.0 ARC Registers 
                            18365 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18366 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            18367 ; 195  |
                            18368 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            18369 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            18370 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            18371 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            18372 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            18373 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            18374 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            18375 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            18376 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            18377 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            18378 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            18379 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            18380 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            18381 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            18382 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            18383 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            18384 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            18385 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            18386 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18387 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            18388 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            18389 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            18390 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            18391 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            18392 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            18393 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            18394 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            18395 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            18396 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            18397 ; 225  |
                            18398 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            18399 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            18400 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            18401 ; 229  |
                            18402 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            18403 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            18404 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            18405 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            18406 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            18407 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            18408 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            18409 ; 237  |
                            18410 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            18411 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            18412 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            18413 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            18414 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            18415 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            18416 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            18417 ; 245  |
                            18418 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            18419 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            18420 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            18421 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            18422 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            18423 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            18424 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            18425 ; 253  |
                            18426 ; 254  |typedef union               
                            18427 ; 255  |{
                            18428 ; 256  |    struct {
                            18429 ; 257  |        int N_PORTS         :4;
                            18430 ; 258  |        int PPC             :1;
                            18431 ; 259  |        int                 :3;
                            18432 ; 260  |        int N_PCC           :4;
                            18433 ; 261  |        int N_CC            :4;
                            18434 ; 262  |        int PI              :1;
                            18435 ; 263  |        int                 :3;
                            18436 ; 264  |        int N_PTT           :4;
                            18437 ; 265  |        int N_TT            :4;
                            18438 ; 266  |        int                 :20;
                            18439 ; 267  |    } B;
                            18440 ; 268  |    DWORD I;
                            18441 ; 269  |} hcsparams_type;
                            18442 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            18443 ; 271  |
                            18444 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            18445 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            18446 ; 274  |
                            18447 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            18448 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18449 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            18450 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            18451 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            18452 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            18453 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            18454 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            18455 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            18456 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            18457 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            18458 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            18459 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            18460 ; 288  |
                            18461 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            18462 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            18463 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            18464 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            18465 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            18466 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            18467 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            18468 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            18469 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            18470 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            18471 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            18472 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            18473 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            18474 ; 302  |
                            18475 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            18476 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            18477 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            18478 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            18479 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            18480 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            18481 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            18482 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            18483 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            18484 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            18485 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            18486 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            18487 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            18488 ; 316  |
                            18489 ; 317  |typedef union               
                            18490 ; 318  |{
                            18491 ; 319  |    struct {
                            18492 ; 320  |        int RS              :1;
                            18493 ; 321  |        int RST             :1;
                            18494 ; 322  |        int FS0             :1;
                            18495 ; 323  |        int FS1             :1;
                            18496 ; 324  |        int PSE             :1;
                            18497 ; 325  |        int ASE             :1;
                            18498 ; 326  |        int IAA             :1;
                            18499 ; 327  |        int LR              :1;
                            18500 ; 328  |        int ASP0            :1;
                            18501 ; 329  |        int ASP1            :1;
                            18502 ; 330  |        int                 :1;
                            18503 ; 331  |        int ASPE            :1;
                            18504 ; 332  |        int                 :3;
                            18505 ; 333  |        int FS2             :1;
                            18506 ; 334  |        int ITC             :8;
                            18507 ; 335  |        int                 :24;
                            18508 ; 336  |    } B;
                            18509 ; 337  |    DWORD I;
                            18510 ; 338  |} usbcmd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18511 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            18512 ; 340  |
                            18513 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            18514 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            18515 ; 343  |
                            18516 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            18517 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            18518 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            18519 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            18520 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            18521 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            18522 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            18523 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            18524 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            18525 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            18526 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            18527 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            18528 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            18529 ; 357  |
                            18530 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            18531 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            18532 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            18533 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            18534 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            18535 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            18536 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            18537 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            18538 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            18539 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            18540 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            18541 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            18542 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            18543 ; 371  |
                            18544 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            18545 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            18546 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            18547 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            18548 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            18549 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            18550 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            18551 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            18552 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            18553 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            18554 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            18555 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            18556 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            18557 ; 385  |
                            18558 ; 386  |
                            18559 ; 387  |typedef union               
                            18560 ; 388  |{
                            18561 ; 389  |    struct {
                            18562 ; 390  |        int UI              :1;
                            18563 ; 391  |        int UEI             :1;
                            18564 ; 392  |        int PCI             :1;
                            18565 ; 393  |        int FRI             :1;
                            18566 ; 394  |        int SEI             :1;
                            18567 ; 395  |        int AAI             :1;
                            18568 ; 396  |        int URI             :1;
                            18569 ; 397  |        int STI             :1;
                            18570 ; 398  |        int SLI             :1;
                            18571 ; 399  |        int                 :3;
                            18572 ; 400  |        int HCH             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18573 ; 401  |        int RCL             :1;
                            18574 ; 402  |        int PS              :1;
                            18575 ; 403  |        int AS              :1;
                            18576 ; 404  |        int                 :24;
                            18577 ; 405  |    } B;
                            18578 ; 406  |    DWORD I;
                            18579 ; 407  |} usbsts_type;
                            18580 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            18581 ; 409  |
                            18582 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            18583 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            18584 ; 412  |
                            18585 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            18586 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            18587 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            18588 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            18589 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            18590 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            18591 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            18592 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            18593 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            18594 ; 422  |
                            18595 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            18596 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            18597 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            18598 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            18599 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            18600 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            18601 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            18602 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            18603 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            18604 ; 432  |
                            18605 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            18606 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            18607 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            18608 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            18609 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            18610 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            18611 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            18612 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            18613 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            18614 ; 442  |
                            18615 ; 443  |
                            18616 ; 444  |typedef union               
                            18617 ; 445  |{
                            18618 ; 446  |    struct {
                            18619 ; 447  |        int UE              :1;
                            18620 ; 448  |        int UEE             :1;
                            18621 ; 449  |        int PCE             :1;
                            18622 ; 450  |        int FRE             :1;
                            18623 ; 451  |        int SEE             :1;
                            18624 ; 452  |        int AAE             :1;
                            18625 ; 453  |        int URE             :1;
                            18626 ; 454  |        int STE             :1;
                            18627 ; 455  |        int SLE             :1;
                            18628 ; 456  |        int                 :39;
                            18629 ; 457  |    } B;
                            18630 ; 458  |    DWORD I;
                            18631 ; 459  |} usbintr_type;
                            18632 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            18633 ; 461  |
                            18634 ; 462  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18635 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18636 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            18637 ; 465  |
                            18638 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            18639 ; 467  |
                            18640 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            18641 ; 469  |
                            18642 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            18643 ; 471  |
                            18644 ; 472  |typedef union               
                            18645 ; 473  |{
                            18646 ; 474  |    struct {
                            18647 ; 475  |        int                 :25;
                            18648 ; 476  |        int ADD             :7;
                            18649 ; 477  |        int                 :16;
                            18650 ; 478  |    } B;
                            18651 ; 479  |    DWORD I;
                            18652 ; 480  |} devaddr_type;
                            18653 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            18654 ; 482  |
                            18655 ; 483  |
                            18656 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            18657 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            18658 ; 486  |
                            18659 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            18660 ; 488  |
                            18661 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            18662 ; 490  |
                            18663 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            18664 ; 492  |
                            18665 ; 493  |typedef union               
                            18666 ; 494  |{
                            18667 ; 495  |    struct {
                            18668 ; 496  |        int                 :10;
                            18669 ; 497  |        int ADD             :22;
                            18670 ; 498  |        int                 :16;
                            18671 ; 499  |    } B;
                            18672 ; 500  |    DWORD I;
                            18673 ; 501  |} endptlistaddr_type;
                            18674 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            18675 ; 503  |
                            18676 ; 504  |
                            18677 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            18678 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            18679 ; 507  |
                            18680 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            18681 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            18682 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            18683 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            18684 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            18685 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            18686 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            18687 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            18688 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            18689 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            18690 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            18691 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            18692 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            18693 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            18694 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            18695 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18696 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            18697 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            18698 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            18699 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            18700 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            18701 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            18702 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            18703 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            18704 ; 532  |
                            18705 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            18706 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            18707 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            18708 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            18709 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            18710 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            18711 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            18712 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            18713 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            18714 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            18715 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            18716 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            18717 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            18718 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            18719 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            18720 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            18721 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            18722 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            18723 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            18724 ; 552  |
                            18725 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            18726 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            18727 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            18728 ; 556  |
                            18729 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            18730 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            18731 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            18732 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            18733 ; 561  |
                            18734 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            18735 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            18736 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            18737 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            18738 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            18739 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            18740 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            18741 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            18742 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            18743 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            18744 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            18745 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            18746 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            18747 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            18748 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            18749 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            18750 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            18751 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            18752 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            18753 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            18754 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            18755 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            18756 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            18757 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18758 ; 586  |
                            18759 ; 587  |typedef union               
                            18760 ; 588  |{
                            18761 ; 589  |    struct {
                            18762 ; 590  |        int CCS             :1;
                            18763 ; 591  |        int CSC             :1;
                            18764 ; 592  |        int PE              :1;
                            18765 ; 593  |        int PEC             :1;
                            18766 ; 594  |        int OCA             :1;
                            18767 ; 595  |        int OCC             :1;
                            18768 ; 596  |        int FPR             :1;
                            18769 ; 597  |        int SUSP            :1;
                            18770 ; 598  |        int PR              :1;
                            18771 ; 599  |        int HSP             :1;
                            18772 ; 600  |        int LS              :2;
                            18773 ; 601  |        int PP              :1;
                            18774 ; 602  |        int PO              :1;
                            18775 ; 603  |        int PIC             :2;
                            18776 ; 604  |        int PTC             :4;
                            18777 ; 605  |        int WKCN            :1;
                            18778 ; 606  |        int WKDS            :1;
                            18779 ; 607  |        int WKOC            :1;
                            18780 ; 608  |        int PHCD            :1;
                            18781 ; 609  |        int PFSC            :1;
                            18782 ; 610  |        int                 :1;
                            18783 ; 611  |        int PSPD            :2;
                            18784 ; 612  |        int                 :1;
                            18785 ; 613  |        int PTW             :1;
                            18786 ; 614  |        int STS             :1;
                            18787 ; 615  |        int PTS             :1;
                            18788 ; 616  |        int                 :16;
                            18789 ; 617  |    } B;
                            18790 ; 618  |    DWORD I;
                            18791 ; 619  |} portsc1_type;
                            18792 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            18793 ; 621  |
                            18794 ; 622  |
                            18795 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            18796 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            18797 ; 625  |
                            18798 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            18799 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            18800 ; 628  |
                            18801 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            18802 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            18803 ; 631  |
                            18804 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            18805 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            18806 ; 634  |
                            18807 ; 635  |typedef union               
                            18808 ; 636  |{
                            18809 ; 637  |    struct {
                            18810 ; 638  |        int CM              :2;
                            18811 ; 639  |        int ES              :1;
                            18812 ; 640  |        int                 :46;
                            18813 ; 641  |    } B;
                            18814 ; 642  |    DWORD I;
                            18815 ; 643  |} usbmode_type;
                            18816 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            18817 ; 645  |
                            18818 ; 646  |
                            18819 ; 647  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18820 ; 648  |//  The following endpoint equates are common for the following registers
                            18821 ; 649  |
                            18822 ; 650  |#define ENDPOINT0_BITPOS (0)
                            18823 ; 651  |#define ENDPOINT1_BITPOS (1)
                            18824 ; 652  |#define ENDPOINT2_BITPOS (2)
                            18825 ; 653  |#define ENDPOINT3_BITPOS (3)
                            18826 ; 654  |#define ENDPOINT4_BITPOS (4)
                            18827 ; 655  |#define ENDPOINT5_BITPOS (5)
                            18828 ; 656  |#define ENDPOINT6_BITPOS (6)
                            18829 ; 657  |#define ENDPOINT7_BITPOS (7)
                            18830 ; 658  |#define ENDPOINT8_BITPOS (8)
                            18831 ; 659  |#define ENDPOINT9_BITPOS (9)
                            18832 ; 660  |#define ENDPOINT10_BITPOS (10)
                            18833 ; 661  |#define ENDPOINT11_BITPOS (11)
                            18834 ; 662  |#define ENDPOINT12_BITPOS (12)
                            18835 ; 663  |#define ENDPOINT13_BITPOS (13)
                            18836 ; 664  |#define ENDPOINT14_BITPOS (14)
                            18837 ; 665  |#define ENDPOINT15_BITPOS (15)
                            18838 ; 666  |
                            18839 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            18840 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            18841 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            18842 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            18843 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            18844 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            18845 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            18846 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            18847 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            18848 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            18849 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            18850 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            18851 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            18852 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            18853 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            18854 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            18855 ; 683  |
                            18856 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            18857 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            18858 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            18859 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            18860 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            18861 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            18862 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            18863 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            18864 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            18865 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            18866 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            18867 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            18868 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            18869 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            18870 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            18871 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            18872 ; 700  |
                            18873 ; 701  |typedef union               
                            18874 ; 702  |{
                            18875 ; 703  |    struct {
                            18876 ; 704  |        int EP0              :1;
                            18877 ; 705  |        int EP1              :1;
                            18878 ; 706  |        int EP2              :1;
                            18879 ; 707  |        int EP3              :1;
                            18880 ; 708  |        int EP4              :1;
                            18881 ; 709  |        int EP5              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18882 ; 710  |        int EP6              :1;
                            18883 ; 711  |        int EP7              :1;
                            18884 ; 712  |        int EP8              :1;
                            18885 ; 713  |        int EP9              :1;
                            18886 ; 714  |        int EP10             :1;
                            18887 ; 715  |        int EP11             :1;
                            18888 ; 716  |        int EP12             :1;
                            18889 ; 717  |        int EP13             :1;
                            18890 ; 718  |        int EP14             :1;
                            18891 ; 719  |        int EP15             :1;
                            18892 ; 720  |        int                  :32;
                            18893 ; 721  |    } B;
                            18894 ; 722  |    DWORD I;
                            18895 ; 723  |} endpsetupstat_type;
                            18896 ; 724  |
                            18897 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            18898 ; 726  |
                            18899 ; 727  |typedef union               
                            18900 ; 728  |{
                            18901 ; 729  |    struct {
                            18902 ; 730  |        int EP0              :1;
                            18903 ; 731  |        int EP1              :1;
                            18904 ; 732  |        int EP2              :1;
                            18905 ; 733  |        int EP3              :1;
                            18906 ; 734  |        int EP4              :1;
                            18907 ; 735  |        int EP5              :1;
                            18908 ; 736  |        int EP6              :1;
                            18909 ; 737  |        int EP7              :1;
                            18910 ; 738  |        int EP8              :1;
                            18911 ; 739  |        int EP9              :1;
                            18912 ; 740  |        int EP10             :1;
                            18913 ; 741  |        int EP11             :1;
                            18914 ; 742  |        int EP12             :1;
                            18915 ; 743  |        int EP13             :1;
                            18916 ; 744  |        int EP14             :1;
                            18917 ; 745  |        int EP15             :1;
                            18918 ; 746  |        int                  :8;
                            18919 ; 747  |    } B;
                            18920 ; 748  |    WORD I;
                            18921 ; 749  |} endpt_type;
                            18922 
                            18960 
                            18961 ; 750  |
                            18962 ; 751  |typedef union
                            18963 ; 752  |{
                            18964 ; 753  |   struct {
                            18965 ; 754  |       endpt_type  RX;
                            18966 ; 755  |       endpt_type  TX;
                            18967 ; 756  |   } W;
                            18968 ; 757  |   DWORD DW;
                            18969 ; 758  |} endptrxtx_type;
                            18970 ; 759  |
                            18971 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            18972 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            18973 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            18974 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            18975 ; 764  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18976 ; 765  |
                            18977 ; 766  |
                            18978 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            18979 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            18980 ; 769  |
                            18981 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            18982 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            18983 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            18984 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            18985 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            18986 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            18987 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            18988 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            18989 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            18990 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            18991 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            18992 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            18993 ; 782  |
                            18994 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            18995 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            18996 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            18997 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            18998 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            18999 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            19000 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            19001 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            19002 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            19003 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            19004 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            19005 ; 794  |
                            19006 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            19007 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19008 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            19009 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19010 ; 799  |
                            19011 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            19012 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            19013 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            19014 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            19015 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            19016 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            19017 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            19018 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            19019 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            19020 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            19021 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            19022 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            19023 ; 812  |
                            19024 ; 813  |
                            19025 ; 814  |typedef union               
                            19026 ; 815  |{
                            19027 ; 816  |    struct {
                            19028 ; 817  |        int RXS             :1;
                            19029 ; 818  |        int RXD             :1;
                            19030 ; 819  |        int RXT             :2;
                            19031 ; 820  |        int                 :1;
                            19032 ; 821  |        int RXI             :1;
                            19033 ; 822  |        int RXR             :1;
                            19034 ; 823  |        int RXE             :1;
                            19035 ; 824  |        int                 :8;
                            19036 ; 825  |        int TXS             :1;
                            19037 ; 826  |        int TXD             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19038 ; 827  |        int TXT             :2;
                            19039 ; 828  |        int                 :1;
                            19040 ; 829  |        int TXI             :1;
                            19041 ; 830  |        int TXR             :1;
                            19042 ; 831  |        int TXE             :1;
                            19043 ; 832  |        int                 :24;
                            19044 ; 833  |    } B;
                            19045 ; 834  |    DWORD I;
                            19046 ; 835  |} endptctrl_type;
                            19047 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            19048 ; 837  |
                            19049 ; 838  |#endif
                            19050 ; 839  |
                            19051 ; 840  |
                            19052 
                            19054 
                            19055 ; 37   |#include "regsusb20phy.h"
                            19056 
                            19058 
                            19059 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19060 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            19061 ; 3    |//;  File        : regsusbphy.inc
                            19062 ; 4    |//;  Description : USB20 PHY Register definition
                            19063 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            19064 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19065 ; 7    |
                            19066 ; 8    |// The following naming conventions are followed in this file.
                            19067 ; 9    |// All registers are named using the format...
                            19068 ; 10   |//     HW_<module>_<regname>
                            19069 ; 11   |// where <module> is the module name which can be any of the following...
                            19070 ; 12   |//     USB20
                            19071 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            19072 ; 14   |// module name includes a number starting from 0 for the first instance of
                            19073 ; 15   |// that module)
                            19074 ; 16   |// <regname> is the specific register within that module
                            19075 ; 17   |// We also define the following...
                            19076 ; 18   |//     HW_<module>_<regname>_BITPOS
                            19077 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            19078 ; 20   |//     HW_<module>_<regname>_SETMASK
                            19079 ; 21   |// which does something else, and
                            19080 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            19081 ; 23   |// which does something else.
                            19082 ; 24   |// Other rules
                            19083 ; 25   |//     All caps
                            19084 ; 26   |//     Numeric identifiers start at 0
                            19085 ; 27   |
                            19086 ; 28   |#if !(defined(regsusbphyinc))
                            19087 ; 29   |#define regsusbphyinc 1
                            19088 ; 30   |
                            19089 ; 31   |#include "types.h"
                            19090 
                            19092 
                            19093 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19094 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19095 ; 3    |//
                            19096 ; 4    |// Filename: types.h
                            19097 ; 5    |// Description: Standard data types
                            19098 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19099 ; 7    |
                            19100 ; 8    |#ifndef _TYPES_H
                            19101 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19102 ; 10   |
                            19103 ; 11   |// TODO:  move this outta here!
                            19104 ; 12   |#if !defined(NOERROR)
                            19105 ; 13   |#define NOERROR 0
                            19106 ; 14   |#define SUCCESS 0
                            19107 ; 15   |#endif 
                            19108 ; 16   |#if !defined(SUCCESS)
                            19109 ; 17   |#define SUCCESS  0
                            19110 ; 18   |#endif
                            19111 ; 19   |#if !defined(ERROR)
                            19112 ; 20   |#define ERROR   -1
                            19113 ; 21   |#endif
                            19114 ; 22   |#if !defined(FALSE)
                            19115 ; 23   |#define FALSE 0
                            19116 ; 24   |#endif
                            19117 ; 25   |#if !defined(TRUE)
                            19118 ; 26   |#define TRUE  1
                            19119 ; 27   |#endif
                            19120 ; 28   |
                            19121 ; 29   |#if !defined(NULL)
                            19122 ; 30   |#define NULL 0
                            19123 ; 31   |#endif
                            19124 ; 32   |
                            19125 ; 33   |#define MAX_INT     0x7FFFFF
                            19126 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19127 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19128 ; 36   |#define MAX_ULONG   (-1) 
                            19129 ; 37   |
                            19130 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19131 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19132 ; 40   |
                            19133 ; 41   |
                            19134 ; 42   |#define BYTE    unsigned char       // btVarName
                            19135 ; 43   |#define CHAR    signed char         // cVarName
                            19136 ; 44   |#define USHORT  unsigned short      // usVarName
                            19137 ; 45   |#define SHORT   unsigned short      // sVarName
                            19138 ; 46   |#define WORD    unsigned int        // wVarName
                            19139 ; 47   |#define INT     signed int          // iVarName
                            19140 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19141 ; 49   |#define LONG    signed long         // lVarName
                            19142 ; 50   |#define BOOL    unsigned int        // bVarName
                            19143 ; 51   |#define FRACT   _fract              // frVarName
                            19144 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19145 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19146 ; 54   |#define FLOAT   float               // fVarName
                            19147 ; 55   |#define DBL     double              // dVarName
                            19148 ; 56   |#define ENUM    enum                // eVarName
                            19149 ; 57   |#define CMX     _complex            // cmxVarName
                            19150 ; 58   |typedef WORD UCS3;                   // 
                            19151 ; 59   |
                            19152 ; 60   |#define UINT16  unsigned short
                            19153 ; 61   |#define UINT8   unsigned char   
                            19154 ; 62   |#define UINT32  unsigned long
                            19155 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19156 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19157 ; 65   |#define WCHAR   UINT16
                            19158 ; 66   |
                            19159 ; 67   |//UINT128 is 16 bytes or 6 words
                            19160 ; 68   |typedef struct UINT128_3500 {   
                            19161 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19162 ; 70   |} UINT128_3500;
                            19163 ; 71   |
                            19164 ; 72   |#define UINT128   UINT128_3500
                            19165 ; 73   |
                            19166 ; 74   |// Little endian word packed byte strings:   
                            19167 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19168 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19169 ; 77   |// Little endian word packed byte strings:   
                            19170 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19171 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19172 ; 80   |
                            19173 ; 81   |// Declare Memory Spaces To Use When Coding
                            19174 ; 82   |// A. Sector Buffers
                            19175 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19176 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19177 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19178 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19179 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19180 ; 88   |// B. Media DDI Memory
                            19181 ; 89   |#define MEDIA_DDI_MEM _Y
                            19182 ; 90   |
                            19183 ; 91   |
                            19184 ; 92   |
                            19185 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19186 ; 94   |// Examples of circular pointers:
                            19187 ; 95   |//    INT CIRC cpiVarName
                            19188 ; 96   |//    DWORD CIRC cpdwVarName
                            19189 ; 97   |
                            19190 ; 98   |#define RETCODE INT                 // rcVarName
                            19191 ; 99   |
                            19192 ; 100  |// generic bitfield structure
                            19193 ; 101  |struct Bitfield {
                            19194 ; 102  |    unsigned int B0  :1;
                            19195 ; 103  |    unsigned int B1  :1;
                            19196 ; 104  |    unsigned int B2  :1;
                            19197 ; 105  |    unsigned int B3  :1;
                            19198 ; 106  |    unsigned int B4  :1;
                            19199 ; 107  |    unsigned int B5  :1;
                            19200 ; 108  |    unsigned int B6  :1;
                            19201 ; 109  |    unsigned int B7  :1;
                            19202 ; 110  |    unsigned int B8  :1;
                            19203 ; 111  |    unsigned int B9  :1;
                            19204 ; 112  |    unsigned int B10 :1;
                            19205 ; 113  |    unsigned int B11 :1;
                            19206 ; 114  |    unsigned int B12 :1;
                            19207 ; 115  |    unsigned int B13 :1;
                            19208 ; 116  |    unsigned int B14 :1;
                            19209 ; 117  |    unsigned int B15 :1;
                            19210 ; 118  |    unsigned int B16 :1;
                            19211 ; 119  |    unsigned int B17 :1;
                            19212 ; 120  |    unsigned int B18 :1;
                            19213 ; 121  |    unsigned int B19 :1;
                            19214 ; 122  |    unsigned int B20 :1;
                            19215 ; 123  |    unsigned int B21 :1;
                            19216 ; 124  |    unsigned int B22 :1;
                            19217 ; 125  |    unsigned int B23 :1;
                            19218 ; 126  |};
                            19219 ; 127  |
                            19220 ; 128  |union BitInt {
                            19221 ; 129  |        struct Bitfield B;
                            19222 ; 130  |        int        I;
                            19223 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19224 ; 132  |
                            19225 ; 133  |#define MAX_MSG_LENGTH 10
                            19226 ; 134  |struct CMessage
                            19227 ; 135  |{
                            19228 ; 136  |        unsigned int m_uLength;
                            19229 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19230 ; 138  |};
                            19231 ; 139  |
                            19232 ; 140  |typedef struct {
                            19233 ; 141  |    WORD m_wLength;
                            19234 ; 142  |    WORD m_wMessage;
                            19235 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19236 ; 144  |} Message;
                            19237 ; 145  |
                            19238 ; 146  |struct MessageQueueDescriptor
                            19239 ; 147  |{
                            19240 ; 148  |        int *m_pBase;
                            19241 ; 149  |        int m_iModulo;
                            19242 ; 150  |        int m_iSize;
                            19243 ; 151  |        int *m_pHead;
                            19244 ; 152  |        int *m_pTail;
                            19245 ; 153  |};
                            19246 ; 154  |
                            19247 ; 155  |struct ModuleEntry
                            19248 ; 156  |{
                            19249 ; 157  |    int m_iSignaledEventMask;
                            19250 ; 158  |    int m_iWaitEventMask;
                            19251 ; 159  |    int m_iResourceOfCode;
                            19252 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19253 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19254 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19255 ; 163  |    int m_uTimeOutHigh;
                            19256 ; 164  |    int m_uTimeOutLow;
                            19257 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19258 ; 166  |};
                            19259 ; 167  |
                            19260 ; 168  |union WaitMask{
                            19261 ; 169  |    struct B{
                            19262 ; 170  |        unsigned int m_bNone     :1;
                            19263 ; 171  |        unsigned int m_bMessage  :1;
                            19264 ; 172  |        unsigned int m_bTimer    :1;
                            19265 ; 173  |        unsigned int m_bButton   :1;
                            19266 ; 174  |    } B;
                            19267 ; 175  |    int I;
                            19268 ; 176  |} ;
                            19269 ; 177  |
                            19270 ; 178  |
                            19271 ; 179  |struct Button {
                            19272 ; 180  |        WORD wButtonEvent;
                            19273 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19274 ; 182  |};
                            19275 ; 183  |
                            19276 ; 184  |struct Message {
                            19277 ; 185  |        WORD wMsgLength;
                            19278 ; 186  |        WORD wMsgCommand;
                            19279 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19280 ; 188  |};
                            19281 ; 189  |
                            19282 ; 190  |union EventTypes {
                            19283 ; 191  |        struct CMessage msg;
                            19284 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19285 ; 193  |        struct Message Message;
                            19286 ; 194  |};
                            19287 ; 195  |
                            19288 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19289 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19290 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19291 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19292 ; 200  |
                            19293 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19294 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19295 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19296 ; 204  |
                            19297 ; 205  |#if DEBUG
                            19298 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19299 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19300 ; 208  |#else 
                            19301 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19302 ; 210  |#define DebugBuildAssert(x)    
                            19303 ; 211  |#endif
                            19304 ; 212  |
                            19305 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19306 ; 214  |//  #pragma asm
                            19307 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19308 ; 216  |//  #pragma endasm
                            19309 ; 217  |
                            19310 ; 218  |
                            19311 ; 219  |#ifdef COLOR_262K
                            19312 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19313 ; 221  |#elif defined(COLOR_65K)
                            19314 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19315 ; 223  |#else
                            19316 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19317 ; 225  |#endif
                            19318 ; 226  |    
                            19319 ; 227  |#endif // #ifndef _TYPES_H
                            19320 
                            19322 
                            19323 ; 32   |
                            19324 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19325 ; 34   |//   USB2.0 PHY STMP Registers 
                            19326 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19327 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            19328 ; 37   |
                            19329 ; 38   |
                            19330 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            19331 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            19332 ; 41   |
                            19333 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            19334 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            19335 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            19336 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            19337 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            19338 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            19339 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            19340 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            19341 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            19342 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            19343 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19344 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            19345 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            19346 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            19347 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            19348 ; 57   |
                            19349 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            19350 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            19351 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            19352 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            19353 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            19354 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            19355 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            19356 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            19357 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            19358 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            19359 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            19360 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            19361 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            19362 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            19363 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            19364 ; 73   |
                            19365 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            19366 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            19367 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            19368 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            19369 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            19370 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            19371 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            19372 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            19373 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            19374 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            19375 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            19376 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            19377 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            19378 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            19379 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            19380 ; 89   |
                            19381 ; 90   |typedef union               
                            19382 ; 91   |{
                            19383 ; 92   |    struct {
                            19384 ; 93   |        int RSVD0          :5;
                            19385 ; 94   |        int TXDISCON1500   :1;
                            19386 ; 95   |        int PLLVCOPWD      :1;
                            19387 ; 96   |        int PLLVCPPWD      :1;
                            19388 ; 97   |        int RSVD1          :2;
                            19389 ; 98   |        int TXPWDFS        :1;
                            19390 ; 99   |        int TXPWDIBIAS     :1;
                            19391 ; 100  |        int TXPWDV2I       :1;
                            19392 ; 101  |        int TXPWDVBG       :1;
                            19393 ; 102  |        int TXPWDCOMP      :1;
                            19394 ; 103  |        int RSVD2          :1;
                            19395 ; 104  |        int RXPWDDISCONDET :1;
                            19396 ; 105  |        int RXPWDENV       :1;
                            19397 ; 106  |        int RXPWD1PT1      :1;
                            19398 ; 107  |        int RXPWDDIFF      :1;
                            19399 ; 108  |        int RXPWDRX        :1;
                            19400 ; 109  |        int RSVD3          :1;
                            19401 ; 110  |        int PWDIBIAS       :1;
                            19402 ; 111  |        int REGRESET       :1;
                            19403 ; 112  |    } B;
                            19404 ; 113  |    int I;
                            19405 ; 114  |} usbphypwd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19406 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            19407 ; 116  |
                            19408 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            19409 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            19410 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            19411 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            19412 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            19413 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            19414 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            19415 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            19416 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            19417 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            19418 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            19419 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            19420 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            19421 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            19422 ; 131  |
                            19423 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            19424 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            19425 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            19426 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            19427 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            19428 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            19429 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            19430 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            19431 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            19432 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            19433 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            19434 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            19435 ; 144  |
                            19436 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            19437 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            19438 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            19439 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            19440 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            19441 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            19442 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            19443 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            19444 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            19445 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            19446 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            19447 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            19448 ; 157  |
                            19449 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            19450 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            19451 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            19452 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            19453 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            19454 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19455 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            19456 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            19457 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            19458 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            19459 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            19460 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            19461 ; 170  |
                            19462 ; 171  |typedef union               
                            19463 ; 172  |{
                            19464 ; 173  |    struct {
                            19465 ; 174  |        int TXCAL1500          :4;
                            19466 ; 175  |        int RSVD0              :1;
                            19467 ; 176  |        int TXENCAL1500        :1;
                            19468 ; 177  |        int TXHSXCVR           :1;
                            19469 ; 178  |        int TXCALIBRATE        :1;
                            19470 ; 179  |        int TXCAL45DN          :4;
                            19471 ; 180  |        int RSVD1              :1;
                            19472 ; 181  |        int TXENCAL45DN        :1;
                            19473 ; 182  |        int TXHSTERM           :1;
                            19474 ; 183  |        int TXSKEW             :1;
                            19475 ; 184  |        int TXCAL45DP          :4;
                            19476 ; 185  |        int RSVD2              :1;
                            19477 ; 186  |        int TXENCAL45DP        :1;
                            19478 ; 187  |        int TXFSHIZ            :1;
                            19479 ; 188  |        int TXCOMPOUT          :1;
                            19480 ; 189  |    } B;
                            19481 ; 190  |    int I;
                            19482 ; 191  |} usbphytx_type;
                            19483 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            19484 ; 193  |
                            19485 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            19486 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            19487 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            19488 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            19489 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            19490 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            19491 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            19492 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            19493 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            19494 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            19495 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            19496 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            19497 ; 206  |
                            19498 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            19499 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            19500 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            19501 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            19502 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            19503 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            19504 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            19505 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            19506 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            19507 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            19508 ; 217  |
                            19509 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            19510 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            19511 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            19512 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19513 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            19514 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            19515 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            19516 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            19517 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            19518 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            19519 ; 228  |
                            19520 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            19521 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            19522 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            19523 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            19524 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            19525 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            19526 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            19527 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            19528 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            19529 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            19530 ; 239  |
                            19531 ; 240  |typedef union               
                            19532 ; 241  |{
                            19533 ; 242  |    struct {
                            19534 ; 243  |        int PLLV2ISEL        :4;
                            19535 ; 244  |        int RSVD0            :1;
                            19536 ; 245  |        int PLLCPDBLIP       :1;
                            19537 ; 246  |        int PLLVCOCLK2       :1;
                            19538 ; 247  |        int PLLVCOCLK24      :1;
                            19539 ; 248  |        int PLLCPNSEL        :4;
                            19540 ; 249  |        int PLLCLKDIVSEL     :4;
                            19541 ; 250  |        int RSVD1            :4;
                            19542 ; 251  |        int PLLPFDRST        :1;
                            19543 ; 252  |        int PLLCPSHORTLFR    :1;
                            19544 ; 253  |        int PLLVCOKSTART     :1;
                            19545 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            19546 ; 255  |    } B;
                            19547 ; 256  |    int I;
                            19548 ; 257  |} usbphypll_type;
                            19549 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            19550 ; 259  |
                            19551 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            19552 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            19553 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            19554 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            19555 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            19556 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            19557 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            19558 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            19559 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            19560 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            19561 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            19562 ; 271  |
                            19563 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            19564 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            19565 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            19566 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            19567 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            19568 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19569 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            19570 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            19571 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            19572 ; 281  |
                            19573 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            19574 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            19575 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            19576 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            19577 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            19578 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            19579 ; 288  |//              480Mhz/7 =68.57Mhz
                            19580 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            19581 ; 290  |
                            19582 ; 291  |//              480Mhz/8 ~60Mhz
                            19583 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            19584 ; 293  |
                            19585 ; 294  |//              480Mhz/9 =53.3Mhz
                            19586 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            19587 ; 296  |
                            19588 ; 297  |//              480Mhz/10 =48Mhz
                            19589 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            19590 ; 299  |
                            19591 ; 300  |
                            19592 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            19593 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            19594 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            19595 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            19596 ; 305  |
                            19597 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            19598 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            19599 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            19600 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            19601 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            19602 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            19603 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            19604 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            19605 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            19606 ; 315  |
                            19607 ; 316  |typedef union               
                            19608 ; 317  |{
                            19609 ; 318  |    struct {
                            19610 ; 319  |     int ENVADJ               :4;
                            19611 ; 320  |     int DISCONADJ            :4;
                            19612 ; 321  |     int DEBUGMODE            :4;
                            19613 ; 322  |     int PLLLKTIMECTL         :4;
                            19614 ; 323  |     int PLLCKDIVCTL          :4;
                            19615 ; 324  |     int HOSTMODETEST         :1;
                            19616 ; 325  |     int FSCKSOURCESEL        :1;
                            19617 ; 326  |     int REGRXDBYPASS         :1;
                            19618 ; 327  |     int PLLLOCKED            :1;
                            19619 ; 328  |    } B;
                            19620 ; 329  |    int I;
                            19621 ; 330  |} usbphyrx_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19622 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            19623 ; 332  |
                            19624 ; 333  |#endif
                            19625 ; 334  |
                            19626 
                            19628 
                            19629 ; 38   |
                            19630 ; 39   |
                            19631 ; 40   |#endif // if (!@def(hwequ))
                            19632 ; 41   |
                            19633 
                            19635 
                            19636 ; 12   |#else 
                            19637 ; 13   |//include "regscodec.inc"
                            19638 ; 14   |#endif
                            19639 ; 15   |
                            19640 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19641 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            19642 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            19643 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            19644 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            19645 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            19646 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19647 ; 23   |
                            19648 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19649 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19650 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19651 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            19652 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19653 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19654 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19655 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            19656 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            19657 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            19658 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19659 ; 35   |
                            19660 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19661 ; 37   |// MEDIA DEFINITIONS
                            19662 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19663 ; 39   |
                            19664 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19665 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19666 ; 42   |#if defined(NAND1)
                            19667 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19668 ; 44   |#else 
                            19669 ; 45   |#if defined(NAND2)
                            19670 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19671 ; 47   |#else 
                            19672 ; 48   |#if defined(NAND3)
                            19673 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19674 ; 50   |#else 
                            19675 ; 51   |#if defined(NAND4)
                            19676 ; 52   |#define SM_INTERNAL_CHIPS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19677 ; 53   |#else 
                            19678 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19679 ; 55   |#endif
                            19680 ; 56   |#endif
                            19681 ; 57   |#endif
                            19682 ; 58   |#endif
                            19683 ; 59   |
                            19684 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19685 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19686 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            19687 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19688 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            19689 ; 65   |//*** comment out if active high ****
                            19690 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19691 ; 67   |
                            19692 ; 68   |#if defined(SMEDIA)
                            19693 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19694 ; 70   |#define NUM_SM_EXTERNAL 1
                            19695 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19696 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19697 ; 73   |#else 
                            19698 ; 74   |#if defined(MMC)
                            19699 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19700 ; 76   |#define NUM_SM_EXTERNAL 0
                            19701 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19702 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19703 ; 79   |#else 
                            19704 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19705 ; 81   |#define NUM_SM_EXTERNAL 0
                            19706 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19707 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19708 ; 84   |#endif
                            19709 ; 85   |#endif
                            19710 ; 86   |
                            19711 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19712 ; 88   |// Mass Storage Class definitions
                            19713 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19714 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19715 ; 91   |#define MULTI_LUN_BUILD 1   
                            19716 ; 92   |
                            19717 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            19718 ; 94   |//  SCSI
                            19719 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19720 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19721 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19722 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19723 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19724 ; 100  |  #else
                            19725 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            19726 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19727 ; 103  |  #endif
                            19728 ; 104  |#else
                            19729 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19730 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19731 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19732 ; 108  |  #else
                            19733 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19734 ; 110  |  #endif
                            19735 ; 111  |#endif
                            19736 ; 112  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19737 ; 113  |
                            19738 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19739 ; 115  |
                            19740 ; 116  |
                            19741 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19742 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19743 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            19744 ; 120  |#ifdef MMC
                            19745 ; 121  |#ifdef MTP_BUILD
                            19746 ; 122  |// --------------------
                            19747 ; 123  |// MTP and MMC
                            19748 ; 124  |// --------------------
                            19749 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            19750 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            19751 ; 127  |#else  // ifndef MTP_BUILD
                            19752 ; 128  |#ifdef STMP_BUILD_PLAYER
                            19753 ; 129  |// --------------------
                            19754 ; 130  |// Player and MMC
                            19755 ; 131  |// --------------------
                            19756 ; 132  |#else
                            19757 ; 133  |// --------------------
                            19758 ; 134  |// USBMSC and MMC
                            19759 ; 135  |// --------------------
                            19760 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            19761 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            19762 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            19763 ; 139  |#endif // ifdef MTP_BUILD
                            19764 ; 140  |#else  // ifndef MMC
                            19765 ; 141  |#ifdef MTP_BUILD
                            19766 ; 142  |// --------------------
                            19767 ; 143  |// MTP and NAND only
                            19768 ; 144  |// --------------------
                            19769 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            19770 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            19771 ; 147  |#else  // ifndef MTP_BUILD
                            19772 ; 148  |#ifdef STMP_BUILD_PLAYER
                            19773 ; 149  |// --------------------
                            19774 ; 150  |// Player and NAND only
                            19775 ; 151  |// --------------------
                            19776 ; 152  |#else
                            19777 ; 153  |// --------------------
                            19778 ; 154  |// USBMSC and NAND only
                            19779 ; 155  |// --------------------
                            19780 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            19781 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            19782 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            19783 ; 159  |#endif // ifdef MTP_BUILD
                            19784 ; 160  |#endif // ifdef MMC 
                            19785 ; 161  |
                            19786 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            19787 ; 163  |#if (defined(MTP_BUILD))
                            19788 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            19789 ; 165  |
                            19790 ; 166  |////!
                            19791 ; 167  |////! This varible holds the watchdog count for the store flush.
                            19792 ; 168  |////!
                            19793 ; 169  |///
                            19794 ; 170  |#include <types.h>
                            19795 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            19796 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            19797 ; 173  |#endif
                            19798 ; 174  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19799 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            19800 ; 176  |// These are needed here for Mass Storage Class
                            19801 ; 177  |// Needs to be cleaned up
                            19802 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            19803 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            19804 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            19805 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            19806 ; 182  |
                            19807 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            19808 ; 184  |
                            19809 ; 185  |#endif
                            19810 ; 186  |
                            19811 ; 187  |
                            19812 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            19813 ; 189  |// SmartMedia/NAND defs
                            19814 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19815 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            19816 ; 192  |
                            19817 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            19818 ; 194  |// Sysloadresources defs
                            19819 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19820 ; 196  |
                            19821 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            19822 ; 198  |// MMC defs
                            19823 ; 199  |#define MMC_MAX_PARTITIONS 1
                            19824 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            19825 ; 201  |
                            19826 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            19827 ; 203  |// SPI defs
                            19828 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            19829 ; 205  |
                            19830 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            19831 ; 207  |// Global media defs
                            19832 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            19833 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            19834 ; 210  |
                            19835 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            19836 ; 212  |// DO NOT CHANGE THESE!!!
                            19837 ; 213  |#define SM_MAX_PARTITIONS 4
                            19838 ; 214  |#define MAX_HANDLES 2
                            19839 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            19840 ; 216  |
                            19841 ; 217  |
                            19842 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            19843 ; 219  |// Battery LRADC Values 
                            19844 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            19845 ; 221  |// brownout trip point in mV (moved by RS)
                            19846 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            19847 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            19848 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            19849 ; 225  |//     audio recording to media.
                            19850 ; 226  |#define BATT_SAFETY_MARGIN 10
                            19851 ; 227  |
                            19852 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            19853 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            19854 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            19855 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            19856 ; 232  |
                            19857 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19858 ; 234  |
                            19859 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            19860 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            19861 ; 237  |#if (!defined(CLCD))
                            19862 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            19863 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            19864 ; 240  |#else 
                            19865 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            19866 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            19867 ; 243  |#endif
                            19868 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            19869 ; 245  |
                            19870 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            19871 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            19872 ; 248  |// See mp3 encoder overlay.
                            19873 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            19874 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            19875 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            19876 ; 252  |
                            19877 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            19878 ; 254  |// Voice recording filenames
                            19879 ; 255  |// number of digits in filename Vxxx.wav
                            19880 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            19881 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            19882 ; 258  |
                            19883 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            19884 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            19885 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            19886 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            19887 ; 263  |#if defined(DEVICE_3500)
                            19888 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            19889 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            19890 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            19891 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            19892 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19893 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            19894 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            19895 ; 271  |
                            19896 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            19897 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            19898 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            19899 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            19900 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            19901 ; 277  |
                            19902 ; 278  |#else 
                            19903 ; 279  |// STMP3410
                            19904 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            19905 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19906 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            19907 ; 283  |#endif
                            19908 ; 284  |
                            19909 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            19910 ; 286  |// Number of available soft timers
                            19911 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            19912 ; 288  |#if defined(SYNC_LYRICS)
                            19913 ; 289  |#define SOFT_TIMERS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19914 ; 290  |#else 
                            19915 ; 291  |#if defined(JPEG_DECODER)
                            19916 ; 292  |#define SOFT_TIMERS 10
                            19917 ; 293  |#else 
                            19918 ; 294  |#define SOFT_TIMERS 9
                            19919 ; 295  |#endif
                            19920 ; 296  |#endif
                            19921 ; 297  |
                            19922 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            19923 ; 299  |//  sizes
                            19924 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            19925 ; 301  |#if defined(MMC)
                            19926 ; 302  |#if defined(USE_PLAYLIST5)
                            19927 ; 303  |#define MENU_STACK_SIZE 1500
                            19928 ; 304  |#else 
                            19929 ; 305  |#define MENU_STACK_SIZE 1250
                            19930 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            19931 ; 307  |#else 
                            19932 ; 308  |#if defined(USE_PLAYLIST5)
                            19933 ; 309  |#define MENU_STACK_SIZE 1500
                            19934 ; 310  |#else 
                            19935 ; 311  |#define MENU_STACK_SIZE 1250
                            19936 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            19937 ; 313  |#endif //if @def('MMC')
                            19938 ; 314  |
                            19939 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            19940 ; 316  |// 
                            19941 ; 317  |#define STACK_L1_SIZE 750
                            19942 ; 318  |#define STACK_L2_SIZE 100
                            19943 ; 319  |#define STACK_L3_SIZE 160
                            19944 ; 320  |
                            19945 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            19946 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            19947 ; 323  |// is ok with switching code.
                            19948 ; 324  |#if defined(MTP_BUILD)
                            19949 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            19950 ; 326  |#endif
                            19951 ; 327  |
                            19952 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            19953 ; 329  |// maximum number of nested funclets 
                            19954 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            19955 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            19956 ; 332  |
                            19957 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            19958 ; 334  |//    LCD DEFINITIONS
                            19959 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            19960 ; 336  |
                            19961 ; 337  |#define SPACE_CHAR 0x000020          
                            19962 ; 338  |#define ZERO_CHAR 0x000030
                            19963 ; 339  |#define COLON_CHAR 0x00003A
                            19964 ; 340  |#define PERIOD_CHAR 0x00002E
                            19965 ; 341  |
                            19966 ; 342  |#if (defined(S6B33B0A_LCD))
                            19967 ; 343  |#define LCD_X_SIZE 128
                            19968 ; 344  |#define LCD_Y_SIZE 159
                            19969 ; 345  |#endif
                            19970 ; 346  |
                            19971 ; 347  |#if (defined(SED15XX_LCD))
                            19972 ; 348  |#define LCD_X_SIZE 128
                            19973 ; 349  |#define LCD_Y_SIZE 64
                            19974 ; 350  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19975 ; 351  |
                            19976 ; 352  |
                            19977 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            19978 ; 354  |//   Details on Customizing Contrast
                            19979 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            19980 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            19981 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            19982 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            19983 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            19984 ; 360  |//   unless the ezact sequence is remembered.
                            19985 ; 361  |//   To find out what range your player supports: 
                            19986 ; 362  |//   change these equs to full range or comment out (full range is default)
                            19987 ; 363  |//;;;;;;
                            19988 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            19989 ; 365  |// recommended calibration using player -- uncomment 
                            19990 ; 366  |//;;;;;;
                            19991 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            19992 ; 368  |////////////////////////////
                            19993 ; 369  |#if (defined(DEMO_HW))
                            19994 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            19995 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            19996 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            19997 ; 373  |#else 
                            19998 ; 374  |
                            19999 ; 375  |#if (defined(S6B33B0A_LCD))
                            20000 ; 376  |#define LCD_MAX_CONTRAST 210
                            20001 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20002 ; 378  |#endif
                            20003 ; 379  |
                            20004 ; 380  |#if (defined(SED15XX_LCD))
                            20005 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20006 ; 382  |// Engineering board regs support range [17-37].
                            20007 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20008 ; 384  |//   One default contrast range [24-42] works for both.
                            20009 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20010 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20011 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20012 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20013 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20014 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20015 ; 391  |
                            20016 ; 392  |#if (defined(NEWSHINGYIH))
                            20017 ; 393  |#define LCD_MAX_CONTRAST 250
                            20018 ; 394  |#define LCD_MIN_CONTRAST 0
                            20019 ; 395  |#else 
                            20020 ; 396  |//-----
                            20021 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20022 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            20023 ; 399  |#define LCD_MAX_CONTRAST 250
                            20024 ; 400  |#define LCD_MIN_CONTRAST 0
                            20025 ; 401  |
                            20026 ; 402  |//=====
                            20027 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20028 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            20029 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20030 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20031 ; 407  |
                            20032 ; 408  |#endif
                            20033 ; 409  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20034 ; 410  |
                            20035 ; 411  |#endif
                            20036 ; 412  |
                            20037 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20038 ; 414  |// The default value of the lcd contrast in % of range
                            20039 ; 415  |//   the default value is used when no settings.dat is available
                            20040 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20041 ; 417  |
                            20042 ; 418  |#if (defined(S6B33B0A_LCD))
                            20043 ; 419  |// 60% of range is default value
                            20044 ; 420  |#define DEFAULT_CONTRAST 50 
                            20045 ; 421  |#endif
                            20046 ; 422  |
                            20047 ; 423  |#if (defined(SED15XX_LCD))
                            20048 ; 424  |// % of range is default value (was 60%)
                            20049 ; 425  |#define DEFAULT_CONTRAST 50 
                            20050 ; 426  |#endif
                            20051 ; 427  |
                            20052 ; 428  |
                            20053 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20054 ; 430  |// make lower when doing calibration
                            20055 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20056 ; 432  |
                            20057 ; 433  |
                            20058 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20059 ; 435  |// For FFWD and RWND
                            20060 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20061 ; 437  |#define SECONDS_TO_SKIP 1
                            20062 ; 438  |#define SECONDS_TO_SKIP1 3
                            20063 ; 439  |#define SECONDS_TO_SKIP2 6
                            20064 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20065 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20066 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20067 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20068 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20069 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20070 ; 446  |
                            20071 ; 447  |// For audible FFW/RWD
                            20072 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20073 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20074 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20075 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20076 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20077 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20078 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20079 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20080 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20081 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20082 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20083 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20084 ; 460  |// Short Song Time, songs too short to play.
                            20085 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20086 ; 462  |
                            20087 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20088 ; 464  |// MP3 Sync Values
                            20089 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20090 ; 466  |// # bytes to look for sync before marking it bad
                            20091 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20092 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20093 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20094 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20095 ; 471  |#define MP3_DECODERISR_FAST 7500  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20096 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20097 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20098 ; 474  |
                            20099 ; 475  |
                            20100 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20101 ; 477  |//// Multi-Stage Volume Control Definitions
                            20102 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20103 ; 479  |//// Use Multi-Stage Volume
                            20104 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20105 ; 481  |
                            20106 ; 482  |//// Master Volume definitions
                            20107 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20108 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20109 ; 485  |
                            20110 ; 486  |//// DAC-Mode definitions
                            20111 ; 487  |//// Adjusts 0dB point
                            20112 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20113 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20114 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            20115 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20116 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            20117 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            20118 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20119 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20120 ; 496  |
                            20121 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20122 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20123 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            20124 ; 500  |
                            20125 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            20126 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            20127 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20128 ; 504  |
                            20129 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            20130 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20131 ; 507  |
                            20132 ; 508  |
                            20133 ; 509  |//// Line In definitions (used for Line-In 1)
                            20134 ; 510  |//// 0dB point of the Line In
                            20135 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20136 ; 512  |//// Minimum volume of Line In
                            20137 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20138 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20139 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20140 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20141 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20142 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            20143 ; 519  |
                            20144 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20145 ; 521  |//// 0dB point of the Line In
                            20146 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20147 ; 523  |//// Minimum volume of Line In
                            20148 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20149 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20150 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20151 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20152 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20153 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20154 ; 530  |
                            20155 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20156 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            20157 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20158 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20159 ; 535  |
                            20160 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20161 ; 537  |////
                            20162 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20163 ; 539  |////
                            20164 ; 540  |///
                            20165 ; 541  |#include <types.h>
                            20166 ; 542  |extern volatile WORD g_wActivityState;
                            20167 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20168 ; 544  |
                            20169 ; 545  |void _reentrant Init5VSense(void);
                            20170 ; 546  |void _reentrant ServiceDCDC(void);
                            20171 ; 547  |
                            20172 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20173 ; 549  |//// JPEG Thumbnail Mode Setting
                            20174 ; 550  |//// number of column in thumbnail mode
                            20175 ; 551  |#define THUMBNAIL_X 2           
                            20176 ; 552  |//// number of row in  thumbnail mode
                            20177 ; 553  |#define THUMBNAIL_Y 2           
                            20178 ; 554  |//// thumbnail boundary offset x
                            20179 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20180 ; 556  |//// thumbnail boundary offset y
                            20181 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20182 ; 558  |
                            20183 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20184 ; 560  |
                            20185 
                            20187 
                            20188 ; 101  |
                            20189 ; 102  |/*========================================================================================
                                  ==========
                            20190 ; 103  |                                             CONSTANTS
                            20191 ; 104  |==========================================================================================
                                  ========*/
                            20192 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20193 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20194 ; 107  |Artistname                              1:0
                            20195 ; 108  |Albumname                               3:2
                            20196 ; 109  |Genrename                               5:4
                            20197 ; 110  |Songname                                7:6
                            20198 ; 111  |----------------------------------------------------------
                            20199 ; 112  |    Value (2 bits)                      Meanings
                            20200 ; 113  |    0                                   RAW and All ASCII
                            20201 ; 114  |    1                                   Uni-code
                            20202 ; 115  |    2                                   Mixed, non-unicode
                            20203 ; 116  |
                            20204 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20205 ; 118  |*/
                            20206 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20207 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20208 ; 121  |#define BITMASK_GENRE   (0x30)
                            20209 ; 122  |#define BITMASK_SONG    (0xC0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20210 ; 123  |
                            20211 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20212 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20213 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20214 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20215 ; 128  |
                            20216 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20217 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20218 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20219 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20220 ; 133  |
                            20221 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20222 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20223 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20224 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20225 ; 138  |
                            20226 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20227 ; 140  |
                            20228 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20229 ; 142  |
                            20230 ; 143  |#define INDEX_EOF       0xFFF
                            20231 ; 144  |#ifdef _FOLDER_BROWSE_
                            20232 ; 145  |#define INDEX_ROOT  0xffe
                            20233 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20234 ; 147  |#endif  // _FOLDER_BROWSE_
                            20235 ; 148  |
                            20236 ; 149  |/* Constant for item_type */
                            20237 ; 150  |#define         ITEM_ARTIST                     0
                            20238 ; 151  |#define         ITEM_ALBUM                      1
                            20239 ; 152  |#define         ITEM_GENRE                      2
                            20240 ; 153  |#define         ITEM_TRACK                      3
                            20241 ; 154  |#define         ITEM_YEAR                       4
                            20242 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20243 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20244 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20245 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20246 ; 159  |#ifdef _NEWMUSIC_
                            20247 ; 160  |#define         ITEM_1DAY                       10
                            20248 ; 161  |#define         ITEM_1WEEK                      11
                            20249 ; 162  |#define         ITEM_1MONTH                     12
                            20250 ; 163  |#endif
                            20251 ; 164  |#ifdef _AUDIBLE_
                            20252 ; 165  |#define         ITEM_AUDIBLE            13
                            20253 ; 166  |#endif
                            20254 ; 167  |#define         ITEM_ON_THE_GO          14
                            20255 ; 168  |
                            20256 ; 169  |#define         ITEM_VOICE                      15
                            20257 ; 170  |#define         ITEM_FMREC                      16
                            20258 ; 171  |#define         ITEM_PHOTO                      17
                            20259 ; 172  |#ifdef _FOLDER_BROWSE_
                            20260 ; 173  |#define         ITEM_INTERNAL           18
                            20261 ; 174  |#define         ITEM_EXTERNAL       19
                            20262 ; 175  |#endif  // _FOLDER_BROWSE_
                            20263 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20264 ; 177  |
                            20265 ; 178  |/*
                            20266 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            20267 ; 180  |option input.
                            20268 ; 181  |*/
                            20269 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20270 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20271 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20272 ; 185  |#ifdef _FOLDER_BROWSE_
                            20273 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20274 ; 187  |#endif  // _FOLDER_BROWSE_
                            20275 ; 188  |
                            20276 ; 189  |/* Constant for key action */
                            20277 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            20278 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            20279 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            20280 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            20281 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20282 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            20283 ; 196  |
                            20284 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20285 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20286 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20287 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20288 ; 201  |
                            20289 ; 202  |#define         NO_SD                                   0
                            20290 ; 203  |#define         HAS_SD                                  1
                            20291 ; 204  |
                            20292 ; 205  |#define         PLAY_NORMAL                             0
                            20293 ; 206  |#define         PLAY_SHUFFLE                    1
                            20294 ; 207  |
                            20295 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20296 ; 209  |#define     PLAY_REPEAT_ON          1
                            20297 ; 210  |
                            20298 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20299 ; 212  |#define     PLAY_SELECT_SD          1
                            20300 ; 213  |
                            20301 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20302 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20303 ; 216  |
                            20304 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20305 ; 218  |#define         ON_THE_GO_FULL                  1
                            20306 ; 219  |#define         ON_THE_GO_FREE                  2
                            20307 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20308 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20309 ; 222  |
                            20310 ; 223  |#define         REC_VOICE_TYPE                  0
                            20311 ; 224  |#define         REC_FMREC_TYPE                  1
                            20312 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20313 ; 226  |#define         VOICE_FILE_ADD                  0
                            20314 ; 227  |#define         VOICE_FILE_DEL                  1
                            20315 ; 228  |
                            20316 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20317 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20318 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20319 ; 232  |flash or external SD card */
                            20320 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20321 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20322 ; 235  |#else
                            20323 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20324 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20325 ; 238  |
                            20326 ; 239  |/* number of byte in one DSP word */
                            20327 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20328 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20329 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20330 ; 243  |are 10 level directory structure */
                            20331 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20332 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20333 ; 246  |
                            20334 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20335 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20336 ; 249  |/* number of songs in each new music list */
                            20337 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20338 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20339 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20340 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20341 ; 254  |/* number of songs in the on-the-fly list */
                            20342 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20343 ; 256  |/* number of files audible list */
                            20344 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20345 ; 258  |
                            20346 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20347 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20348 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20349 ; 262  |
                            20350 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20351 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20352 ; 265  |#ifdef _FOLDER_BROWSE_
                            20353 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20354 ; 267  |#else
                            20355 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20356 ; 269  |#endif  // _FOLDER_BROWSE_
                            20357 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20358 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20359 ; 272  |
                            20360 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20361 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20362 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20363 ; 276  |
                            20364 ; 277  |/*========================================================================================
                                  ==========*/
                            20365 ; 278  |
                            20366 ; 279  |
                            20367 ; 280  |/*========================================================================================
                                  ==========
                            20368 ; 281  |                                               MACROS
                            20369 ; 282  |==========================================================================================
                                  ========*/
                            20370 ; 283  |
                            20371 ; 284  |/*========================================================================================
                                  ==========
                            20372 ; 285  |                                               ENUMS
                            20373 ; 286  |==========================================================================================
                                  ========*/
                            20374 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20375 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20376 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20377 ; 290  |/*========================================================================================
                                  ==========
                            20378 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20379 ; 292  |==========================================================================================
                                  ========*/
                            20380 ; 293  |
                            20381 ; 294  |typedef char    int8;
                            20382 ; 295  |typedef short   int16;
                            20383 ; 296  |typedef int     int24;
                            20384 ; 297  |typedef long    int32;
                            20385 ; 298  |
                            20386 ; 299  |typedef int     intx;
                            20387 ; 300  |
                            20388 ; 301  |typedef unsigned char   uint8;
                            20389 ; 302  |typedef unsigned short  uint16;
                            20390 ; 303  |typedef unsigned int    uint24;
                            20391 ; 304  |typedef unsigned long   uint32;
                            20392 
                            20396 
                            20397 ; 305  |
                            20398 ; 306  |/*
                            20399 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            20400 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20401 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20402 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20403 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20404 ; 312  |*/
                            20405 ; 313  |/*
                            20406 ; 314  |path_name[] _must_have_data_:
                            20407 ; 315  |path_name[] = (Max. 120 Characters);
                            20408 ; 316  |year range:
                            20409 ; 317  |year = 0x000000-0xFFFFFF;
                            20410 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20411 ; 319  |Unknown track number:
                            20412 ; 320  |track_number = 0x7FFFFF;
                            20413 ; 321  |unicode refer to above #define BITMASK_*
                            20414 ; 322  |*/
                            20415 ; 323  |/*
                            20416 ; 324  |Interface of UI and Music Library
                            20417 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20418 ; 326  |
                            20419 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20420 ; 328  |
                            20421 ; 329  |3) UI to Music Library variable passing length definition:
                            20422 ; 330  |        All ASCII Characters:
                            20423 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20424 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20425 ; 333  |        Unicode Characters:
                            20426 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20427 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20428 ; 336  |
                            20429 ; 337  |4) UI input data to Music Library in two formats.
                            20430 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20431 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20432 ; 340  |
                            20433 ; 341  |5) UI calling function:
                            20434 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20435 ; 343  |        int16 option definition:
                            20436 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20437 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20438 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20439 ; 347  |
                            20440 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20441 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            20442 ; 350  |
                            20443 ; 351  |6) Modification Date:
                            20444 ; 352  |        uint24 g_file_time:
                            20445 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20446 ; 354  |*/
                            20447 ; 355  |
                            20448 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20449 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20450 ; 358  |typedef struct _ram_song_info {
                            20451 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20452 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20453 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20454 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20455 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20456 ; 364  |    uint32 g_songFastKey;
                            20457 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20458 ; 366  |        uint24 year;
                            20459 ; 367  |        uint24 track_number;
                            20460 ; 368  |        uint8 unicode;
                            20461 ; 369  |} RAM_SONG_INFO_T;
                            20462 ; 370  |
                            20463 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20464 ; 372  |typedef struct _flash_group_name {
                            20465 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20466 ; 374  |        uint8 unicode;
                            20467 ; 375  |} FLASH_GROUP_NAME_T;
                            20468 ; 376  |
                            20469 ; 377  |// struct to store directories information passed from UI
                            20470 ; 378  |#ifdef _FOLDER_BROWSE_
                            20471 ; 379  |typedef struct _ml_DirInfo {
                            20472 ; 380  |        uint24  u8Unicode : 8;
                            20473 ; 381  |        uint24  u12DirDepth : 12;
                            20474 ; 382  |        uint24  u4Added : 4;            
                            20475 ; 383  |        INT     iDirRecord;
                            20476 ; 384  |        DWORD   dwFastKey;
                            20477 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20478 ; 386  |} ML_DIRINFO_T;
                            20479 ; 387  |#endif  // _FOLDER_BROWSE_
                            20480 ; 388  |
                            20481 ; 389  |/*========================================================================================
                                  ==========
                            20482 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            20483 ; 391  |==========================================================================================
                                  ========*/
                            20484 ; 392  |extern uint24   IsPlayOnTheGo;
                            20485 
                            20491 
                            20492 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20493 ; 394  |extern uint24   merge_id_list_flash[];
                            20494 ; 395  |extern uint24   merge_id_list_sd[];
                            20495 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20496 ; 397  |#ifdef _FOLDER_BROWSE_
                            20497 
                            20510 
                            20511 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20512 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20513 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20514 ; 401  |#endif  // _FOLDER_BROWSE_
                            20515 ; 402  |extern INT _X    *sec_temp_buf_X;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20516 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            20517 ; 404  |
                            20518 ; 405  |/*========================================================================================
                                  ==========
                            20519 ; 406  |                                        FUNCTION PROTOTYPES
                            20520 ; 407  |==========================================================================================
                                  ========*/
                            20521 ; 408  |
                            20522 ; 409  |///////////////////////////////////////////////////////////////////////
                            20523 ; 410  |//! \brief
                            20524 ; 411  |//!
                            20525 ; 412  |//! \fntype Function
                            20526 ; 413  |//!
                            20527 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20528 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20529 ; 416  |//!
                            20530 ; 417  |//! \param[in]  none
                            20531 ; 418  |//!
                            20532 ; 419  |//! \return
                            20533 ; 420  |//!
                            20534 ; 421  |///////////////////////////////////////////////////////////////////////
                            20535 ; 422  |void ML_InitLibraryParameter(void);
                            20536 ; 423  |
                            20537 ; 424  |///////////////////////////////////////////////////////////////////////
                            20538 ; 425  |//! \brief
                            20539 ; 426  |//!
                            20540 ; 427  |//! \fntype Function
                            20541 ; 428  |//!
                            20542 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20543 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20544 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            20545 ; 432  |//! the song information is recorded in music library.
                            20546 ; 433  |//!
                            20547 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20548 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20549 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            20550 ; 437  |//!
                            20551 ; 438  |//! \return
                            20552 ; 439  |//!
                            20553 ; 440  |///////////////////////////////////////////////////////////////////////
                            20554 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20555 
                            20569 
                            20570 ; 442  |
                            20571 ; 443  |///////////////////////////////////////////////////////////////////////
                            20572 ; 444  |//! \brief
                            20573 ; 445  |//!
                            20574 ; 446  |//! \fntype Function
                            20575 ; 447  |//!
                            20576 ; 448  |//! \param[in]
                            20577 ; 449  |//!
                            20578 ; 450  |//! \return
                            20579 ; 451  |//!
                            20580 ; 452  |///////////////////////////////////////////////////////////////////////
                            20581 ; 453  |#ifdef _FOLDER_BROWSE_
                            20582 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20583 ; 455  |#endif  // _FOLDER_BROWSE_
                            20584 ; 456  |
                            20585 ; 457  |///////////////////////////////////////////////////////////////////////
                            20586 ; 458  |//! \brief
                            20587 ; 459  |//!
                            20588 ; 460  |//! \fntype Function
                            20589 ; 461  |//!
                            20590 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20591 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20592 ; 464  |//! music library for that particular media.
                            20593 ; 465  |//!
                            20594 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20595 ; 467  |//!
                            20596 ; 468  |//! \return
                            20597 ; 469  |//!
                            20598 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20599 ; 471  |//!         function.
                            20600 ; 472  |///////////////////////////////////////////////////////////////////////
                            20601 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20602 ; 474  |
                            20603 ; 475  |///////////////////////////////////////////////////////////////////////
                            20604 ; 476  |//! \brief
                            20605 ; 477  |//!
                            20606 ; 478  |//! \fntype Function
                            20607 ; 479  |//!
                            20608 ; 480  |//! \param[in]
                            20609 ; 481  |//!
                            20610 ; 482  |//! \return
                            20611 ; 483  |//!
                            20612 ; 484  |///////////////////////////////////////////////////////////////////////
                            20613 ; 485  |#ifdef _NEWMUSIC_
                            20614 ; 486  |void ML_UpdateNewMusic(void);
                            20615 ; 487  |#endif
                            20616 ; 488  |
                            20617 ; 489  |///////////////////////////////////////////////////////////////////////
                            20618 ; 490  |//! \brief
                            20619 ; 491  |//!
                            20620 ; 492  |//! \fntype Function
                            20621 ; 493  |//!
                            20622 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20623 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20624 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20625 ; 497  |//!
                            20626 ; 498  |//! \param[in]  none
                            20627 ; 499  |//!
                            20628 ; 500  |//! \return
                            20629 ; 501  |//!
                            20630 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20631 ; 503  |//!         must be called before calling any other music library functions.
                            20632 ; 504  |///////////////////////////////////////////////////////////////////////
                            20633 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20634 ; 506  |
                            20635 ; 507  |///////////////////////////////////////////////////////////////////////
                            20636 ; 508  |//! \brief
                            20637 ; 509  |//!
                            20638 ; 510  |//! \fntype Function
                            20639 ; 511  |//!
                            20640 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20641 ; 513  |//! library operation.
                            20642 ; 514  |//! Two system files (music.lib and music.sec) is created.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20643 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            20644 ; 516  |//! music.sec file do not exist.
                            20645 ; 517  |//!
                            20646 ; 518  |//! \param[in]  none
                            20647 ; 519  |//!
                            20648 ; 520  |//! \return
                            20649 ; 521  |//!
                            20650 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20651 ; 523  |//!         must be called before calling any other music library functions.
                            20652 ; 524  |///////////////////////////////////////////////////////////////////////
                            20653 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20654 ; 526  |
                            20655 ; 527  |///////////////////////////////////////////////////////////////////////
                            20656 ; 528  |//! \brief
                            20657 ; 529  |//!
                            20658 ; 530  |//! \fntype Function
                            20659 ; 531  |//!
                            20660 ; 532  |//! Preload the list, prepare for renew.
                            20661 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20662 ; 534  |//! structure in RAM.
                            20663 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20664 ; 536  |//! in RAM.
                            20665 ; 537  |//!
                            20666 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            20667 ; 539  |//!
                            20668 ; 540  |//! \return
                            20669 ; 541  |//!
                            20670 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            20671 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            20672 ; 544  |///////////////////////////////////////////////////////////////////////
                            20673 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            20674 ; 546  |
                            20675 ; 547  |///////////////////////////////////////////////////////////////////////
                            20676 ; 548  |//! \brief
                            20677 ; 549  |//!
                            20678 ; 550  |//! \fntype Function
                            20679 ; 551  |//!
                            20680 ; 552  |//! Save the list to flash memory.
                            20681 ; 553  |//!
                            20682 ; 554  |//! \param[in]
                            20683 ; 555  |//!
                            20684 ; 556  |//! \return
                            20685 ; 557  |//!
                            20686 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            20687 ; 559  |//!         changed by the user.
                            20688 ; 560  |///////////////////////////////////////////////////////////////////////
                            20689 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            20690 ; 562  |
                            20691 ; 563  |///////////////////////////////////////////////////////////////////////
                            20692 ; 564  |//! \brief
                            20693 ; 565  |//!
                            20694 ; 566  |//! \fntype Function
                            20695 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            20696 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            20697 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            20698 ; 570  |//! Otherwise the song is deleted.
                            20699 ; 571  |//!
                            20700 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20701 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            20702 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            20703 ; 575  |//!
                            20704 ; 576  |//! \return
                            20705 ; 577  |//!
                            20706 ; 578  |///////////////////////////////////////////////////////////////////////
                            20707 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            20708 ; 580  |
                            20709 ; 581  |///////////////////////////////////////////////////////////////////////
                            20710 ; 582  |//! \brief
                            20711 ; 583  |//!
                            20712 ; 584  |//! \fntype Function
                            20713 ; 585  |//!
                            20714 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            20715 ; 587  |//! in the ML_UpdateOnTheGo().
                            20716 ; 588  |//!
                            20717 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20718 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            20719 ; 591  |//!
                            20720 ; 592  |//! \return
                            20721 ; 593  |//!
                            20722 ; 594  |///////////////////////////////////////////////////////////////////////
                            20723 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            20724 ; 596  |
                            20725 ; 597  |///////////////////////////////////////////////////////////////////////
                            20726 ; 598  |//! \brief
                            20727 ; 599  |//!
                            20728 ; 600  |//! \fntype Function
                            20729 ; 601  |//!
                            20730 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            20731 ; 603  |//!
                            20732 ; 604  |//! \param[in]  none
                            20733 ; 605  |//!
                            20734 ; 606  |//! \return
                            20735 ; 607  |//!
                            20736 ; 608  |///////////////////////////////////////////////////////////////////////
                            20737 ; 609  |void ML_UpdateOnTheGo(void);
                            20738 ; 610  |
                            20739 ; 611  |///////////////////////////////////////////////////////////////////////
                            20740 ; 612  |//! \brief
                            20741 ; 613  |//!
                            20742 ; 614  |//! \fntype Function
                            20743 ; 615  |//!
                            20744 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            20745 ; 617  |//! Call only once before inserting items. Call once for each media.
                            20746 ; 618  |//!
                            20747 ; 619  |//! \param[in]  none
                            20748 ; 620  |//!
                            20749 ; 621  |//! \return
                            20750 ; 622  |//!
                            20751 ; 623  |///////////////////////////////////////////////////////////////////////
                            20752 ; 624  |void ML_InitVoiceParameter(void);
                            20753 ; 625  |
                            20754 ; 626  |///////////////////////////////////////////////////////////////////////
                            20755 ; 627  |//! \brief
                            20756 ; 628  |//!
                            20757 ; 629  |//! \fntype Function
                            20758 ; 630  |//!
                            20759 ; 631  |//! \param[in]
                            20760 ; 632  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20761 ; 633  |//! \return
                            20762 ; 634  |//!
                            20763 ; 635  |///////////////////////////////////////////////////////////////////////
                            20764 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            20765 ; 637  |
                            20766 ; 638  |///////////////////////////////////////////////////////////////////////
                            20767 ; 639  |//! \brief
                            20768 ; 640  |//!
                            20769 ; 641  |//! \fntype Function
                            20770 ; 642  |//!
                            20771 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            20772 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            20773 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            20774 ; 646  |//!
                            20775 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20776 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            20777 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            20778 ; 650  |//!
                            20779 ; 651  |//! \return
                            20780 ; 652  |//!
                            20781 ; 653  |///////////////////////////////////////////////////////////////////////
                            20782 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            20783 ; 655  |
                            20784 ; 656  |///////////////////////////////////////////////////////////////////////
                            20785 ; 657  |//! \brief
                            20786 ; 658  |//!
                            20787 ; 659  |//! \fntype Function
                            20788 ; 660  |//!
                            20789 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            20790 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            20791 ; 663  |//! of music library for that particular media.
                            20792 ; 664  |//!
                            20793 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20794 ; 666  |//!
                            20795 ; 667  |//! \return
                            20796 ; 668  |//!
                            20797 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            20798 ; 670  |//!         function.
                            20799 ; 671  |///////////////////////////////////////////////////////////////////////
                            20800 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            20801 ; 673  |
                            20802 ; 674  |///////////////////////////////////////////////////////////////////////
                            20803 ; 675  |//! \brief
                            20804 ; 676  |//!
                            20805 ; 677  |//! \fntype Function
                            20806 ; 678  |//!
                            20807 ; 679  |//! Called by UI, the merge the music library tables album,
                            20808 ; 680  |//! artist, genre, song and year.
                            20809 ; 681  |//!
                            20810 ; 682  |//! \param[in]  none
                            20811 ; 683  |//!
                            20812 ; 684  |//! \return
                            20813 ; 685  |//!
                            20814 ; 686  |///////////////////////////////////////////////////////////////////////
                            20815 ; 687  |void ML_MergeLibraryTables(void);
                            20816 ; 688  |
                            20817 ; 689  |///////////////////////////////////////////////////////////////////////
                            20818 ; 690  |//! \brief
                            20819 ; 691  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20820 ; 692  |//! \fntype Function
                            20821 ; 693  |//!
                            20822 ; 694  |//! Called by UI, the merge the music library tables album,
                            20823 ; 695  |//! artist, genre, song and year.
                            20824 ; 696  |//!
                            20825 ; 697  |//! \param[in]  none
                            20826 ; 698  |//!
                            20827 ; 699  |//! \return
                            20828 ; 700  |//!
                            20829 ; 701  |///////////////////////////////////////////////////////////////////////
                            20830 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20831 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20832 
                            20834 
                            20835 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            20836 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            20837 ; 706  |
                            20838 ; 707  |///////////////////////////////////////////////////////////////////////
                            20839 ; 708  |//! \brief
                            20840 ; 709  |//!
                            20841 ; 710  |//! \fntype Function
                            20842 ; 711  |//!
                            20843 ; 712  |//! \param[in]
                            20844 ; 713  |//!
                            20845 ; 714  |//! \return
                            20846 ; 715  |//!
                            20847 ; 716  |///////////////////////////////////////////////////////////////////////
                            20848 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            20849 ; 718  |
                            20850 ; 719  |/*========================================================================================
                                  ========*/
                            20851 ; 720  |
                            20852 ; 721  |// Siukoon 2005-02-28
                            20853 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            20854 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            20855 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            20856 ; 725  |#else
                            20857 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            20858 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            20859 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            20860 ; 729  |#define WORD_PER_SECTOR             (171)
                            20861 ; 730  |#define BYTE_PER_SECTOR             (512)
                            20862 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            20863 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            20864 ; 733  |
                            20865 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            20866 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            20867 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            20868 ; 737  |
                            20869 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            20870 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            20871 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            20872 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            20873 ; 742  |
                            20874 ; 743  |/////////////////////
                            20875 ; 744  |
                            20876 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            20877 ; 746  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20878 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            20879 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            20880 ; 749  |#else
                            20881 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            20882 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            20883 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            20884 ; 753  |
                            20885 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            20886 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            20887 ; 756  |
                            20888 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            20889 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            20890 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            20891 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            20892 ; 761  |#else
                            20893 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            20894 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            20895 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            20896 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            20897 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            20898 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            20899 ; 768  |
                            20900 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            20901 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            20902 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            20903 ; 772  |#else
                            20904 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            20905 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            20906 ; 775  |
                            20907 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            20908 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            20909 ; 778  |
                            20910 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            20911 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            20912 ; 781  |
                            20913 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            20914 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            20915 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            20916 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            20917 ; 786  |#else
                            20918 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            20919 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            20920 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            20921 ; 790  |
                            20922 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            20923 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            20924 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            20925 ; 794  |#else
                            20926 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            20927 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            20928 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            20929 ; 798  |
                            20930 ; 799  |#ifdef __cplusplus
                            20931 ; 800  |}
                            20932 ; 801  |#endif
                            20933 ; 802  |
                            20934 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            20935 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20937 
                            20938 ; 6    |#endif  // USE_PLAYLIST3
                            20939 ; 7    |
                            20940 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            20941 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            20942 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            20943 ; 11   |#endif
                            20944 ; 12   |
                            20945 ; 13   |//These are in the DecoderSR/DecoderCSR
                            20946 ; 14   |#define DECODER_VBRFlag         1<<1
                            20947 ; 15   |#define DECODER_PAUSED          1<<5
                            20948 ; 16   |#define DECODER_STOPPED         1<<6
                            20949 ; 17   |#define DECODER_SYNCED          1<<10
                            20950 ; 18   |#define DECODER_PLAYING         1<<12
                            20951 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            20952 ; 20   |#define DECODER_SONG_INFO       1<<15
                            20953 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            20954 ; 22   |#define DECODER_A_SET           1<<18
                            20955 ; 23   |#define DECODER_B_SET           1<<19
                            20956 ; 24   |#define DECODER_BAD_FILE        1<<21
                            20957 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            20958 ; 26   |
                            20959 ; 27   |#define SEEK_NONE 0
                            20960 ; 28   |#define SEEK_FFWD 1
                            20961 ; 29   |#define SEEK_RWND -1
                            20962 ; 30   |
                            20963 ; 31   |extern _X int g_iSeeking;
                            20964 ; 32   |extern _X INT g_iPlayerState;
                            20965 ; 33   |
                            20966 ; 34   |#ifdef USE_PLAYLIST3
                            20967 ; 35   |extern BOOL bSystemInit;
                            20968 ; 36   |extern uint24   g_is_SD_inserted;
                            20969 ; 37   |extern BOOL bResume;
                            20970 ; 38   |#endif  // USE_PLAYLIST3
                            20971 ; 39   |
                            20972 ; 40   |#ifdef USE_PLAYLIST3
                            20973 ; 41   |void _reentrant ML_browsing_app_init(void);
                            20974 ; 42   |#endif  // USE_PLAYLIST3
                            20975 ; 43   |
                            20976 ; 44   |#endif
                            20977 
                            20979 
                            20980 ; 20   |#include "deletemenu.h"
                            20981 
                            20983 
                            20984 ; 1    |#ifndef _SYSTEM_MENU_H
                            20985 ; 2    |#define _SYSTEM_MENU_H
                            20986 ; 3    |
                            20987 ; 4    |// menus in settings menu
                            20988 ; 5    |// defines order of selection
                            20989 ; 6    |#define DELETEMENU_FIRST                0
                            20990 ; 7    |//#define MENU_DELETE_MUSIC             0
                            20991 ; 8    |//#define MENU_DELETE_MUSIC_ALL 1
                            20992 ; 9    |#define MENU_DELETE_VOICE               0
                            20993 ; 10   |#define MENU_DELETE_VOICE_ALL   1
                            20994 ; 11   |#define MENU_DELETE_EXIT                2
                            20995 ; 12   |#define DELETEMENU_LAST                 2
                            20996 ; 13   |#define DELETEMENU_COUNT        DELETEMENU_LAST+1
                            20997 ; 14   |// TOVERIFY2 ln below should be changed to 3 right?
                            20998 ; 15   |#define MENU_DELETE_MAIN                5
                            20999 ; 16   |#ifdef USE_PLAYLIST3
                            21000 ; 17   |#define MENU_DELETE_FM                  6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21001 ; 18   |#define MENU_DELETE_FM_ALL              7
                            21002 ; 19   |#define MENU_DELETE_LINEIN      8
                            21003 ; 20   |#define MENU_DELETE_LINEIN_ALL  9
                            21004 ; 21   |
                            21005 ; 22   |typedef enum{
                            21006 ; 23   |    VOICE_SUBMENU,
                            21007 ; 24   |    FMREC_SUBMENU,
                            21008 ; 25   |    LINEIN_SUBMENU,
                            21009 ; 26   |    MAXSUBMENU
                            21010 ; 27   |} DELVOICESUBMENU;
                            21011 ; 28   |
                            21012 ; 29   |#endif  // #ifdef USE_PLAYLIST3
                            21013 ; 30   |
                            21014 ; 31   |#ifndef NO
                            21015 ; 32   |#define NO      0
                            21016 ; 33   |#endif
                            21017 ; 34   |
                            21018 ; 35   |#ifndef YES
                            21019 ; 36   |#define YES 1
                            21020 ; 37   |#endif
                            21021 ; 38   |#endif
                            21022 
                            21024 
                            21025 ; 21   |#ifdef   USE_PLAYLIST1
                            21026 ; 22   |#include "playlist1.h"
                            21027 ; 23   |#else
                            21028 ; 24   |#ifdef   USE_PLAYLIST2
                            21029 ; 25   |#include  "playlist2.h"
                            21030 ; 26   |#else
                            21031 ; 27   |#ifdef   USE_PLAYLIST3
                            21032 ; 28   |#include  "playlist3.h"
                            21033 
                            21035 
                            21036 ; 1    |#ifndef _PLAYLIST3_H
                            21037 ; 2    |#define _PLAYLIST3_H
                            21038 ; 3    |#include "playlist.h"
                            21039 
                            21041 
                            21042 ; 1    |#ifndef PLAYLIST_H
                            21043 ; 2    |#define PLAYLIST_H
                            21044 ; 3    |
                            21045 ; 4    |#include "types.h"
                            21046 
                            21048 
                            21049 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21050 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21051 ; 3    |//
                            21052 ; 4    |// Filename: types.h
                            21053 ; 5    |// Description: Standard data types
                            21054 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21055 ; 7    |
                            21056 ; 8    |#ifndef _TYPES_H
                            21057 ; 9    |#define _TYPES_H
                            21058 ; 10   |
                            21059 ; 11   |// TODO:  move this outta here!
                            21060 ; 12   |#if !defined(NOERROR)
                            21061 ; 13   |#define NOERROR 0
                            21062 ; 14   |#define SUCCESS 0
                            21063 ; 15   |#endif 
                            21064 ; 16   |#if !defined(SUCCESS)
                            21065 ; 17   |#define SUCCESS  0
                            21066 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21067 ; 19   |#if !defined(ERROR)
                            21068 ; 20   |#define ERROR   -1
                            21069 ; 21   |#endif
                            21070 ; 22   |#if !defined(FALSE)
                            21071 ; 23   |#define FALSE 0
                            21072 ; 24   |#endif
                            21073 ; 25   |#if !defined(TRUE)
                            21074 ; 26   |#define TRUE  1
                            21075 ; 27   |#endif
                            21076 ; 28   |
                            21077 ; 29   |#if !defined(NULL)
                            21078 ; 30   |#define NULL 0
                            21079 ; 31   |#endif
                            21080 ; 32   |
                            21081 ; 33   |#define MAX_INT     0x7FFFFF
                            21082 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21083 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21084 ; 36   |#define MAX_ULONG   (-1) 
                            21085 ; 37   |
                            21086 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21087 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21088 ; 40   |
                            21089 ; 41   |
                            21090 ; 42   |#define BYTE    unsigned char       // btVarName
                            21091 ; 43   |#define CHAR    signed char         // cVarName
                            21092 ; 44   |#define USHORT  unsigned short      // usVarName
                            21093 ; 45   |#define SHORT   unsigned short      // sVarName
                            21094 ; 46   |#define WORD    unsigned int        // wVarName
                            21095 ; 47   |#define INT     signed int          // iVarName
                            21096 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21097 ; 49   |#define LONG    signed long         // lVarName
                            21098 ; 50   |#define BOOL    unsigned int        // bVarName
                            21099 ; 51   |#define FRACT   _fract              // frVarName
                            21100 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21101 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21102 ; 54   |#define FLOAT   float               // fVarName
                            21103 ; 55   |#define DBL     double              // dVarName
                            21104 ; 56   |#define ENUM    enum                // eVarName
                            21105 ; 57   |#define CMX     _complex            // cmxVarName
                            21106 ; 58   |typedef WORD UCS3;                   // 
                            21107 ; 59   |
                            21108 ; 60   |#define UINT16  unsigned short
                            21109 ; 61   |#define UINT8   unsigned char   
                            21110 ; 62   |#define UINT32  unsigned long
                            21111 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21112 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21113 ; 65   |#define WCHAR   UINT16
                            21114 ; 66   |
                            21115 ; 67   |//UINT128 is 16 bytes or 6 words
                            21116 ; 68   |typedef struct UINT128_3500 {   
                            21117 ; 69   |    int val[6];     
                            21118 ; 70   |} UINT128_3500;
                            21119 ; 71   |
                            21120 ; 72   |#define UINT128   UINT128_3500
                            21121 ; 73   |
                            21122 ; 74   |// Little endian word packed byte strings:   
                            21123 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21124 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21125 ; 77   |// Little endian word packed byte strings:   
                            21126 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21127 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21128 ; 80   |
                            21129 ; 81   |// Declare Memory Spaces To Use When Coding
                            21130 ; 82   |// A. Sector Buffers
                            21131 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21132 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21133 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21134 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21135 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21136 ; 88   |// B. Media DDI Memory
                            21137 ; 89   |#define MEDIA_DDI_MEM _Y
                            21138 ; 90   |
                            21139 ; 91   |
                            21140 ; 92   |
                            21141 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21142 ; 94   |// Examples of circular pointers:
                            21143 ; 95   |//    INT CIRC cpiVarName
                            21144 ; 96   |//    DWORD CIRC cpdwVarName
                            21145 ; 97   |
                            21146 ; 98   |#define RETCODE INT                 // rcVarName
                            21147 ; 99   |
                            21148 ; 100  |// generic bitfield structure
                            21149 ; 101  |struct Bitfield {
                            21150 ; 102  |    unsigned int B0  :1;
                            21151 ; 103  |    unsigned int B1  :1;
                            21152 ; 104  |    unsigned int B2  :1;
                            21153 ; 105  |    unsigned int B3  :1;
                            21154 ; 106  |    unsigned int B4  :1;
                            21155 ; 107  |    unsigned int B5  :1;
                            21156 ; 108  |    unsigned int B6  :1;
                            21157 ; 109  |    unsigned int B7  :1;
                            21158 ; 110  |    unsigned int B8  :1;
                            21159 ; 111  |    unsigned int B9  :1;
                            21160 ; 112  |    unsigned int B10 :1;
                            21161 ; 113  |    unsigned int B11 :1;
                            21162 ; 114  |    unsigned int B12 :1;
                            21163 ; 115  |    unsigned int B13 :1;
                            21164 ; 116  |    unsigned int B14 :1;
                            21165 ; 117  |    unsigned int B15 :1;
                            21166 ; 118  |    unsigned int B16 :1;
                            21167 ; 119  |    unsigned int B17 :1;
                            21168 ; 120  |    unsigned int B18 :1;
                            21169 ; 121  |    unsigned int B19 :1;
                            21170 ; 122  |    unsigned int B20 :1;
                            21171 ; 123  |    unsigned int B21 :1;
                            21172 ; 124  |    unsigned int B22 :1;
                            21173 ; 125  |    unsigned int B23 :1;
                            21174 ; 126  |};
                            21175 ; 127  |
                            21176 ; 128  |union BitInt {
                            21177 ; 129  |        struct Bitfield B;
                            21178 ; 130  |        int        I;
                            21179 ; 131  |};
                            21180 ; 132  |
                            21181 ; 133  |#define MAX_MSG_LENGTH 10
                            21182 ; 134  |struct CMessage
                            21183 ; 135  |{
                            21184 ; 136  |        unsigned int m_uLength;
                            21185 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21186 ; 138  |};
                            21187 ; 139  |
                            21188 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21189 ; 141  |    WORD m_wLength;
                            21190 ; 142  |    WORD m_wMessage;
                            21191 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21192 ; 144  |} Message;
                            21193 ; 145  |
                            21194 ; 146  |struct MessageQueueDescriptor
                            21195 ; 147  |{
                            21196 ; 148  |        int *m_pBase;
                            21197 ; 149  |        int m_iModulo;
                            21198 ; 150  |        int m_iSize;
                            21199 ; 151  |        int *m_pHead;
                            21200 ; 152  |        int *m_pTail;
                            21201 ; 153  |};
                            21202 ; 154  |
                            21203 ; 155  |struct ModuleEntry
                            21204 ; 156  |{
                            21205 ; 157  |    int m_iSignaledEventMask;
                            21206 ; 158  |    int m_iWaitEventMask;
                            21207 ; 159  |    int m_iResourceOfCode;
                            21208 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21209 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            21210 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21211 ; 163  |    int m_uTimeOutHigh;
                            21212 ; 164  |    int m_uTimeOutLow;
                            21213 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21214 ; 166  |};
                            21215 ; 167  |
                            21216 ; 168  |union WaitMask{
                            21217 ; 169  |    struct B{
                            21218 ; 170  |        unsigned int m_bNone     :1;
                            21219 ; 171  |        unsigned int m_bMessage  :1;
                            21220 ; 172  |        unsigned int m_bTimer    :1;
                            21221 ; 173  |        unsigned int m_bButton   :1;
                            21222 ; 174  |    } B;
                            21223 ; 175  |    int I;
                            21224 ; 176  |} ;
                            21225 ; 177  |
                            21226 ; 178  |
                            21227 ; 179  |struct Button {
                            21228 ; 180  |        WORD wButtonEvent;
                            21229 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21230 ; 182  |};
                            21231 ; 183  |
                            21232 ; 184  |struct Message {
                            21233 ; 185  |        WORD wMsgLength;
                            21234 ; 186  |        WORD wMsgCommand;
                            21235 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21236 ; 188  |};
                            21237 ; 189  |
                            21238 ; 190  |union EventTypes {
                            21239 ; 191  |        struct CMessage msg;
                            21240 ; 192  |        struct Button Button ;
                            21241 ; 193  |        struct Message Message;
                            21242 ; 194  |};
                            21243 ; 195  |
                            21244 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21245 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21246 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21247 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21248 ; 200  |
                            21249 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21250 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21251 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21252 ; 204  |
                            21253 ; 205  |#if DEBUG
                            21254 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21255 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21256 ; 208  |#else 
                            21257 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            21258 ; 210  |#define DebugBuildAssert(x)    
                            21259 ; 211  |#endif
                            21260 ; 212  |
                            21261 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21262 ; 214  |//  #pragma asm
                            21263 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21264 ; 216  |//  #pragma endasm
                            21265 ; 217  |
                            21266 ; 218  |
                            21267 ; 219  |#ifdef COLOR_262K
                            21268 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            21269 ; 221  |#elif defined(COLOR_65K)
                            21270 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            21271 ; 223  |#else
                            21272 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            21273 ; 225  |#endif
                            21274 ; 226  |    
                            21275 ; 227  |#endif // #ifndef _TYPES_H
                            21276 
                            21278 
                            21279 ; 5    |
                            21280 ; 6    |typedef struct {
                            21281 ; 7    |    WORD    m_wTrack;                       
                            21282 ; 8    |    WORD    m_wDeviceID;
                            21283 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            21284 ; 10   |    _packed BYTE *m_pFilename;
                            21285 ; 11   |} SONGFILEINFO;
                            21286 ; 12   |
                            21287 ; 13   |#define PLAYLIST_SUCCESS                                0
                            21288 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            21289 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            21290 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            21291 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            21292 ; 18   |#define PLAYLIST_REBUILD                5
                            21293 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            21294 ; 20   |
                            21295 ; 21   |
                            21296 ; 22   |#ifdef  USE_PLAYLIST1
                            21297 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            21298 ; 24   |#endif
                            21299 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            21300 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            21301 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            21302 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            21303 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            21304 ; 30   |#ifdef USE_PLAYLIST1
                            21305 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            21306 ; 32   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21307 ; 33   |
                            21308 ; 34   |#endif 
                            21309 
                            21311 
                            21312 ; 4    |#include "playlist3internal.h"
                            21313 
                            21315 
                            21316 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            21317 ; 2    |#define __PLAYLIST3INTERNAL_H
                            21318 ; 3    |
                            21319 ; 4    |#include "project.h"
                            21320 
                            21322 
                            21323 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21324 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            21325 ; 3    |//  Filename: project.inc
                            21326 ; 4    |//  Description: 
                            21327 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21328 ; 6    |
                            21329 ; 7    |#if (!defined(_PROJECT_INC))
                            21330 ; 8    |#define _PROJECT_INC 1
                            21331 ; 9    |
                            21332 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            21333 ; 11   |#include "hwequ.h"
                            21334 ; 12   |#else 
                            21335 ; 13   |//include "regscodec.inc"
                            21336 ; 14   |#endif
                            21337 ; 15   |
                            21338 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            21339 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            21340 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            21341 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            21342 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            21343 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            21344 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            21345 ; 23   |
                            21346 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            21347 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            21348 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            21349 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            21350 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            21351 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            21352 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            21353 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            21354 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            21355 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            21356 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            21357 ; 35   |
                            21358 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            21359 ; 37   |// MEDIA DEFINITIONS
                            21360 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            21361 ; 39   |
                            21362 ; 40   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21363 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            21364 ; 42   |#if defined(NAND1)
                            21365 ; 43   |#define SM_INTERNAL_CHIPS 1
                            21366 ; 44   |#else 
                            21367 ; 45   |#if defined(NAND2)
                            21368 ; 46   |#define SM_INTERNAL_CHIPS 2
                            21369 ; 47   |#else 
                            21370 ; 48   |#if defined(NAND3)
                            21371 ; 49   |#define SM_INTERNAL_CHIPS 3
                            21372 ; 50   |#else 
                            21373 ; 51   |#if defined(NAND4)
                            21374 ; 52   |#define SM_INTERNAL_CHIPS 4
                            21375 ; 53   |#else 
                            21376 ; 54   |#define SM_INTERNAL_CHIPS 1
                            21377 ; 55   |#endif
                            21378 ; 56   |#endif
                            21379 ; 57   |#endif
                            21380 ; 58   |#endif
                            21381 ; 59   |
                            21382 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            21383 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            21384 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            21385 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            21386 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            21387 ; 65   |//*** comment out if active high ****
                            21388 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            21389 ; 67   |
                            21390 ; 68   |#if defined(SMEDIA)
                            21391 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            21392 ; 70   |#define NUM_SM_EXTERNAL 1
                            21393 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21394 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            21395 ; 73   |#else 
                            21396 ; 74   |#if defined(MMC)
                            21397 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            21398 ; 76   |#define NUM_SM_EXTERNAL 0
                            21399 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            21400 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            21401 ; 79   |#else 
                            21402 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            21403 ; 81   |#define NUM_SM_EXTERNAL 0
                            21404 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21405 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            21406 ; 84   |#endif
                            21407 ; 85   |#endif
                            21408 ; 86   |
                            21409 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            21410 ; 88   |// Mass Storage Class definitions
                            21411 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            21412 ; 90   |// Set to 0 if Composite Device build is desired.    
                            21413 ; 91   |#define MULTI_LUN_BUILD 1   
                            21414 ; 92   |
                            21415 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            21416 ; 94   |//  SCSI
                            21417 ; 95   |#if (MULTI_LUN_BUILD==0)
                            21418 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21419 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            21420 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21421 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            21422 ; 100  |  #else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21423 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            21424 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21425 ; 103  |  #endif
                            21426 ; 104  |#else
                            21427 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            21428 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21429 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            21430 ; 108  |  #else
                            21431 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            21432 ; 110  |  #endif
                            21433 ; 111  |#endif
                            21434 ; 112  |
                            21435 ; 113  |
                            21436 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            21437 ; 115  |
                            21438 ; 116  |
                            21439 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            21440 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            21441 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            21442 ; 120  |#ifdef MMC
                            21443 ; 121  |#ifdef MTP_BUILD
                            21444 ; 122  |// --------------------
                            21445 ; 123  |// MTP and MMC
                            21446 ; 124  |// --------------------
                            21447 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            21448 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            21449 ; 127  |#else  // ifndef MTP_BUILD
                            21450 ; 128  |#ifdef STMP_BUILD_PLAYER
                            21451 ; 129  |// --------------------
                            21452 ; 130  |// Player and MMC
                            21453 ; 131  |// --------------------
                            21454 ; 132  |#else
                            21455 ; 133  |// --------------------
                            21456 ; 134  |// USBMSC and MMC
                            21457 ; 135  |// --------------------
                            21458 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            21459 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            21460 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            21461 ; 139  |#endif // ifdef MTP_BUILD
                            21462 ; 140  |#else  // ifndef MMC
                            21463 ; 141  |#ifdef MTP_BUILD
                            21464 ; 142  |// --------------------
                            21465 ; 143  |// MTP and NAND only
                            21466 ; 144  |// --------------------
                            21467 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            21468 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            21469 ; 147  |#else  // ifndef MTP_BUILD
                            21470 ; 148  |#ifdef STMP_BUILD_PLAYER
                            21471 ; 149  |// --------------------
                            21472 ; 150  |// Player and NAND only
                            21473 ; 151  |// --------------------
                            21474 ; 152  |#else
                            21475 ; 153  |// --------------------
                            21476 ; 154  |// USBMSC and NAND only
                            21477 ; 155  |// --------------------
                            21478 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            21479 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            21480 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            21481 ; 159  |#endif // ifdef MTP_BUILD
                            21482 ; 160  |#endif // ifdef MMC 
                            21483 ; 161  |
                            21484 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21485 ; 163  |#if (defined(MTP_BUILD))
                            21486 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            21487 ; 165  |
                            21488 ; 166  |////!
                            21489 ; 167  |////! This varible holds the watchdog count for the store flush.
                            21490 ; 168  |////!
                            21491 ; 169  |///
                            21492 ; 170  |#include <types.h>
                            21493 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            21494 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            21495 ; 173  |#endif
                            21496 ; 174  |
                            21497 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            21498 ; 176  |// These are needed here for Mass Storage Class
                            21499 ; 177  |// Needs to be cleaned up
                            21500 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            21501 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            21502 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            21503 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            21504 ; 182  |
                            21505 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            21506 ; 184  |
                            21507 ; 185  |#endif
                            21508 ; 186  |
                            21509 ; 187  |
                            21510 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            21511 ; 189  |// SmartMedia/NAND defs
                            21512 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21513 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            21514 ; 192  |
                            21515 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            21516 ; 194  |// Sysloadresources defs
                            21517 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21518 ; 196  |
                            21519 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            21520 ; 198  |// MMC defs
                            21521 ; 199  |#define MMC_MAX_PARTITIONS 1
                            21522 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            21523 ; 201  |
                            21524 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            21525 ; 203  |// SPI defs
                            21526 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            21527 ; 205  |
                            21528 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            21529 ; 207  |// Global media defs
                            21530 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            21531 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            21532 ; 210  |
                            21533 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            21534 ; 212  |// DO NOT CHANGE THESE!!!
                            21535 ; 213  |#define SM_MAX_PARTITIONS 4
                            21536 ; 214  |#define MAX_HANDLES 2
                            21537 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            21538 ; 216  |
                            21539 ; 217  |
                            21540 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            21541 ; 219  |// Battery LRADC Values 
                            21542 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            21543 ; 221  |// brownout trip point in mV (moved by RS)
                            21544 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            21545 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            21546 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21547 ; 225  |//     audio recording to media.
                            21548 ; 226  |#define BATT_SAFETY_MARGIN 10
                            21549 ; 227  |
                            21550 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            21551 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            21552 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            21553 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            21554 ; 232  |
                            21555 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            21556 ; 234  |
                            21557 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            21558 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            21559 ; 237  |#if (!defined(CLCD))
                            21560 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            21561 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            21562 ; 240  |#else 
                            21563 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            21564 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            21565 ; 243  |#endif
                            21566 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            21567 ; 245  |
                            21568 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            21569 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            21570 ; 248  |// See mp3 encoder overlay.
                            21571 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            21572 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            21573 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            21574 ; 252  |
                            21575 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            21576 ; 254  |// Voice recording filenames
                            21577 ; 255  |// number of digits in filename Vxxx.wav
                            21578 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            21579 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            21580 ; 258  |
                            21581 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            21582 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            21583 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            21584 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            21585 ; 263  |#if defined(DEVICE_3500)
                            21586 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            21587 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            21588 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            21589 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            21590 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21591 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            21592 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            21593 ; 271  |
                            21594 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            21595 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            21596 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            21597 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            21598 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            21599 ; 277  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21600 ; 278  |#else 
                            21601 ; 279  |// STMP3410
                            21602 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            21603 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21604 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            21605 ; 283  |#endif
                            21606 ; 284  |
                            21607 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            21608 ; 286  |// Number of available soft timers
                            21609 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            21610 ; 288  |#if defined(SYNC_LYRICS)
                            21611 ; 289  |#define SOFT_TIMERS 10
                            21612 ; 290  |#else 
                            21613 ; 291  |#if defined(JPEG_DECODER)
                            21614 ; 292  |#define SOFT_TIMERS 10
                            21615 ; 293  |#else 
                            21616 ; 294  |#define SOFT_TIMERS 9
                            21617 ; 295  |#endif
                            21618 ; 296  |#endif
                            21619 ; 297  |
                            21620 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            21621 ; 299  |//  sizes
                            21622 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            21623 ; 301  |#if defined(MMC)
                            21624 ; 302  |#if defined(USE_PLAYLIST5)
                            21625 ; 303  |#define MENU_STACK_SIZE 1500
                            21626 ; 304  |#else 
                            21627 ; 305  |#define MENU_STACK_SIZE 1250
                            21628 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            21629 ; 307  |#else 
                            21630 ; 308  |#if defined(USE_PLAYLIST5)
                            21631 ; 309  |#define MENU_STACK_SIZE 1500
                            21632 ; 310  |#else 
                            21633 ; 311  |#define MENU_STACK_SIZE 1250
                            21634 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            21635 ; 313  |#endif //if @def('MMC')
                            21636 ; 314  |
                            21637 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            21638 ; 316  |// 
                            21639 ; 317  |#define STACK_L1_SIZE 750
                            21640 ; 318  |#define STACK_L2_SIZE 100
                            21641 ; 319  |#define STACK_L3_SIZE 160
                            21642 ; 320  |
                            21643 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21644 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21645 ; 323  |// is ok with switching code.
                            21646 ; 324  |#if defined(MTP_BUILD)
                            21647 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21648 ; 326  |#endif
                            21649 ; 327  |
                            21650 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21651 ; 329  |// maximum number of nested funclets 
                            21652 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21653 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21654 ; 332  |
                            21655 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21656 ; 334  |//    LCD DEFINITIONS
                            21657 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21658 ; 336  |
                            21659 ; 337  |#define SPACE_CHAR 0x000020          
                            21660 ; 338  |#define ZERO_CHAR 0x000030
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21661 ; 339  |#define COLON_CHAR 0x00003A
                            21662 ; 340  |#define PERIOD_CHAR 0x00002E
                            21663 ; 341  |
                            21664 ; 342  |#if (defined(S6B33B0A_LCD))
                            21665 ; 343  |#define LCD_X_SIZE 128
                            21666 ; 344  |#define LCD_Y_SIZE 159
                            21667 ; 345  |#endif
                            21668 ; 346  |
                            21669 ; 347  |#if (defined(SED15XX_LCD))
                            21670 ; 348  |#define LCD_X_SIZE 128
                            21671 ; 349  |#define LCD_Y_SIZE 64
                            21672 ; 350  |#endif
                            21673 ; 351  |
                            21674 ; 352  |
                            21675 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21676 ; 354  |//   Details on Customizing Contrast
                            21677 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21678 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21679 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21680 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21681 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            21682 ; 360  |//   unless the ezact sequence is remembered.
                            21683 ; 361  |//   To find out what range your player supports: 
                            21684 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21685 ; 363  |//;;;;;;
                            21686 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21687 ; 365  |// recommended calibration using player -- uncomment 
                            21688 ; 366  |//;;;;;;
                            21689 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            21690 ; 368  |////////////////////////////
                            21691 ; 369  |#if (defined(DEMO_HW))
                            21692 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            21693 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            21694 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            21695 ; 373  |#else 
                            21696 ; 374  |
                            21697 ; 375  |#if (defined(S6B33B0A_LCD))
                            21698 ; 376  |#define LCD_MAX_CONTRAST 210
                            21699 ; 377  |#define LCD_MIN_CONTRAST 160    
                            21700 ; 378  |#endif
                            21701 ; 379  |
                            21702 ; 380  |#if (defined(SED15XX_LCD))
                            21703 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            21704 ; 382  |// Engineering board regs support range [17-37].
                            21705 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            21706 ; 384  |//   One default contrast range [24-42] works for both.
                            21707 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            21708 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            21709 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            21710 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            21711 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            21712 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            21713 ; 391  |
                            21714 ; 392  |#if (defined(NEWSHINGYIH))
                            21715 ; 393  |#define LCD_MAX_CONTRAST 250
                            21716 ; 394  |#define LCD_MIN_CONTRAST 0
                            21717 ; 395  |#else 
                            21718 ; 396  |//-----
                            21719 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            21720 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21721 ; 399  |#define LCD_MAX_CONTRAST 250
                            21722 ; 400  |#define LCD_MIN_CONTRAST 0
                            21723 ; 401  |
                            21724 ; 402  |//=====
                            21725 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            21726 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            21727 ; 405  |//LCD_MAX_CONTRAST equ 42
                            21728 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            21729 ; 407  |
                            21730 ; 408  |#endif
                            21731 ; 409  |#endif
                            21732 ; 410  |
                            21733 ; 411  |#endif
                            21734 ; 412  |
                            21735 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            21736 ; 414  |// The default value of the lcd contrast in % of range
                            21737 ; 415  |//   the default value is used when no settings.dat is available
                            21738 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            21739 ; 417  |
                            21740 ; 418  |#if (defined(S6B33B0A_LCD))
                            21741 ; 419  |// 60% of range is default value
                            21742 ; 420  |#define DEFAULT_CONTRAST 50 
                            21743 ; 421  |#endif
                            21744 ; 422  |
                            21745 ; 423  |#if (defined(SED15XX_LCD))
                            21746 ; 424  |// % of range is default value (was 60%)
                            21747 ; 425  |#define DEFAULT_CONTRAST 50 
                            21748 ; 426  |#endif
                            21749 ; 427  |
                            21750 ; 428  |
                            21751 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            21752 ; 430  |// make lower when doing calibration
                            21753 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            21754 ; 432  |
                            21755 ; 433  |
                            21756 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            21757 ; 435  |// For FFWD and RWND
                            21758 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            21759 ; 437  |#define SECONDS_TO_SKIP 1
                            21760 ; 438  |#define SECONDS_TO_SKIP1 3
                            21761 ; 439  |#define SECONDS_TO_SKIP2 6
                            21762 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            21763 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            21764 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21765 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            21766 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21767 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            21768 ; 446  |
                            21769 ; 447  |// For audible FFW/RWD
                            21770 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            21771 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            21772 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            21773 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            21774 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21775 ; 453  |#define LEVEL1_BOUNDARY 17 
                            21776 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21777 ; 455  |#define LEVEL2_BOUNDARY 33 
                            21778 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21779 ; 457  |#define LEVEL3_BOUNDARY 50 
                            21780 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            21781 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21782 ; 460  |// Short Song Time, songs too short to play.
                            21783 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            21784 ; 462  |
                            21785 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            21786 ; 464  |// MP3 Sync Values
                            21787 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            21788 ; 466  |// # bytes to look for sync before marking it bad
                            21789 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            21790 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            21791 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            21792 ; 470  |// once we have sync'd, the isr should be called this frequently
                            21793 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            21794 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            21795 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            21796 ; 474  |
                            21797 ; 475  |
                            21798 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            21799 ; 477  |//// Multi-Stage Volume Control Definitions
                            21800 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            21801 ; 479  |//// Use Multi-Stage Volume
                            21802 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            21803 ; 481  |
                            21804 ; 482  |//// Master Volume definitions
                            21805 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            21806 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            21807 ; 485  |
                            21808 ; 486  |//// DAC-Mode definitions
                            21809 ; 487  |//// Adjusts 0dB point
                            21810 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            21811 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            21812 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            21813 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            21814 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            21815 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            21816 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            21817 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            21818 ; 496  |
                            21819 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            21820 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            21821 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            21822 ; 500  |
                            21823 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            21824 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            21825 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            21826 ; 504  |
                            21827 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            21828 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            21829 ; 507  |
                            21830 ; 508  |
                            21831 ; 509  |//// Line In definitions (used for Line-In 1)
                            21832 ; 510  |//// 0dB point of the Line In
                            21833 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            21834 ; 512  |//// Minimum volume of Line In
                            21835 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            21836 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21837 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            21838 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            21839 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            21840 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            21841 ; 519  |
                            21842 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            21843 ; 521  |//// 0dB point of the Line In
                            21844 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            21845 ; 523  |//// Minimum volume of Line In
                            21846 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            21847 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            21848 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            21849 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            21850 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            21851 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            21852 ; 530  |
                            21853 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            21854 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            21855 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            21856 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            21857 ; 535  |
                            21858 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            21859 ; 537  |////
                            21860 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            21861 ; 539  |////
                            21862 ; 540  |///
                            21863 ; 541  |#include <types.h>
                            21864 ; 542  |extern volatile WORD g_wActivityState;
                            21865 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            21866 ; 544  |
                            21867 ; 545  |void _reentrant Init5VSense(void);
                            21868 ; 546  |void _reentrant ServiceDCDC(void);
                            21869 ; 547  |
                            21870 ; 548  |////////////////////////////////////////////////////////////////////////////
                            21871 ; 549  |//// JPEG Thumbnail Mode Setting
                            21872 ; 550  |//// number of column in thumbnail mode
                            21873 ; 551  |#define THUMBNAIL_X 2           
                            21874 ; 552  |//// number of row in  thumbnail mode
                            21875 ; 553  |#define THUMBNAIL_Y 2           
                            21876 ; 554  |//// thumbnail boundary offset x
                            21877 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            21878 ; 556  |//// thumbnail boundary offset y
                            21879 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            21880 ; 558  |
                            21881 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            21882 ; 560  |
                            21883 
                            21885 
                            21886 ; 5    |
                            21887 ; 6    |#include "filesystem.h"
                            21888 
                            21890 
                            21891 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21892 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            21893 ; 3    |//
                            21894 ; 4    |//  File        : FileSystem.h
                            21895 ; 5    |//  Description : Header File for File System
                            21896 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21897 ; 7    |
                            21898 ; 8    |#ifndef _FILESYSTEM_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21899 ; 9    |#define _FILESYSTEM_H
                            21900 ; 10   |
                            21901 ; 11   |#include "types.h"
                            21902 
                            21904 
                            21905 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21906 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21907 ; 3    |//
                            21908 ; 4    |// Filename: types.h
                            21909 ; 5    |// Description: Standard data types
                            21910 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21911 ; 7    |
                            21912 ; 8    |#ifndef _TYPES_H
                            21913 ; 9    |#define _TYPES_H
                            21914 ; 10   |
                            21915 ; 11   |// TODO:  move this outta here!
                            21916 ; 12   |#if !defined(NOERROR)
                            21917 ; 13   |#define NOERROR 0
                            21918 ; 14   |#define SUCCESS 0
                            21919 ; 15   |#endif 
                            21920 ; 16   |#if !defined(SUCCESS)
                            21921 ; 17   |#define SUCCESS  0
                            21922 ; 18   |#endif
                            21923 ; 19   |#if !defined(ERROR)
                            21924 ; 20   |#define ERROR   -1
                            21925 ; 21   |#endif
                            21926 ; 22   |#if !defined(FALSE)
                            21927 ; 23   |#define FALSE 0
                            21928 ; 24   |#endif
                            21929 ; 25   |#if !defined(TRUE)
                            21930 ; 26   |#define TRUE  1
                            21931 ; 27   |#endif
                            21932 ; 28   |
                            21933 ; 29   |#if !defined(NULL)
                            21934 ; 30   |#define NULL 0
                            21935 ; 31   |#endif
                            21936 ; 32   |
                            21937 ; 33   |#define MAX_INT     0x7FFFFF
                            21938 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21939 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21940 ; 36   |#define MAX_ULONG   (-1) 
                            21941 ; 37   |
                            21942 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21943 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21944 ; 40   |
                            21945 ; 41   |
                            21946 ; 42   |#define BYTE    unsigned char       // btVarName
                            21947 ; 43   |#define CHAR    signed char         // cVarName
                            21948 ; 44   |#define USHORT  unsigned short      // usVarName
                            21949 ; 45   |#define SHORT   unsigned short      // sVarName
                            21950 ; 46   |#define WORD    unsigned int        // wVarName
                            21951 ; 47   |#define INT     signed int          // iVarName
                            21952 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21953 ; 49   |#define LONG    signed long         // lVarName
                            21954 ; 50   |#define BOOL    unsigned int        // bVarName
                            21955 ; 51   |#define FRACT   _fract              // frVarName
                            21956 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21957 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21958 ; 54   |#define FLOAT   float               // fVarName
                            21959 ; 55   |#define DBL     double              // dVarName
                            21960 ; 56   |#define ENUM    enum                // eVarName
                            21961 ; 57   |#define CMX     _complex            // cmxVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21962 ; 58   |typedef WORD UCS3;                   // 
                            21963 ; 59   |
                            21964 ; 60   |#define UINT16  unsigned short
                            21965 ; 61   |#define UINT8   unsigned char   
                            21966 ; 62   |#define UINT32  unsigned long
                            21967 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21968 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21969 ; 65   |#define WCHAR   UINT16
                            21970 ; 66   |
                            21971 ; 67   |//UINT128 is 16 bytes or 6 words
                            21972 ; 68   |typedef struct UINT128_3500 {   
                            21973 ; 69   |    int val[6];     
                            21974 ; 70   |} UINT128_3500;
                            21975 ; 71   |
                            21976 ; 72   |#define UINT128   UINT128_3500
                            21977 ; 73   |
                            21978 ; 74   |// Little endian word packed byte strings:   
                            21979 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21980 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21981 ; 77   |// Little endian word packed byte strings:   
                            21982 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21983 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21984 ; 80   |
                            21985 ; 81   |// Declare Memory Spaces To Use When Coding
                            21986 ; 82   |// A. Sector Buffers
                            21987 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21988 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21989 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21990 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21991 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21992 ; 88   |// B. Media DDI Memory
                            21993 ; 89   |#define MEDIA_DDI_MEM _Y
                            21994 ; 90   |
                            21995 ; 91   |
                            21996 ; 92   |
                            21997 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21998 ; 94   |// Examples of circular pointers:
                            21999 ; 95   |//    INT CIRC cpiVarName
                            22000 ; 96   |//    DWORD CIRC cpdwVarName
                            22001 ; 97   |
                            22002 ; 98   |#define RETCODE INT                 // rcVarName
                            22003 ; 99   |
                            22004 ; 100  |// generic bitfield structure
                            22005 ; 101  |struct Bitfield {
                            22006 ; 102  |    unsigned int B0  :1;
                            22007 ; 103  |    unsigned int B1  :1;
                            22008 ; 104  |    unsigned int B2  :1;
                            22009 ; 105  |    unsigned int B3  :1;
                            22010 ; 106  |    unsigned int B4  :1;
                            22011 ; 107  |    unsigned int B5  :1;
                            22012 ; 108  |    unsigned int B6  :1;
                            22013 ; 109  |    unsigned int B7  :1;
                            22014 ; 110  |    unsigned int B8  :1;
                            22015 ; 111  |    unsigned int B9  :1;
                            22016 ; 112  |    unsigned int B10 :1;
                            22017 ; 113  |    unsigned int B11 :1;
                            22018 ; 114  |    unsigned int B12 :1;
                            22019 ; 115  |    unsigned int B13 :1;
                            22020 ; 116  |    unsigned int B14 :1;
                            22021 ; 117  |    unsigned int B15 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22022 ; 118  |    unsigned int B16 :1;
                            22023 ; 119  |    unsigned int B17 :1;
                            22024 ; 120  |    unsigned int B18 :1;
                            22025 ; 121  |    unsigned int B19 :1;
                            22026 ; 122  |    unsigned int B20 :1;
                            22027 ; 123  |    unsigned int B21 :1;
                            22028 ; 124  |    unsigned int B22 :1;
                            22029 ; 125  |    unsigned int B23 :1;
                            22030 ; 126  |};
                            22031 ; 127  |
                            22032 ; 128  |union BitInt {
                            22033 ; 129  |        struct Bitfield B;
                            22034 ; 130  |        int        I;
                            22035 ; 131  |};
                            22036 ; 132  |
                            22037 ; 133  |#define MAX_MSG_LENGTH 10
                            22038 ; 134  |struct CMessage
                            22039 ; 135  |{
                            22040 ; 136  |        unsigned int m_uLength;
                            22041 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22042 ; 138  |};
                            22043 ; 139  |
                            22044 ; 140  |typedef struct {
                            22045 ; 141  |    WORD m_wLength;
                            22046 ; 142  |    WORD m_wMessage;
                            22047 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22048 ; 144  |} Message;
                            22049 ; 145  |
                            22050 ; 146  |struct MessageQueueDescriptor
                            22051 ; 147  |{
                            22052 ; 148  |        int *m_pBase;
                            22053 ; 149  |        int m_iModulo;
                            22054 ; 150  |        int m_iSize;
                            22055 ; 151  |        int *m_pHead;
                            22056 ; 152  |        int *m_pTail;
                            22057 ; 153  |};
                            22058 ; 154  |
                            22059 ; 155  |struct ModuleEntry
                            22060 ; 156  |{
                            22061 ; 157  |    int m_iSignaledEventMask;
                            22062 ; 158  |    int m_iWaitEventMask;
                            22063 ; 159  |    int m_iResourceOfCode;
                            22064 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22065 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22066 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22067 ; 163  |    int m_uTimeOutHigh;
                            22068 ; 164  |    int m_uTimeOutLow;
                            22069 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22070 ; 166  |};
                            22071 ; 167  |
                            22072 ; 168  |union WaitMask{
                            22073 ; 169  |    struct B{
                            22074 ; 170  |        unsigned int m_bNone     :1;
                            22075 ; 171  |        unsigned int m_bMessage  :1;
                            22076 ; 172  |        unsigned int m_bTimer    :1;
                            22077 ; 173  |        unsigned int m_bButton   :1;
                            22078 ; 174  |    } B;
                            22079 ; 175  |    int I;
                            22080 ; 176  |} ;
                            22081 ; 177  |
                            22082 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22083 ; 179  |struct Button {
                            22084 ; 180  |        WORD wButtonEvent;
                            22085 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22086 ; 182  |};
                            22087 ; 183  |
                            22088 ; 184  |struct Message {
                            22089 ; 185  |        WORD wMsgLength;
                            22090 ; 186  |        WORD wMsgCommand;
                            22091 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22092 ; 188  |};
                            22093 ; 189  |
                            22094 ; 190  |union EventTypes {
                            22095 ; 191  |        struct CMessage msg;
                            22096 ; 192  |        struct Button Button ;
                            22097 ; 193  |        struct Message Message;
                            22098 ; 194  |};
                            22099 ; 195  |
                            22100 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22101 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22102 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22103 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22104 ; 200  |
                            22105 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22106 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22107 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22108 ; 204  |
                            22109 ; 205  |#if DEBUG
                            22110 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22111 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22112 ; 208  |#else 
                            22113 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22114 ; 210  |#define DebugBuildAssert(x)    
                            22115 ; 211  |#endif
                            22116 ; 212  |
                            22117 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22118 ; 214  |//  #pragma asm
                            22119 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22120 ; 216  |//  #pragma endasm
                            22121 ; 217  |
                            22122 ; 218  |
                            22123 ; 219  |#ifdef COLOR_262K
                            22124 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22125 ; 221  |#elif defined(COLOR_65K)
                            22126 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22127 ; 223  |#else
                            22128 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22129 ; 225  |#endif
                            22130 ; 226  |    
                            22131 ; 227  |#endif // #ifndef _TYPES_H
                            22132 
                            22134 
                            22135 ; 12   |
                            22136 ; 13   |
                            22137 ; 14   |// File attributes
                            22138 ; 15   |#ifndef _FS_ATTRIBUTES
                            22139 ; 16   |#define _FS_ATTRIBUTES
                            22140 ; 17   |#define READ        1
                            22141 ; 18   |#define WRITE       2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22142 ; 19   |#define WRITE_PLUS  3
                            22143 ; 20   |#define APPEND      4
                            22144 ; 21   |#define TRUNCATE    8
                            22145 ; 22   |#define CREATE      16
                            22146 ; 23   |#endif
                            22147 ; 24   |
                            22148 ; 25   |//#ifndef FAT12
                            22149 ; 26   |//#define FAT12   1
                            22150 ; 27   |//#endif
                            22151 ; 28   |//
                            22152 ; 29   |#ifndef FAT16
                            22153 ; 30   |#define FAT16   2
                            22154 ; 31   |#endif
                            22155 ; 32   |
                            22156 ; 33   |#define MEM_SPACE_P 0x100000
                            22157 ; 34   |#define MEM_SPACE_Y 0x400000
                            22158 ; 35   |#define MEM_SPACE_X 0x800000
                            22159 ; 36   |
                            22160 ; 37   |#define FILE_SYS_MODE_READ  0
                            22161 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            22162 ; 39   | 
                            22163 ; 40   |#define ATTR_READ_ONLY      0x01
                            22164 ; 41   |#define ATTR_HIDDEN         0x02
                            22165 ; 42   |#define ATTR_SYSTEM         0x04
                            22166 ; 43   |#define ATTR_VOLUME_ID      0x08
                            22167 ; 44   |#define ATTR_DIRECTORY      0x10
                            22168 ; 45   |#define ATTR_ARCHIVE        0x20
                            22169 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            22170 ; 47   |
                            22171 ; 48   |#define SEEK_SET           -1
                            22172 ; 49   |#define SEEK_CUR            0
                            22173 ; 50   |#define SEEK_END            1
                            22174 ; 51   |
                            22175 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            22176 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            22177 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            22178 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            22179 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            22180 ; 57   |
                            22181 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            22182 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            22183 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            22184 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            22185 ; 62   |
                            22186 ; 63   |#define READ_TYPE_NORMAL            0
                            22187 ; 64   |#define READ_TYPE_FAT               1
                            22188 ; 65   |#define READ_TYPE_RAW               2
                            22189 ; 66   |
                            22190 ; 67   |
                            22191 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            22192 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            22193 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            22194 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            22195 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            22196 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            22197 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            22198 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            22199 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            22200 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            22201 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            22202 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            22203 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22204 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            22205 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            22206 ; 83   |    #endif
                            22207 ; 84   |#else
                            22208 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            22209 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            22210 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            22211 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            22212 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            22213 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            22214 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            22215 ; 92   |    #endif
                            22216 ; 93   |#endif
                            22217 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            22218 ; 95   |
                            22219 ; 96   |
                            22220 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            22221 ; 98   |#define MAX_FILENAME_LENGTH 256
                            22222 ; 99   |#endif
                            22223 ; 100  |
                            22224 ; 101  |typedef struct {
                            22225 ; 102  |    WORD wNumberOfZones;
                            22226 ; 103  |    WORD wSizeInMegaBytes;
                            22227 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            22228 ; 105  |
                            22229 ; 106  |typedef struct {
                            22230 ; 107  |    WORD wBootIdentification;
                            22231 ; 108  |    WORD wStartHeadNumber;
                            22232 ; 109  |    WORD wStartSectorNumber;
                            22233 ; 110  |    WORD wStartCylinderNumber;
                            22234 ; 111  |    WORD wSystemIdentification;
                            22235 ; 112  |    WORD wEndHeadNumber;
                            22236 ; 113  |    WORD wEndSectorNumber;
                            22237 ; 114  |    WORD wEndCylinderNumber;
                            22238 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            22239 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            22240 ; 117  |    WORD wPartitionSizeHigh;
                            22241 ; 118  |    WORD wPartitionSizeLow;
                            22242 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            22243 ; 120  |
                            22244 ; 121  |typedef struct {
                            22245 ; 122  |    WORD wWord0;
                            22246 ; 123  |    WORD wWord1;
                            22247 ; 124  |    WORD wWord2;
                            22248 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            22249 ; 126  |
                            22250 ; 127  |typedef struct {
                            22251 ; 128  |    WORD wWord0;
                            22252 ; 129  |    WORD wWord1;
                            22253 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            22254 ; 131  |
                            22255 ; 132  |typedef struct {
                            22256 ; 133  |    WORD wWord0;
                            22257 ; 134  |    WORD wWord1;
                            22258 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            22259 ; 136  |
                            22260 ; 137  |typedef struct {
                            22261 ; 138  |    WORD wWord0;
                            22262 ; 139  |    WORD wWord1;
                            22263 ; 140  |    WORD wWord2;
                            22264 ; 141  |    WORD wWord3;
                            22265 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22266 ; 143  |
                            22267 ; 144  |typedef struct {
                            22268 ; 145  |    WORD wWord0;
                            22269 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            22270 
                            22293 
                            22294 ; 147  |
                            22295 ; 148  |typedef struct {
                            22296 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            22297 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            22298 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            22299 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            22300 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            22301 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            22302 
                            22324 
                            22325 ; 155  |   
                            22326 ; 156  |typedef struct {
                            22327 ; 157  |    WORD wPageSizeInBytes;
                            22328 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            22329 ; 159  |    WORD wNumberOfPagesPerBlock;
                            22330 ; 160  |    WORD wNumberOfBlocksPerZone;
                            22331 ; 161  |    WORD wNumberOfZonesInMedia;
                            22332 ; 162  |    WORD wMediaSizeInMBytes;
                            22333 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            22334 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            22335 ; 165  |    WORD wMediaFlagStatus;
                            22336 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            22337 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            22338 ; 168  |    WORD wNumberOfSystemBlocks;
                            22339 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            22340 ; 170  |
                            22341 ; 171  |typedef struct {
                            22342 ; 172  |    WORD wDevice;        
                            22343 ; 173  |    WORD wDirtyBlockFlag;
                            22344 ; 174  |    WORD wCleanTailFlag; 
                            22345 ; 175  |    WORD wLogDOSPage;    
                            22346 ; 176  |    WORD wSrcLogBlock;   
                            22347 ; 177  |    WORD wSrcPhyBlock;   
                            22348 ; 178  |    WORD wDestPhyBlock;  
                            22349 ; 179  |    WORD wStartSrcPage;  
                            22350 ; 180  |    WORD wStartDestPage; 
                            22351 ; 181  |    WORD wPagesToCopy;   
                            22352 ; 182  |    WORD wReplaceBuff;   
                            22353 ; 183  |    WORD wReplaceRdnt;
                            22354 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            22355 ; 185  |        WORD wFirstCount;
                            22356 ; 186  |        WORD wNextCount;
                            22357 ; 187  |        WORD wLastCount;
                            22358 ; 188  |    #endif
                            22359 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            22360 ; 190  |
                            22361 ; 191  |typedef struct {
                            22362 ; 192  |    WORD wWord0;
                            22363 ; 193  |    WORD wWord1;
                            22364 ; 194  |    WORD wWord2;
                            22365 ; 195  |    WORD wWord3;
                            22366 ; 196  |} DIRECTORY_NAME;
                            22367 ; 197  |
                            22368 ; 198  |typedef struct {
                            22369 ; 199  |    WORD wWord0;
                            22370 ; 200  |    WORD wWord1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22371 ; 201  |} DIRECTORY_EXTENSION;
                            22372 ; 202  |
                            22373 ; 203  |typedef struct {
                            22374 ; 204  |    WORD wWord0;
                            22375 ; 205  |    WORD wWord1;
                            22376 ; 206  |} DIRECTORY_SIZE;
                            22377 
                            22392 
                            22393 ; 207  |
                            22394 ; 208  |typedef struct {
                            22395 ; 209  |    DIRECTORY_NAME Name;
                            22396 ; 210  |    DIRECTORY_EXTENSION Extension;
                            22397 ; 211  |    WORD wAttribute;
                            22398 ; 212  |    WORD wReserved[4];
                            22399 ; 213  |    WORD wCreationTime;
                            22400 ; 214  |    WORD wCreationData;
                            22401 ; 215  |    WORD wFirstCluster;
                            22402 ; 216  |    DIRECTORY_SIZE Size;
                            22403 ; 217  |    WORD wCurrentCluster;
                            22404 ; 218  |    WORD wPointer;
                            22405 ; 219  |    WORD wRecord;
                            22406 ; 220  |    WORD wRd;
                            22407 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            22408 ; 222  |
                            22409 ; 223  |// TODO:  clean this up.  There are two versions.
                            22410 ; 224  |struct FCB
                            22411 ; 225  |{
                            22412 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            22413 ; 227  |    int     m_wReserved;                //3
                            22414 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            22415 ; 229  |    int     m_wAttributes;              //6
                            22416 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            22417 ; 231  |    int     m_wTimeofCreation;          //b
                            22418 ; 232  |    int     m_wDateofCreation;          //c
                            22419 ; 233  |    int     m_wFirstCluster;            //d
                            22420 ; 234  |    int     m_wFileSizeHigh;            //e
                            22421 ; 235  |    int     m_wFileSizeLow;             //f
                            22422 ; 236  |};
                            22423 
                            22439 
                            22440 ; 237  |
                            22441 ; 238  |
                            22442 ; 239  |typedef struct {
                            22443 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            22444 ; 241  |    WORD wFirstClusterParentDirectory;
                            22445 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            22446 ; 243  |    WORD wCurrentRelativeSector;
                            22447 ; 244  |    WORD wNumberOfSectors;
                            22448 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            22449 ; 246  |    WORD wBufferedRecord;
                            22450 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            22451 ; 248  |    WORD * pwPointerToBuffer;
                            22452 ; 249  |    WORD * pwPointerToPath;
                            22453 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            22454 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            22455 ; 252  |
                            22456 ; 253  |typedef struct {
                            22457 ; 254  |    WORD wWord0;
                            22458 ; 255  |    WORD wWord1;
                            22459 ; 256  |    WORD wWord2;
                            22460 ; 257  |    WORD wWord3;
                            22461 ; 258  |} FILE_NAME;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22462 ; 259  |
                            22463 ; 260  |typedef struct {
                            22464 ; 261  |    WORD wWord0;
                            22465 ; 262  |    WORD wWord1;
                            22466 ; 263  |} FILE_EXTENSION;
                            22467 ; 264  |
                            22468 ; 265  |typedef struct {
                            22469 ; 266  |    WORD wWord0;
                            22470 ; 267  |    WORD wWord1;
                            22471 ; 268  |} FILE_SIZE;
                            22472 ; 269  |
                            22473 ; 270  |typedef union {
                            22474 ; 271  |    struct {
                            22475 ; 272  |        int Read        :1;
                            22476 ; 273  |        int Write       :1;
                            22477 ; 274  |        int Append      :1;
                            22478 ; 275  |        int Truncate    :1;
                            22479 ; 276  |        int Create      :1;
                            22480 ; 277  |        int Rsrv        :3;
                            22481 ; 278  |        int Mode        :8;
                            22482 ; 279  |        int Device      :8;
                            22483 ; 280  |    } B;
                            22484 ; 281  |    int I;
                            22485 ; 282  |} FILE_FLAGS;
                            22486 ; 283  |
                            22487 ; 284  |typedef struct {
                            22488 ; 285  |    WORD wWord0;
                            22489 ; 286  |    WORD wWord1;
                            22490 ; 287  |} FILE_BYTE_CURRENT;
                            22491 
                            22531 
                            22532 ; 288  |
                            22533 ; 289  |typedef struct {
                            22534 ; 290  |    FILE_NAME Name;
                            22535 ; 291  |    FILE_EXTENSION Extension;
                            22536 ; 292  |    WORD wAttributes;
                            22537 ; 293  |    WORD wReserved[4];
                            22538 ; 294  |    WORD wCreationTime;
                            22539 ; 295  |    WORD wCreationData;
                            22540 ; 296  |    WORD wFirstCluster;
                            22541 ; 297  |    FILE_SIZE Size;
                            22542 ; 298  |    WORD wCurrentCluster;
                            22543 ; 299  |    WORD wPointer;
                            22544 ; 300  |    WORD wRecord;
                            22545 ; 301  |    WORD wRd;
                            22546 ; 302  |    FILE_FLAGS Flags;
                            22547 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            22548 ; 304  |    WORD wFcbFlagEndOfCx;
                            22549 ; 305  |} FILE_CONTROL_BLOCK;    
                            22550 ; 306  |
                            22551 ; 307  |typedef struct {
                            22552 ; 308  |    WORD wWord0;
                            22553 ; 309  |    WORD wWord1;
                            22554 ; 310  |    WORD wWord2;
                            22555 ; 311  |    WORD wWord3;
                            22556 ; 312  |} VOLUME_LABEL;
                            22557 ; 313  |
                            22558 ; 314  |typedef struct {
                            22559 ; 315  |    WORD wFATPhysicalBlock1;
                            22560 ; 316  |    WORD wFATPhysicalBlock2;
                            22561 ; 317  |    WORD wFATPhysicalBlock3;
                            22562 ; 318  |    WORD wFATPhysicalBlock4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22563 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            22564 
                            22571 
                            22572 ; 320  |
                            22573 ; 321  |typedef struct {
                            22574 ; 322  |    WORD wFATSectorInCache;
                            22575 ; 323  |    WORD wLastClusterFree;
                            22576 ; 324  |    WORD wNumberOfUsedClusters;
                            22577 ; 325  |    WORD wNumberOfFreeClusters;
                            22578 ; 326  |    WORD wNumberOfBadClusters;
                            22579 ; 327  |    WORD wNumberOfReservedClusters;
                            22580 ; 328  |    WORD wControl;
                            22581 ; 329  |    WORD * pwSectorCache;
                            22582 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            22583 ; 331  |} FAT_TABLE;
                            22584 
                            22591 
                            22592 ; 332  |
                            22593 ; 333  |typedef struct {
                            22594 ; 334  |    WORD wStateMediaTable;
                            22595 ; 335  |    WORD wTypeFs;
                            22596 ; 336  |    WORD wBytesPerSector;
                            22597 ; 337  |    WORD wSectorsPerCluster;
                            22598 ; 338  |    WORD wNumberOfReservedSectors;
                            22599 ; 339  |    WORD wMaximumNumberOfFATs;
                            22600 ; 340  |    WORD wMaxRootDirectoryEntries;
                            22601 ; 341  |    WORD wTotalSectors;
                            22602 ; 342  |    WORD wNumberOfFATSectors;
                            22603 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            22604 ; 344  |    WORD wNumberOfHeads;
                            22605 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            22606 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            22607 ; 347  |    WORD wTotalSectors32MSB;
                            22608 ; 348  |    WORD wTotalSectors32LSB;
                            22609 ; 349  |    WORD wDriverNumber;
                            22610 ; 350  |    WORD wExtendedBootSignature;
                            22611 ; 351  |    WORD wVolumeIDMSB;
                            22612 ; 352  |    WORD wVolumeIDLSB;
                            22613 ; 353  |    VOLUME_LABEL VolumeLabel;
                            22614 ; 354  |    WORD * pwWriteBuffer;
                            22615 ; 355  |    WORD wPrimaryFATRelativeSector;
                            22616 ; 356  |    WORD wSecondaryFATRelativeSector;
                            22617 ; 357  |    WORD wRootDirectoryRelativeSector;
                            22618 ; 358  |    WORD wFirstSectorNumberDataZone;
                            22619 ; 359  |    WORD wMaxNumberOfFATEntries;
                            22620 ; 360  |    WORD wRootDirectorySizeInSectors;
                            22621 ; 361  |    WORD wDataAreaSizeInSectors;
                            22622 ; 362  |} MEDIA_TABLE;
                            22623 
                            22682 
                            22683 ; 363  |
                            22684 ; 364  |typedef struct {
                            22685 ; 365  |    MEDIA_TABLE * pMediaTable;
                            22686 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            22687 ; 367  |    FAT_TABLE * pFATTable;
                            22688 ; 368  |} DEVICE_CONTROL_TABLE;
                            22689 ; 369  |    
                            22690 ; 370  |typedef struct {
                            22691 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            22692 ; 372  |                                        //  to 2-bytes for compatibility with
                            22693 ; 373  |                                        //  older host drivers.
                            22694 ; 374  |    DWORD dwTotalNumberOfSectors;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22695 ; 375  |    DWORD dwTotalNumberOfBytes;
                            22696 ; 376  |    WORD wSectorSizeInBytes;
                            22697 ; 377  |} MEDIA_SIZE;
                            22698 ; 378  |
                            22699 ; 379  |typedef struct {
                            22700 ; 380  |    BOOL    bInstalled;
                            22701 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            22702 ; 382  |    DWORD   dwSize;
                            22703 ; 383  |} DATA_DRIVE_PBS_LOC;
                            22704 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            22705 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            22706 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            22707 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            22708 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            22709 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            22710 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            22711 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            22712 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            22713 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            22714 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            22715 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            22716 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            22717 ; 397  |extern  INT FSFreeClusters(INT Device);
                            22718 ; 398  |extern  INT BytesPerCluster(INT Device);
                            22719 ; 399  |
                            22720 ; 400  |
                            22721 ; 401  |
                            22722 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            22723 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            22724 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            22725 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            22726 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            22727 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            22728 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            22729 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            22730 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            22731 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            22732 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            22733 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            22734 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            22735 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            22736 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            22737 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            22738 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            22739 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22740 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22741 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22742 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            22743 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            22744 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            22745 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            22746 ; 426  |
                            22747 ; 427  |#endif
                            22748 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22750 
                            22751 ; 7    |#include "metadata.h"
                            22752 
                            22754 
                            22755 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22756 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            22757 ; 3    |//
                            22758 ; 4    |// Filename: metadata.h
                            22759 ; 5    |// Description:
                            22760 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22761 ; 7    |
                            22762 ; 8    |#ifndef _METADATA_H
                            22763 ; 9    |#define _METADATA_H
                            22764 ; 10   |
                            22765 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            22766 ; 12   |// MetaData definitions
                            22767 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            22768 ; 14   |
                            22769 ; 15   |//#define MMC_CMD59       0x40|59
                            22770 ; 16   |
                            22771 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            22772 ; 18   |// Meta Data structure definitions
                            22773 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            22774 ; 20   |
                            22775 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            22776 ; 22   |// MetaData definitions
                            22777 ; 23   |
                            22778 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            22779 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            22780 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            22781 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            22782 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            22783 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            22784 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            22785 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            22786 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            22787 ; 33   |
                            22788 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            22789 ; 35   |
                            22790 ; 36   |// VBR
                            22791 ; 37   |#define VBR_NOT_DETERMINED 0
                            22792 ; 38   |#define VBR_TRUE 1
                            22793 ; 39   |
                            22794 ; 40   |#ifndef TITLE_SIZE
                            22795 ; 41   |//#define TITLE_SIZE 30
                            22796 ; 42   |#ifndef USE_PLAYLIST3
                            22797 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            22798 ; 44   |#else
                            22799 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            22800 ; 46   |#endif
                            22801 ; 47   |#endif
                            22802 ; 48   |
                            22803 ; 49   |#ifndef ARTIST_SIZE
                            22804 ; 50   |#ifndef USE_PLAYLIST3
                            22805 ; 51   |//#define ARTIST_SIZE 30
                            22806 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            22807 ; 53   |#else
                            22808 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            22809 ; 55   |#endif
                            22810 ; 56   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22811 ; 57   |
                            22812 ; 58   |#ifndef ALBUM_SIZE
                            22813 ; 59   |#ifndef USE_PLAYLIST3
                            22814 ; 60   |//#define ALBUM_SIZE 30
                            22815 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            22816 ; 62   |#else
                            22817 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            22818 ; 64   |#endif
                            22819 ; 65   |#endif
                            22820 ; 66   |
                            22821 ; 67   |#ifdef USE_PLAYLIST3
                            22822 ; 68   |#ifndef GENRE_SIZE
                            22823 ; 69   |#define GENRE_SIZE 20
                            22824 ; 70   |#endif
                            22825 ; 71   |
                            22826 ; 72   |#ifndef YEAR_SIZE
                            22827 ; 73   |#define YEAR_SIZE 8
                            22828 ; 74   |#endif
                            22829 ; 75   |
                            22830 ; 76   |#ifndef TRACKNUM_SIZE
                            22831 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            22832 ; 78   |#endif
                            22833 ; 79   |
                            22834 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            22835 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            22836 ; 82   |#endif
                            22837 ; 83   |
                            22838 ; 84   |#define XING_TOC_SIZE   100
                            22839 ; 85   |#if MTP_BUILD
                            22840 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            22841 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            22842 ; 88   |#define VBR_TOC_SIZE    2
                            22843 ; 89   |#else
                            22844 ; 90   |#define VBR_TOC_SIZE    200
                            22845 ; 91   |#endif
                            22846 ; 92   |
                            22847 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            22848 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            22849 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            22850 ; 96   |#ifdef USE_PLAYLIST3
                            22851 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            22852 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            22853 ; 99   |extern WORD g_wSongTrackNum;
                            22854 ; 100  |#endif
                            22855 ; 101  |
                            22856 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            22857 ; 103  |
                            22858 ; 104  |typedef struct {
                            22859 ; 105  |    WORD        iTitleBufferLength;
                            22860 ; 106  |        UCS3       *wTitle;        // Title of Song
                            22861 ; 107  |    WORD        iArtistBufferLength;
                            22862 ; 108  |    UCS3       *wArtist;
                            22863 ; 109  |    WORD        iAlbumBufferLength;
                            22864 ; 110  |    UCS3       *wAlbum;
                            22865 ; 111  |#ifdef USE_PLAYLIST3
                            22866 ; 112  |    WORD        iGenreBufferLength;
                            22867 ; 113  |    UCS3       *wGenre;
                            22868 ; 114  |    WORD        iYearBufferLength;
                            22869 ; 115  |    UCS3       *wYear;
                            22870 ; 116  |    WORD        wTrackNum;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22871 ; 117  |#endif
                            22872 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            22873 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            22874 ; 120  |        WORD       wNumChannels;
                            22875 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            22876 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            22877 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            22878 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            22879 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            22880 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            22881 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            22882 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            22883 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            22884 ; 130  |} FILE_META_DATA;
                            22885 ; 131  |
                            22886 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            22887 ; 133  |#define UNKNOWN_TYPE   0
                            22888 ; 134  |#define MP3_TYPE       1
                            22889 ; 135  |#define WMA_TYPE       2
                            22890 ; 136  |#define AAC_TYPE       4
                            22891 ; 137  |#define IMA_ADPCM_TYPE 8
                            22892 ; 138  |#define MS_ADPCM_TYPE  16
                            22893 ; 139  |#define PCM_WAV_TYPE   32
                            22894 ; 140  |#define ASF_TYPE       64
                            22895 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            22896 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            22897 ; 143  |
                            22898 ; 144  |#define SMV_ADPCM_TYPE 512
                            22899 ; 145  |
                            22900 ; 146  |
                            22901 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            22902 ; 148  |// Sample rates
                            22903 ; 149  |#ifdef WOW
                            22904 ; 150  |#define SR_48KHZ        48000
                            22905 ; 151  |#define SR_44KHZ        44100
                            22906 ; 152  |#define SR_32KHZ        32000
                            22907 ; 153  |#define SR_24KHZ        24000
                            22908 ; 154  |#define SR_22KHZ        22050
                            22909 ; 155  |#define SR_16KHZ        16000
                            22910 ; 156  |#define SR_12KHZ        12000
                            22911 ; 157  |#define SR_11KHZ        11025
                            22912 ; 158  |#define SR_8KHZ          8000
                            22913 ; 159  |#endif
                            22914 ; 160  |
                            22915 ; 161  |
                            22916 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            22917 ; 163  |// MetaData prototypes
                            22918 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            22919 ; 165  |
                            22920 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            22921 
                            22949 
                            22950 ; 167  |#ifdef USE_PLAYLIST3
                            22951 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            22952 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22953 ; 170  |#endif
                            22954 ; 171  |
                            22955 ; 172  |#endif // #ifndef _METADATA_H
                            22956 
                            22958 
                            22959 ; 8    |
                            22960 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            22961 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            22962 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            22963 ; 12   |
                            22964 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
                            22965 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            22966 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            22967 ; 16   |
                            22968 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            22969 ; 18   |
                            22970 ; 19   |#define  _MAX_DIR_DEPTH 8
                            22971 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            22972 ; 21   |
                            22973 ; 22   |struct Bookmark{
                            22974 ; 23   |        INT       m_iTracknum;
                            22975 ; 24   |        DWORD m_dwTrackPosBytes;
                            22976 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            22977 ; 26   |
                            22978 ; 27   |
                            22979 ; 28   |typedef struct{
                            22980 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            22981 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            22982 ; 31   |    unsigned int    m_iDevice:1;
                            22983 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            22984 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            22985 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            22986 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            22987 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            22988 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            22989 ; 38   |        unsigned int    m_iDirSector1:21;
                            22990 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            22991 ; 40   |        unsigned int    m_iDirOffset:12;
                            22992 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            22993 ; 42   |
                            22994 ; 43   |        unsigned int    m_iDirSector2:11;
                            22995 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            22996 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            22997 ; 46   |#ifdef DEBUG_SFN
                            22998 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            22999 ; 48   |#endif
                            23000 ; 49   |}DirEntry;
                            23001 ; 50   |
                            23002 ; 51   |typedef struct{
                            23003 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            23004 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23005 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            23006 ; 55   |        unsigned int    m_iDirSector1:21;
                            23007 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23008 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            23009 ; 58   |        unsigned int    m_iDirOffset:12;
                            23010 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23011 ; 60   |        unsigned int    m_iDevice:1;
                            23012 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            23013 ; 62   |        unsigned int    m_iDirSector2:11;
                            23014 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23015 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            23016 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23017 ; 66   |#ifdef DEBUG_SFN
                            23018 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            23019 ; 68   |#endif
                            23020 ; 69   |}FileEntry;
                            23021 
                            23066 
                            23067 ; 70   |
                            23068 ; 71   |typedef struct{
                            23069 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            23070 ; 73   |        unsigned int    iReason;
                            23071 ; 74   |        unsigned int iDevice;
                            23072 ; 75   |        unsigned int iPlayset;
                            23073 ; 76   |        unsigned int iDepth;
                            23074 ; 77   |        unsigned int iTrackOrder;
                            23075 ; 78   |        unsigned int iTrackNum;
                            23076 ; 79   |        FileEntry* pFileEntry;
                            23077 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            23078 ; 81   |        unsigned int    iTotalLinks;
                            23079 ; 82   |}TraverseTreeParams;
                            23080 ; 83   |
                            23081 ; 84   |typedef struct{
                            23082 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            23083 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            23084 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            23085 ; 88   |        unsigned int iTrackNum;
                            23086 ; 89   |        unsigned int iTrackOrder;
                            23087 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            23088 ; 91   |        unsigned int iTotalLinks;
                            23089 ; 92   |}EntryAccessInfo;
                            23090 ; 93   |
                            23091 ; 94   |typedef struct{
                            23092 ; 95   |        void* pEntry;
                            23093 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            23094 ; 97   |}SFNStorage;
                            23095 ; 98   |
                            23096 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            23097 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            23098 ; 101  |extern FileEntry g_FileEntryPool[];
                            23099 
                            23114 
                            23115 ; 102  |extern EntryAccessInfo g_CurrentTrack;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23116 ; 103  |extern int g_iPlaylistRepeat;
                            23117 ; 104  |extern int g_bPlaylistShuffle;
                            23118 
                            23126 
                            23127 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            23128 ; 106  |extern int g_iTotalTracks;
                            23129 ; 107  |
                            23130 ; 108  |extern int g_iPlaySet;
                            23131 ; 109  |
                            23132 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            23133 ; 111  |extern int g_iTotalDir;
                            23134 ; 112  |extern int g_iTotalFiles;
                            23135 ; 113  |
                            23136 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            23137 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            23138 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            23139 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            23140 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            23141 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            23142 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            23143 ; 121  |
                            23144 ; 122  |#endif
                            23145 
                            23147 
                            23148 ; 5    |#include "musiclib_ghdr.h"
                            23149 
                            23151 
                            23152 ; 1    |#ifndef MUSICLIB_GHDR_H
                            23153 ; 2    |#define MUSICLIB_GHDR_H
                            23154 ; 3    |
                            23155 ; 4    |#ifdef __cplusplus
                            23156 ; 5    |extern "C" {
                            23157 ; 6    |#endif
                            23158 ; 7    |
                            23159 ; 8    |/*========================================================================================
                                  ==========
                            23160 ; 9    |
                            23161 ; 10   |                                        General Description
                            23162 ; 11   |
                            23163 ; 12   |==========================================================================================
                                  ==========
                            23164 ; 13   |
                            23165 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            23166 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            23167 ; 16   |
                            23168 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            23169 ; 18   |
                            23170 ; 19   |PRODUCT NAMES: All
                            23171 ; 20   |
                            23172 ; 21   |GENERAL DESCRIPTION:
                            23173 ; 22   |
                            23174 ; 23   |    General description of this grouping of functions.
                            23175 ; 24   |
                            23176 ; 25   |Portability: All
                            23177 ; 26   |
                            23178 ; 27   |
                            23179 ; 28   |Revision History:
                            23180 ; 29   |
                            23181 ; 30   |                         Modification        Tracking
                            23182 ; 31   |Author                       Date             Number           Description of Changes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23183 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            23184 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            23185 ; 34   |
                            23186 ; 35   |
                            23187 ; 36   |==========================================================================================
                                  ==========
                            23188 ; 37   |                                            DESCRIPTION
                            23189 ; 38   |==========================================================================================
                                  ==========
                            23190 ; 39   |
                            23191 ; 40   |GLOBAL FUNCTIONS:
                            23192 ; 41   |    MF_global_func_name()
                            23193 ; 42   |
                            23194 ; 43   |TRACEABILITY MATRIX:
                            23195 ; 44   |    None
                            23196 ; 45   |
                            23197 ; 46   |==========================================================================================
                                  ========*/
                            23198 ; 47   |
                            23199 ; 48   |/*========================================================================================
                                  ==========
                            23200 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            23201 ; 50   |==========================================================================================
                                  ========*/
                            23202 ; 51   |#ifdef WIN32
                            23203 ; 52   |#define _PC_SIMULATION_
                            23204 ; 53   |#else
                            23205 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            23206 ; 55   |#endif  // WIN32
                            23207 ; 56   |
                            23208 ; 57   |#if 1
                            23209 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            23210 ; 59   |#endif
                            23211 ; 60   |
                            23212 ; 61   |#if 1
                            23213 ; 62   |#define _AUDIBLE_       /* install audible list */
                            23214 ; 63   |#endif
                            23215 ; 64   |
                            23216 ; 65   |#if 1
                            23217 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            23218 ; 67   |#endif
                            23219 ; 68   |
                            23220 ; 69   |#ifdef PL3_FB
                            23221 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            23222 ; 71   |#endif
                            23223 ; 72   |
                            23224 ; 73   |#if 1
                            23225 ; 74   |#define _SUPPORT_2000_SONGS_
                            23226 ; 75   |#endif
                            23227 ; 76   |
                            23228 ; 77   |/*========================================================================================
                                  ==========
                            23229 ; 78   |                                           INCLUDE FILES
                            23230 ; 79   |==========================================================================================
                                  ========*/
                            23231 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            23232 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            23233 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            23234 ; 83   |#define OEM_SEEK_END    SEEK_END
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23235 ; 84   |#else
                            23236 ; 85   |#define _X
                            23237 ; 86   |#define _Y
                            23238 ; 87   |#define _packed
                            23239 ; 88   |
                            23240 ; 89   |#define _asmfunc
                            23241 ; 90   |#define _reentrant
                            23242 ; 91   |
                            23243 ; 92   |#define OEM_SEEK_CUR    1
                            23244 ; 93   |#define OEM_SEEK_SET    0
                            23245 ; 94   |#define OEM_SEEK_END    2
                            23246 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            23247 ; 96   |
                            23248 ; 97   |#include "types.h"
                            23249 ; 98   |#include "exec.h"
                            23250 ; 99   |#include "messages.h"
                            23251 ; 100  |#include "project.h"
                            23252 ; 101  |
                            23253 ; 102  |/*========================================================================================
                                  ==========
                            23254 ; 103  |                                             CONSTANTS
                            23255 ; 104  |==========================================================================================
                                  ========*/
                            23256 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            23257 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            23258 ; 107  |Artistname                              1:0
                            23259 ; 108  |Albumname                               3:2
                            23260 ; 109  |Genrename                               5:4
                            23261 ; 110  |Songname                                7:6
                            23262 ; 111  |----------------------------------------------------------
                            23263 ; 112  |    Value (2 bits)                      Meanings
                            23264 ; 113  |    0                                   RAW and All ASCII
                            23265 ; 114  |    1                                   Uni-code
                            23266 ; 115  |    2                                   Mixed, non-unicode
                            23267 ; 116  |
                            23268 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            23269 ; 118  |*/
                            23270 ; 119  |#define BITMASK_ARTIST  (0x03)
                            23271 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            23272 ; 121  |#define BITMASK_GENRE   (0x30)
                            23273 ; 122  |#define BITMASK_SONG    (0xC0)
                            23274 ; 123  |
                            23275 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            23276 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            23277 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            23278 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            23279 ; 128  |
                            23280 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            23281 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            23282 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            23283 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            23284 ; 133  |
                            23285 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            23286 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            23287 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            23288 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            23289 ; 138  |
                            23290 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            23291 ; 140  |
                            23292 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            23293 ; 142  |
                            23294 ; 143  |#define INDEX_EOF       0xFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23295 ; 144  |#ifdef _FOLDER_BROWSE_
                            23296 ; 145  |#define INDEX_ROOT  0xffe
                            23297 ; 146  |#define UNKNOWN_RECORD  0xfff
                            23298 ; 147  |#endif  // _FOLDER_BROWSE_
                            23299 ; 148  |
                            23300 ; 149  |/* Constant for item_type */
                            23301 ; 150  |#define         ITEM_ARTIST                     0
                            23302 ; 151  |#define         ITEM_ALBUM                      1
                            23303 ; 152  |#define         ITEM_GENRE                      2
                            23304 ; 153  |#define         ITEM_TRACK                      3
                            23305 ; 154  |#define         ITEM_YEAR                       4
                            23306 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            23307 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            23308 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            23309 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            23310 ; 159  |#ifdef _NEWMUSIC_
                            23311 ; 160  |#define         ITEM_1DAY                       10
                            23312 ; 161  |#define         ITEM_1WEEK                      11
                            23313 ; 162  |#define         ITEM_1MONTH                     12
                            23314 ; 163  |#endif
                            23315 ; 164  |#ifdef _AUDIBLE_
                            23316 ; 165  |#define         ITEM_AUDIBLE            13
                            23317 ; 166  |#endif
                            23318 ; 167  |#define         ITEM_ON_THE_GO          14
                            23319 ; 168  |
                            23320 ; 169  |#define         ITEM_VOICE                      15
                            23321 ; 170  |#define         ITEM_FMREC                      16
                            23322 ; 171  |#define         ITEM_PHOTO                      17
                            23323 ; 172  |#ifdef _FOLDER_BROWSE_
                            23324 ; 173  |#define         ITEM_INTERNAL           18
                            23325 ; 174  |#define         ITEM_EXTERNAL       19
                            23326 ; 175  |#endif  // _FOLDER_BROWSE_
                            23327 ; 176  |#define     ITEM_UNKNOWN        0xff
                            23328 ; 177  |
                            23329 ; 178  |/*
                            23330 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            23331 ; 180  |option input.
                            23332 ; 181  |*/
                            23333 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            23334 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            23335 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            23336 ; 185  |#ifdef _FOLDER_BROWSE_
                            23337 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            23338 ; 187  |#endif  // _FOLDER_BROWSE_
                            23339 ; 188  |
                            23340 ; 189  |/* Constant for key action */
                            23341 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            23342 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            23343 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            23344 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            23345 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            23346 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            23347 ; 196  |
                            23348 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            23349 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            23350 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23351 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            23352 ; 201  |
                            23353 ; 202  |#define         NO_SD                                   0
                            23354 ; 203  |#define         HAS_SD                                  1
                            23355 ; 204  |
                            23356 ; 205  |#define         PLAY_NORMAL                             0
                            23357 ; 206  |#define         PLAY_SHUFFLE                    1
                            23358 ; 207  |
                            23359 ; 208  |#define     PLAY_REPEAT_OFF         0
                            23360 ; 209  |#define     PLAY_REPEAT_ON          1
                            23361 ; 210  |
                            23362 ; 211  |#define     PLAY_SELECT_FLASH       0
                            23363 ; 212  |#define     PLAY_SELECT_SD          1
                            23364 ; 213  |
                            23365 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            23366 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            23367 ; 216  |
                            23368 ; 217  |#define         ON_THE_GO_EXIST                 0
                            23369 ; 218  |#define         ON_THE_GO_FULL                  1
                            23370 ; 219  |#define         ON_THE_GO_FREE                  2
                            23371 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            23372 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            23373 ; 222  |
                            23374 ; 223  |#define         REC_VOICE_TYPE                  0
                            23375 ; 224  |#define         REC_FMREC_TYPE                  1
                            23376 ; 225  |#define         REC_PHOTO_TYPE                  2
                            23377 ; 226  |#define         VOICE_FILE_ADD                  0
                            23378 ; 227  |#define         VOICE_FILE_DEL                  1
                            23379 ; 228  |
                            23380 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            23381 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            23382 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            23383 ; 232  |flash or external SD card */
                            23384 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            23385 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            23386 ; 235  |#else
                            23387 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            23388 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            23389 ; 238  |
                            23390 ; 239  |/* number of byte in one DSP word */
                            23391 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            23392 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            23393 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            23394 ; 243  |are 10 level directory structure */
                            23395 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            23396 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            23397 ; 246  |
                            23398 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            23399 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            23400 ; 249  |/* number of songs in each new music list */
                            23401 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            23402 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            23403 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            23404 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            23405 ; 254  |/* number of songs in the on-the-fly list */
                            23406 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            23407 ; 256  |/* number of files audible list */
                            23408 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            23409 ; 258  |
                            23410 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            23411 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23412 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            23413 ; 262  |
                            23414 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            23415 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            23416 ; 265  |#ifdef _FOLDER_BROWSE_
                            23417 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            23418 ; 267  |#else
                            23419 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            23420 ; 269  |#endif  // _FOLDER_BROWSE_
                            23421 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            23422 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            23423 ; 272  |
                            23424 ; 273  |#ifndef _MAX_DIR_DEPTH
                            23425 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            23426 ; 275  |#endif  // _MAX_DIR_DEPTH
                            23427 ; 276  |
                            23428 ; 277  |/*========================================================================================
                                  ==========*/
                            23429 ; 278  |
                            23430 ; 279  |
                            23431 ; 280  |/*========================================================================================
                                  ==========
                            23432 ; 281  |                                               MACROS
                            23433 ; 282  |==========================================================================================
                                  ========*/
                            23434 ; 283  |
                            23435 ; 284  |/*========================================================================================
                                  ==========
                            23436 ; 285  |                                               ENUMS
                            23437 ; 286  |==========================================================================================
                                  ========*/
                            23438 ; 287  |#define NUM_OF_MEDIA                            (2)
                            23439 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            23440 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            23441 ; 290  |/*========================================================================================
                                  ==========
                            23442 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            23443 ; 292  |==========================================================================================
                                  ========*/
                            23444 ; 293  |
                            23445 ; 294  |typedef char    int8;
                            23446 ; 295  |typedef short   int16;
                            23447 ; 296  |typedef int     int24;
                            23448 ; 297  |typedef long    int32;
                            23449 ; 298  |
                            23450 ; 299  |typedef int     intx;
                            23451 ; 300  |
                            23452 ; 301  |typedef unsigned char   uint8;
                            23453 ; 302  |typedef unsigned short  uint16;
                            23454 ; 303  |typedef unsigned int    uint24;
                            23455 ; 304  |typedef unsigned long   uint32;
                            23456 ; 305  |
                            23457 ; 306  |/*
                            23458 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            23459 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            23460 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            23461 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            23462 ; 311  |song_name[] = Unknown; unicode = 0x0F;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23463 ; 312  |*/
                            23464 ; 313  |/*
                            23465 ; 314  |path_name[] _must_have_data_:
                            23466 ; 315  |path_name[] = (Max. 120 Characters);
                            23467 ; 316  |year range:
                            23468 ; 317  |year = 0x000000-0xFFFFFF;
                            23469 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            23470 ; 319  |Unknown track number:
                            23471 ; 320  |track_number = 0x7FFFFF;
                            23472 ; 321  |unicode refer to above #define BITMASK_*
                            23473 ; 322  |*/
                            23474 ; 323  |/*
                            23475 ; 324  |Interface of UI and Music Library
                            23476 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            23477 ; 326  |
                            23478 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            23479 ; 328  |
                            23480 ; 329  |3) UI to Music Library variable passing length definition:
                            23481 ; 330  |        All ASCII Characters:
                            23482 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            23483 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            23484 ; 333  |        Unicode Characters:
                            23485 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            23486 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            23487 ; 336  |
                            23488 ; 337  |4) UI input data to Music Library in two formats.
                            23489 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            23490 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            23491 ; 340  |
                            23492 ; 341  |5) UI calling function:
                            23493 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            23494 ; 343  |        int16 option definition:
                            23495 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            23496 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            23497 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            23498 ; 347  |
                            23499 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            23500 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            23501 ; 350  |
                            23502 ; 351  |6) Modification Date:
                            23503 ; 352  |        uint24 g_file_time:
                            23504 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            23505 ; 354  |*/
                            23506 ; 355  |
                            23507 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            23508 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            23509 ; 358  |typedef struct _ram_song_info {
                            23510 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23511 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23512 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23513 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23514 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23515 ; 364  |    uint32 g_songFastKey;
                            23516 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23517 ; 366  |        uint24 year;
                            23518 ; 367  |        uint24 track_number;
                            23519 ; 368  |        uint8 unicode;
                            23520 ; 369  |} RAM_SONG_INFO_T;
                            23521 ; 370  |
                            23522 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            23523 ; 372  |typedef struct _flash_group_name {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23524 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23525 ; 374  |        uint8 unicode;
                            23526 ; 375  |} FLASH_GROUP_NAME_T;
                            23527 ; 376  |
                            23528 ; 377  |// struct to store directories information passed from UI
                            23529 ; 378  |#ifdef _FOLDER_BROWSE_
                            23530 ; 379  |typedef struct _ml_DirInfo {
                            23531 ; 380  |        uint24  u8Unicode : 8;
                            23532 ; 381  |        uint24  u12DirDepth : 12;
                            23533 ; 382  |        uint24  u4Added : 4;            
                            23534 ; 383  |        INT     iDirRecord;
                            23535 ; 384  |        DWORD   dwFastKey;
                            23536 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23537 ; 386  |} ML_DIRINFO_T;
                            23538 ; 387  |#endif  // _FOLDER_BROWSE_
                            23539 ; 388  |
                            23540 ; 389  |/*========================================================================================
                                  ==========
                            23541 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            23542 ; 391  |==========================================================================================
                                  ========*/
                            23543 ; 392  |extern uint24   IsPlayOnTheGo;
                            23544 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            23545 ; 394  |extern uint24   merge_id_list_flash[];
                            23546 ; 395  |extern uint24   merge_id_list_sd[];
                            23547 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            23548 ; 397  |#ifdef _FOLDER_BROWSE_
                            23549 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            23550 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23551 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            23552 ; 401  |#endif  // _FOLDER_BROWSE_
                            23553 ; 402  |extern INT _X    *sec_temp_buf_X;
                            23554 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            23555 ; 404  |
                            23556 ; 405  |/*========================================================================================
                                  ==========
                            23557 ; 406  |                                        FUNCTION PROTOTYPES
                            23558 ; 407  |==========================================================================================
                                  ========*/
                            23559 ; 408  |
                            23560 ; 409  |///////////////////////////////////////////////////////////////////////
                            23561 ; 410  |//! \brief
                            23562 ; 411  |//!
                            23563 ; 412  |//! \fntype Function
                            23564 ; 413  |//!
                            23565 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            23566 ; 415  |//! Call only once before inserting items. Call once for each media.
                            23567 ; 416  |//!
                            23568 ; 417  |//! \param[in]  none
                            23569 ; 418  |//!
                            23570 ; 419  |//! \return
                            23571 ; 420  |//!
                            23572 ; 421  |///////////////////////////////////////////////////////////////////////
                            23573 ; 422  |void ML_InitLibraryParameter(void);
                            23574 ; 423  |
                            23575 ; 424  |///////////////////////////////////////////////////////////////////////
                            23576 ; 425  |//! \brief
                            23577 ; 426  |//!
                            23578 ; 427  |//! \fntype Function
                            23579 ; 428  |//!
                            23580 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23581 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            23582 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            23583 ; 432  |//! the song information is recorded in music library.
                            23584 ; 433  |//!
                            23585 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23586 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            23587 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            23588 ; 437  |//!
                            23589 ; 438  |//! \return
                            23590 ; 439  |//!
                            23591 ; 440  |///////////////////////////////////////////////////////////////////////
                            23592 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            23593 ; 442  |
                            23594 ; 443  |///////////////////////////////////////////////////////////////////////
                            23595 ; 444  |//! \brief
                            23596 ; 445  |//!
                            23597 ; 446  |//! \fntype Function
                            23598 ; 447  |//!
                            23599 ; 448  |//! \param[in]
                            23600 ; 449  |//!
                            23601 ; 450  |//! \return
                            23602 ; 451  |//!
                            23603 ; 452  |///////////////////////////////////////////////////////////////////////
                            23604 ; 453  |#ifdef _FOLDER_BROWSE_
                            23605 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            23606 ; 455  |#endif  // _FOLDER_BROWSE_
                            23607 ; 456  |
                            23608 ; 457  |///////////////////////////////////////////////////////////////////////
                            23609 ; 458  |//! \brief
                            23610 ; 459  |//!
                            23611 ; 460  |//! \fntype Function
                            23612 ; 461  |//!
                            23613 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            23614 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            23615 ; 464  |//! music library for that particular media.
                            23616 ; 465  |//!
                            23617 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23618 ; 467  |//!
                            23619 ; 468  |//! \return
                            23620 ; 469  |//!
                            23621 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            23622 ; 471  |//!         function.
                            23623 ; 472  |///////////////////////////////////////////////////////////////////////
                            23624 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            23625 ; 474  |
                            23626 ; 475  |///////////////////////////////////////////////////////////////////////
                            23627 ; 476  |//! \brief
                            23628 ; 477  |//!
                            23629 ; 478  |//! \fntype Function
                            23630 ; 479  |//!
                            23631 ; 480  |//! \param[in]
                            23632 ; 481  |//!
                            23633 ; 482  |//! \return
                            23634 ; 483  |//!
                            23635 ; 484  |///////////////////////////////////////////////////////////////////////
                            23636 ; 485  |#ifdef _NEWMUSIC_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23637 ; 486  |void ML_UpdateNewMusic(void);
                            23638 ; 487  |#endif
                            23639 ; 488  |
                            23640 ; 489  |///////////////////////////////////////////////////////////////////////
                            23641 ; 490  |//! \brief
                            23642 ; 491  |//!
                            23643 ; 492  |//! \fntype Function
                            23644 ; 493  |//!
                            23645 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            23646 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            23647 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            23648 ; 497  |//!
                            23649 ; 498  |//! \param[in]  none
                            23650 ; 499  |//!
                            23651 ; 500  |//! \return
                            23652 ; 501  |//!
                            23653 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            23654 ; 503  |//!         must be called before calling any other music library functions.
                            23655 ; 504  |///////////////////////////////////////////////////////////////////////
                            23656 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            23657 ; 506  |
                            23658 ; 507  |///////////////////////////////////////////////////////////////////////
                            23659 ; 508  |//! \brief
                            23660 ; 509  |//!
                            23661 ; 510  |//! \fntype Function
                            23662 ; 511  |//!
                            23663 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            23664 ; 513  |//! library operation.
                            23665 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            23666 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            23667 ; 516  |//! music.sec file do not exist.
                            23668 ; 517  |//!
                            23669 ; 518  |//! \param[in]  none
                            23670 ; 519  |//!
                            23671 ; 520  |//! \return
                            23672 ; 521  |//!
                            23673 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            23674 ; 523  |//!         must be called before calling any other music library functions.
                            23675 ; 524  |///////////////////////////////////////////////////////////////////////
                            23676 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            23677 ; 526  |
                            23678 ; 527  |///////////////////////////////////////////////////////////////////////
                            23679 ; 528  |//! \brief
                            23680 ; 529  |//!
                            23681 ; 530  |//! \fntype Function
                            23682 ; 531  |//!
                            23683 ; 532  |//! Preload the list, prepare for renew.
                            23684 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            23685 ; 534  |//! structure in RAM.
                            23686 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            23687 ; 536  |//! in RAM.
                            23688 ; 537  |//!
                            23689 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            23690 ; 539  |//!
                            23691 ; 540  |//! \return
                            23692 ; 541  |//!
                            23693 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            23694 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            23695 ; 544  |///////////////////////////////////////////////////////////////////////
                            23696 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            23697 ; 546  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23698 ; 547  |///////////////////////////////////////////////////////////////////////
                            23699 ; 548  |//! \brief
                            23700 ; 549  |//!
                            23701 ; 550  |//! \fntype Function
                            23702 ; 551  |//!
                            23703 ; 552  |//! Save the list to flash memory.
                            23704 ; 553  |//!
                            23705 ; 554  |//! \param[in]
                            23706 ; 555  |//!
                            23707 ; 556  |//! \return
                            23708 ; 557  |//!
                            23709 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            23710 ; 559  |//!         changed by the user.
                            23711 ; 560  |///////////////////////////////////////////////////////////////////////
                            23712 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            23713 ; 562  |
                            23714 ; 563  |///////////////////////////////////////////////////////////////////////
                            23715 ; 564  |//! \brief
                            23716 ; 565  |//!
                            23717 ; 566  |//! \fntype Function
                            23718 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            23719 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            23720 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            23721 ; 570  |//! Otherwise the song is deleted.
                            23722 ; 571  |//!
                            23723 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23724 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            23725 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            23726 ; 575  |//!
                            23727 ; 576  |//! \return
                            23728 ; 577  |//!
                            23729 ; 578  |///////////////////////////////////////////////////////////////////////
                            23730 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            23731 ; 580  |
                            23732 ; 581  |///////////////////////////////////////////////////////////////////////
                            23733 ; 582  |//! \brief
                            23734 ; 583  |//!
                            23735 ; 584  |//! \fntype Function
                            23736 ; 585  |//!
                            23737 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            23738 ; 587  |//! in the ML_UpdateOnTheGo().
                            23739 ; 588  |//!
                            23740 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23741 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            23742 ; 591  |//!
                            23743 ; 592  |//! \return
                            23744 ; 593  |//!
                            23745 ; 594  |///////////////////////////////////////////////////////////////////////
                            23746 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            23747 ; 596  |
                            23748 ; 597  |///////////////////////////////////////////////////////////////////////
                            23749 ; 598  |//! \brief
                            23750 ; 599  |//!
                            23751 ; 600  |//! \fntype Function
                            23752 ; 601  |//!
                            23753 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            23754 ; 603  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23755 ; 604  |//! \param[in]  none
                            23756 ; 605  |//!
                            23757 ; 606  |//! \return
                            23758 ; 607  |//!
                            23759 ; 608  |///////////////////////////////////////////////////////////////////////
                            23760 ; 609  |void ML_UpdateOnTheGo(void);
                            23761 ; 610  |
                            23762 ; 611  |///////////////////////////////////////////////////////////////////////
                            23763 ; 612  |//! \brief
                            23764 ; 613  |//!
                            23765 ; 614  |//! \fntype Function
                            23766 ; 615  |//!
                            23767 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            23768 ; 617  |//! Call only once before inserting items. Call once for each media.
                            23769 ; 618  |//!
                            23770 ; 619  |//! \param[in]  none
                            23771 ; 620  |//!
                            23772 ; 621  |//! \return
                            23773 ; 622  |//!
                            23774 ; 623  |///////////////////////////////////////////////////////////////////////
                            23775 ; 624  |void ML_InitVoiceParameter(void);
                            23776 ; 625  |
                            23777 ; 626  |///////////////////////////////////////////////////////////////////////
                            23778 ; 627  |//! \brief
                            23779 ; 628  |//!
                            23780 ; 629  |//! \fntype Function
                            23781 ; 630  |//!
                            23782 ; 631  |//! \param[in]
                            23783 ; 632  |//!
                            23784 ; 633  |//! \return
                            23785 ; 634  |//!
                            23786 ; 635  |///////////////////////////////////////////////////////////////////////
                            23787 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            23788 ; 637  |
                            23789 ; 638  |///////////////////////////////////////////////////////////////////////
                            23790 ; 639  |//! \brief
                            23791 ; 640  |//!
                            23792 ; 641  |//! \fntype Function
                            23793 ; 642  |//!
                            23794 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            23795 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            23796 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            23797 ; 646  |//!
                            23798 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23799 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            23800 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            23801 ; 650  |//!
                            23802 ; 651  |//! \return
                            23803 ; 652  |//!
                            23804 ; 653  |///////////////////////////////////////////////////////////////////////
                            23805 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            23806 ; 655  |
                            23807 ; 656  |///////////////////////////////////////////////////////////////////////
                            23808 ; 657  |//! \brief
                            23809 ; 658  |//!
                            23810 ; 659  |//! \fntype Function
                            23811 ; 660  |//!
                            23812 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            23813 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23814 ; 663  |//! of music library for that particular media.
                            23815 ; 664  |//!
                            23816 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23817 ; 666  |//!
                            23818 ; 667  |//! \return
                            23819 ; 668  |//!
                            23820 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            23821 ; 670  |//!         function.
                            23822 ; 671  |///////////////////////////////////////////////////////////////////////
                            23823 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            23824 ; 673  |
                            23825 ; 674  |///////////////////////////////////////////////////////////////////////
                            23826 ; 675  |//! \brief
                            23827 ; 676  |//!
                            23828 ; 677  |//! \fntype Function
                            23829 ; 678  |//!
                            23830 ; 679  |//! Called by UI, the merge the music library tables album,
                            23831 ; 680  |//! artist, genre, song and year.
                            23832 ; 681  |//!
                            23833 ; 682  |//! \param[in]  none
                            23834 ; 683  |//!
                            23835 ; 684  |//! \return
                            23836 ; 685  |//!
                            23837 ; 686  |///////////////////////////////////////////////////////////////////////
                            23838 ; 687  |void ML_MergeLibraryTables(void);
                            23839 ; 688  |
                            23840 ; 689  |///////////////////////////////////////////////////////////////////////
                            23841 ; 690  |//! \brief
                            23842 ; 691  |//!
                            23843 ; 692  |//! \fntype Function
                            23844 ; 693  |//!
                            23845 ; 694  |//! Called by UI, the merge the music library tables album,
                            23846 ; 695  |//! artist, genre, song and year.
                            23847 ; 696  |//!
                            23848 ; 697  |//! \param[in]  none
                            23849 ; 698  |//!
                            23850 ; 699  |//! \return
                            23851 ; 700  |//!
                            23852 ; 701  |///////////////////////////////////////////////////////////////////////
                            23853 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23854 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23855 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            23856 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            23857 ; 706  |
                            23858 ; 707  |///////////////////////////////////////////////////////////////////////
                            23859 ; 708  |//! \brief
                            23860 ; 709  |//!
                            23861 ; 710  |//! \fntype Function
                            23862 ; 711  |//!
                            23863 ; 712  |//! \param[in]
                            23864 ; 713  |//!
                            23865 ; 714  |//! \return
                            23866 ; 715  |//!
                            23867 ; 716  |///////////////////////////////////////////////////////////////////////
                            23868 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            23869 ; 718  |
                            23870 ; 719  |/*========================================================================================
                                  ========*/
                            23871 ; 720  |
                            23872 ; 721  |// Siukoon 2005-02-28
                            23873 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            23874 ; 723  |#ifdef _SUPPORT_2000_SONGS_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23875 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23876 ; 725  |#else
                            23877 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23878 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            23879 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            23880 ; 729  |#define WORD_PER_SECTOR             (171)
                            23881 ; 730  |#define BYTE_PER_SECTOR             (512)
                            23882 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            23883 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            23884 ; 733  |
                            23885 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            23886 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            23887 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            23888 ; 737  |
                            23889 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            23890 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            23891 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            23892 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            23893 ; 742  |
                            23894 ; 743  |/////////////////////
                            23895 ; 744  |
                            23896 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            23897 ; 746  |
                            23898 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            23899 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            23900 ; 749  |#else
                            23901 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            23902 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            23903 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            23904 ; 753  |
                            23905 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            23906 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            23907 ; 756  |
                            23908 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            23909 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            23910 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            23911 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            23912 ; 761  |#else
                            23913 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            23914 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            23915 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            23916 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            23917 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            23918 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            23919 ; 768  |
                            23920 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            23921 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            23922 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            23923 ; 772  |#else
                            23924 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            23925 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            23926 ; 775  |
                            23927 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            23928 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            23929 ; 778  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23930 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            23931 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            23932 ; 781  |
                            23933 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            23934 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            23935 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            23936 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            23937 ; 786  |#else
                            23938 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            23939 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            23940 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            23941 ; 790  |
                            23942 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            23943 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            23944 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            23945 ; 794  |#else
                            23946 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            23947 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            23948 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            23949 ; 798  |
                            23950 ; 799  |#ifdef __cplusplus
                            23951 ; 800  |}
                            23952 ; 801  |#endif
                            23953 ; 802  |
                            23954 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            23955 
                            23957 
                            23958 ; 6    |#include "fsapi.h"
                            23959 
                            23961 
                            23962 ; 1    |#ifndef _FSAPI_H_
                            23963 ; 2    |#define _FSAPI_H_
                            23964 ; 3    |#include "filespec.h"
                            23965 
                            23967 
                            23968 ; 1    |#ifndef _FILESPEC_H_
                            23969 ; 2    |#define _FILESPEC_H_
                            23970 ; 3    |#include  "fstypes.h"
                            23971 
                            23973 
                            23974 ; 1    |#ifndef _FS_TYPE_H_
                            23975 ; 2    |#define _FS_TYPE_H_
                            23976 ; 3    |
                            23977 ; 4    |#include   "types.h"
                            23978 
                            23980 
                            23981 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23982 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            23983 ; 3    |//
                            23984 ; 4    |// Filename: types.h
                            23985 ; 5    |// Description: Standard data types
                            23986 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23987 ; 7    |
                            23988 ; 8    |#ifndef _TYPES_H
                            23989 ; 9    |#define _TYPES_H
                            23990 ; 10   |
                            23991 ; 11   |// TODO:  move this outta here!
                            23992 ; 12   |#if !defined(NOERROR)
                            23993 ; 13   |#define NOERROR 0
                            23994 ; 14   |#define SUCCESS 0
                            23995 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23996 ; 16   |#if !defined(SUCCESS)
                            23997 ; 17   |#define SUCCESS  0
                            23998 ; 18   |#endif
                            23999 ; 19   |#if !defined(ERROR)
                            24000 ; 20   |#define ERROR   -1
                            24001 ; 21   |#endif
                            24002 ; 22   |#if !defined(FALSE)
                            24003 ; 23   |#define FALSE 0
                            24004 ; 24   |#endif
                            24005 ; 25   |#if !defined(TRUE)
                            24006 ; 26   |#define TRUE  1
                            24007 ; 27   |#endif
                            24008 ; 28   |
                            24009 ; 29   |#if !defined(NULL)
                            24010 ; 30   |#define NULL 0
                            24011 ; 31   |#endif
                            24012 ; 32   |
                            24013 ; 33   |#define MAX_INT     0x7FFFFF
                            24014 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24015 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24016 ; 36   |#define MAX_ULONG   (-1) 
                            24017 ; 37   |
                            24018 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24019 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24020 ; 40   |
                            24021 ; 41   |
                            24022 ; 42   |#define BYTE    unsigned char       // btVarName
                            24023 ; 43   |#define CHAR    signed char         // cVarName
                            24024 ; 44   |#define USHORT  unsigned short      // usVarName
                            24025 ; 45   |#define SHORT   unsigned short      // sVarName
                            24026 ; 46   |#define WORD    unsigned int        // wVarName
                            24027 ; 47   |#define INT     signed int          // iVarName
                            24028 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24029 ; 49   |#define LONG    signed long         // lVarName
                            24030 ; 50   |#define BOOL    unsigned int        // bVarName
                            24031 ; 51   |#define FRACT   _fract              // frVarName
                            24032 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24033 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24034 ; 54   |#define FLOAT   float               // fVarName
                            24035 ; 55   |#define DBL     double              // dVarName
                            24036 ; 56   |#define ENUM    enum                // eVarName
                            24037 ; 57   |#define CMX     _complex            // cmxVarName
                            24038 ; 58   |typedef WORD UCS3;                   // 
                            24039 ; 59   |
                            24040 ; 60   |#define UINT16  unsigned short
                            24041 ; 61   |#define UINT8   unsigned char   
                            24042 ; 62   |#define UINT32  unsigned long
                            24043 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24044 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24045 ; 65   |#define WCHAR   UINT16
                            24046 ; 66   |
                            24047 ; 67   |//UINT128 is 16 bytes or 6 words
                            24048 ; 68   |typedef struct UINT128_3500 {   
                            24049 ; 69   |    int val[6];     
                            24050 ; 70   |} UINT128_3500;
                            24051 ; 71   |
                            24052 ; 72   |#define UINT128   UINT128_3500
                            24053 ; 73   |
                            24054 ; 74   |// Little endian word packed byte strings:   
                            24055 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24056 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24057 ; 77   |// Little endian word packed byte strings:   
                            24058 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24059 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24060 ; 80   |
                            24061 ; 81   |// Declare Memory Spaces To Use When Coding
                            24062 ; 82   |// A. Sector Buffers
                            24063 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24064 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24065 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24066 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24067 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24068 ; 88   |// B. Media DDI Memory
                            24069 ; 89   |#define MEDIA_DDI_MEM _Y
                            24070 ; 90   |
                            24071 ; 91   |
                            24072 ; 92   |
                            24073 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24074 ; 94   |// Examples of circular pointers:
                            24075 ; 95   |//    INT CIRC cpiVarName
                            24076 ; 96   |//    DWORD CIRC cpdwVarName
                            24077 ; 97   |
                            24078 ; 98   |#define RETCODE INT                 // rcVarName
                            24079 ; 99   |
                            24080 ; 100  |// generic bitfield structure
                            24081 ; 101  |struct Bitfield {
                            24082 ; 102  |    unsigned int B0  :1;
                            24083 ; 103  |    unsigned int B1  :1;
                            24084 ; 104  |    unsigned int B2  :1;
                            24085 ; 105  |    unsigned int B3  :1;
                            24086 ; 106  |    unsigned int B4  :1;
                            24087 ; 107  |    unsigned int B5  :1;
                            24088 ; 108  |    unsigned int B6  :1;
                            24089 ; 109  |    unsigned int B7  :1;
                            24090 ; 110  |    unsigned int B8  :1;
                            24091 ; 111  |    unsigned int B9  :1;
                            24092 ; 112  |    unsigned int B10 :1;
                            24093 ; 113  |    unsigned int B11 :1;
                            24094 ; 114  |    unsigned int B12 :1;
                            24095 ; 115  |    unsigned int B13 :1;
                            24096 ; 116  |    unsigned int B14 :1;
                            24097 ; 117  |    unsigned int B15 :1;
                            24098 ; 118  |    unsigned int B16 :1;
                            24099 ; 119  |    unsigned int B17 :1;
                            24100 ; 120  |    unsigned int B18 :1;
                            24101 ; 121  |    unsigned int B19 :1;
                            24102 ; 122  |    unsigned int B20 :1;
                            24103 ; 123  |    unsigned int B21 :1;
                            24104 ; 124  |    unsigned int B22 :1;
                            24105 ; 125  |    unsigned int B23 :1;
                            24106 ; 126  |};
                            24107 ; 127  |
                            24108 ; 128  |union BitInt {
                            24109 ; 129  |        struct Bitfield B;
                            24110 ; 130  |        int        I;
                            24111 ; 131  |};
                            24112 ; 132  |
                            24113 ; 133  |#define MAX_MSG_LENGTH 10
                            24114 ; 134  |struct CMessage
                            24115 ; 135  |{
                            24116 ; 136  |        unsigned int m_uLength;
                            24117 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24118 ; 138  |};
                            24119 ; 139  |
                            24120 ; 140  |typedef struct {
                            24121 ; 141  |    WORD m_wLength;
                            24122 ; 142  |    WORD m_wMessage;
                            24123 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24124 ; 144  |} Message;
                            24125 ; 145  |
                            24126 ; 146  |struct MessageQueueDescriptor
                            24127 ; 147  |{
                            24128 ; 148  |        int *m_pBase;
                            24129 ; 149  |        int m_iModulo;
                            24130 ; 150  |        int m_iSize;
                            24131 ; 151  |        int *m_pHead;
                            24132 ; 152  |        int *m_pTail;
                            24133 ; 153  |};
                            24134 ; 154  |
                            24135 ; 155  |struct ModuleEntry
                            24136 ; 156  |{
                            24137 ; 157  |    int m_iSignaledEventMask;
                            24138 ; 158  |    int m_iWaitEventMask;
                            24139 ; 159  |    int m_iResourceOfCode;
                            24140 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24141 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            24142 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24143 ; 163  |    int m_uTimeOutHigh;
                            24144 ; 164  |    int m_uTimeOutLow;
                            24145 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24146 ; 166  |};
                            24147 ; 167  |
                            24148 ; 168  |union WaitMask{
                            24149 ; 169  |    struct B{
                            24150 ; 170  |        unsigned int m_bNone     :1;
                            24151 ; 171  |        unsigned int m_bMessage  :1;
                            24152 ; 172  |        unsigned int m_bTimer    :1;
                            24153 ; 173  |        unsigned int m_bButton   :1;
                            24154 ; 174  |    } B;
                            24155 ; 175  |    int I;
                            24156 ; 176  |} ;
                            24157 ; 177  |
                            24158 ; 178  |
                            24159 ; 179  |struct Button {
                            24160 ; 180  |        WORD wButtonEvent;
                            24161 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24162 ; 182  |};
                            24163 ; 183  |
                            24164 ; 184  |struct Message {
                            24165 ; 185  |        WORD wMsgLength;
                            24166 ; 186  |        WORD wMsgCommand;
                            24167 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24168 ; 188  |};
                            24169 ; 189  |
                            24170 ; 190  |union EventTypes {
                            24171 ; 191  |        struct CMessage msg;
                            24172 ; 192  |        struct Button Button ;
                            24173 ; 193  |        struct Message Message;
                            24174 ; 194  |};
                            24175 ; 195  |
                            24176 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24177 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24178 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24179 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24180 ; 200  |
                            24181 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24182 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24183 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24184 ; 204  |
                            24185 ; 205  |#if DEBUG
                            24186 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24187 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24188 ; 208  |#else 
                            24189 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            24190 ; 210  |#define DebugBuildAssert(x)    
                            24191 ; 211  |#endif
                            24192 ; 212  |
                            24193 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24194 ; 214  |//  #pragma asm
                            24195 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24196 ; 216  |//  #pragma endasm
                            24197 ; 217  |
                            24198 ; 218  |
                            24199 ; 219  |#ifdef COLOR_262K
                            24200 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            24201 ; 221  |#elif defined(COLOR_65K)
                            24202 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            24203 ; 223  |#else
                            24204 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            24205 ; 225  |#endif
                            24206 ; 226  |    
                            24207 ; 227  |#endif // #ifndef _TYPES_H
                            24208 
                            24210 
                            24211 ; 5    |
                            24212 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            24213 ; 7    |typedef struct
                            24214 ; 8    |{
                            24215 ; 9    |
                            24216 ; 10   |INT     _Y BytesPerSector;
                            24217 ; 11   |INT     _Y SectorsPerCluster;
                            24218 ; 12   |INT     _Y RsvdSectors;
                            24219 ; 13   |INT     _Y NoOfFATs;
                            24220 ; 14   |INT     _Y MaxRootDirEntries;
                            24221 ; 15   |LONG    _Y TotalSectors;
                            24222 ; 16   |LONG    _Y FATSize;
                            24223 ; 17   |LONG    _Y RootdirCluster;
                            24224 ; 18   |//INT   _Y FSInfoSector;
                            24225 ; 19   |//INT   _Y BkBootSector;
                            24226 ; 20   |LONG    _Y NextFreeCluster;
                            24227 ; 21   |LONG    _Y TotalFreeClusters;
                            24228 ; 22   |INT     _Y RootDirSectors;
                            24229 ; 23   |INT     _Y FIRSTDataSector;
                            24230 ; 24   |INT    _Y FATType;
                            24231 ; 25   |LONG   _Y TotalNoofclusters;
                            24232 ; 26   |INT    _Y ClusterMask;
                            24233 ; 27   |INT    _Y ClusterShift;
                            24234 ; 28   |INT    _Y SectorShift;
                            24235 ; 29   |INT    _Y SectorMask;
                            24236 ; 30   |INT    _Y DevicePresent;
                            24237 ; 31   |LONG   _Y FirRootdirsec;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24238 ; 32   |INT             _Y FSInfoSector;
                            24239 ; 33   |}FSMEDIA_TABLE;
                            24240 ; 34   |
                            24241 ; 35   |
                            24242 ; 36   |#define         MAXDEVICES              2
                            24243 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            24244 ; 38   |
                            24245 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            24246 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            24247 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            24248 ; 42   |#define         BOOTSECTOR              0
                            24249 ; 43   |#define     FSINFOSECTOR        1
                            24250 ; 44   |
                            24251 ; 45   |#define     READ_MODE           1
                            24252 ; 46   |#define     WRITE_MODE          2
                            24253 ; 47   |#define     APPEND_MODE         4
                            24254 ; 48   |#define     SEQ_WRITE_MODE      8
                            24255 ; 49   |#define     DIRECTORY_MODE         16
                            24256 ; 50   |#define     CREATE_MODE        32
                            24257 ; 51   |
                            24258 ; 52   |#define     RPLUS               5
                            24259 ; 53   |#define     WPLUS                   6
                            24260 ; 54   |#define     APLUS               7
                            24261 ; 55   |
                            24262 ; 56   |
                            24263 ; 57   |
                            24264 ; 58   |#define     X_MEMORY            0
                            24265 ; 59   |#define     Y_MEMORY            2
                            24266 ; 60   |#define     P_MEMORY            4
                            24267 ; 61   |
                            24268 ; 62   |#define     FAT12               0 
                            24269 ; 63   |#define     FAT16               1   
                            24270 ; 64   |#define     FAT32               2 
                            24271 ; 65   |
                            24272 ; 66   |
                            24273 ; 67   |#define FAT12EOF            0x0FFF
                            24274 ; 68   |#define FAT16EOF            0xFFFF
                            24275 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            24276 ; 70   |
                            24277 ; 71   |
                            24278 ; 72   |
                            24279 ; 73   |#define FAT12FREECX         0x000
                            24280 ; 74   |#define FAT16FREECX         0x0000
                            24281 ; 75   |#define FAT32FREECX         0x00000000
                            24282 ; 76   |
                            24283 ; 77   |
                            24284 ; 78   |#define  DBCS               1
                            24285 ; 79   |#define  UNICODE            2
                            24286 ; 80   |
                            24287 ; 81   |
                            24288 ; 82   |#define     CREATION_DATE       1
                            24289 ; 83   |#define     CREATION_TIME       2
                            24290 ; 84   |#define     MODIFICATION_DATE   3
                            24291 ; 85   |#define     MODIFICATION_TIME   4
                            24292 ; 86   |
                            24293 ; 87   |
                            24294 ; 88   |#define     READ_ONLY      0X01
                            24295 ; 89   |#define     HIDDEN         0X02
                            24296 ; 90   |#define     SYSTEM         0X04
                            24297 ; 91   |#define     VOLUME_ID      0X08
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24298 ; 92   |#define     DIRECTORY      0X10
                            24299 ; 93   |#define     ARCHIVE        0X20
                            24300 ; 94   |
                            24301 ; 95   |#define READCOUNTER         105
                            24302 ; 96   |#define WRITECOUNTER        100
                            24303 ; 97   |#define FLUSHCOUNTER        200
                            24304 ; 98   |
                            24305 ; 99   |
                            24306 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            24307 ; 101  |
                            24308 ; 102  |#define  CWD_HANDLE           0
                            24309 ; 103  |#define  DIRECTORY_HANDLE     1
                            24310 ; 104  |#define  FIRST_VALID_HANDLE   2
                            24311 ; 105  |#define  END_OF_DIR_PATH      3
                            24312 ; 106  |
                            24313 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            24314 ; 108  |#define         NORMALTYPE              0
                            24315 ; 109  |#define         FATTYPE                 1
                            24316 ; 110  |#define     RAWTYPE         2
                            24317 ; 111  |
                            24318 ; 112  |#define  SHORTNAMERES_CH      6
                            24319 ; 113  |#define  LONGNAMERES_CH       9
                            24320 ; 114  |#define  MAXFILENAME_CH       260
                            24321 ; 115  |
                            24322 ; 116  |#define VOLUME_TYPE          0
                            24323 ; 117  |#define DIR_TYPE             1
                            24324 ; 118  |#define FILE_TYPE            2
                            24325 ; 119  |                                           
                            24326 ; 120  |#define WRITE_TYPE_RANDOM               0
                            24327 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            24328 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            24329 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            24330 ; 124  |                  
                            24331 ; 125  |
                            24332 ; 126  |#define     HANDLEENTRYSIZE         19
                            24333 ; 127  |
                            24334 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            24335 ; 129  |
                            24336 ; 130  |#define     CACHEDESCRSIZE          8
                            24337 ; 131  |#define     CACHEBUFSIZE            705
                            24338 ; 132  |
                            24339 ; 133  |#define     UCS2s                     0
                            24340 ; 134  |#define     UCS3s                     1
                            24341 ; 135  |
                            24342 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            24343 ; 137  |
                            24344 ; 138  |#endif // _FS_TYPE_H_
                            24345 ; 139  |
                            24346 
                            24348 
                            24349 ; 4    |#define MAX_FILESNAME   13
                            24350 ; 5    |
                            24351 ; 6    |typedef struct {
                            24352 ; 7    |    INT     gCurrentRecord;
                            24353 ; 8    |    INT     DirAttribute;
                            24354 ; 9    |    _packed char    FileName[9];
                            24355 ; 10   |    _packed char    FileExtension[4];
                            24356 ; 11   |}FILESPEC;
                            24357 ; 12   |
                            24358 ; 13   |typedef struct {
                            24359 ; 14   |    INT attrib;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24360 ; 15   |        LONG FileSize;
                            24361 ; 16   |    int  device;
                            24362 ; 17   |    INT startrecord;
                            24363 ; 18   |    _packed char name[MAX_FILESNAME];
                            24364 ; 19   |        LONG Key;
                            24365 ; 20   |}Finddata;
                            24366 ; 21   |#endif
                            24367 ; 22   |
                            24368 
                            24370 
                            24371 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            24372 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            24373 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            24374 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory,INT MOdulo);
                            24375 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            24376 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            24377 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            24378 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            24379 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            24380 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT MOdulo);
                            24381 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            24382 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            24383 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            24384 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            24385 ; 18   |
                            24386 ; 19   |        //      SGTL-HK 27-05-2005
                            24387 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            24388 ; 21   |
                            24389 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            24390 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            24391 ; 24   |
                            24392 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            24393 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            24394 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *
                                  Buffer);
                            24395 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            24396 ; 29   |extern INT  FlushCache(void);
                            24397 ; 30   |extern _reentrant INT FsShutDown(void);
                            24398 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            24399 ; 32   |
                            24400 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            24401 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            24402 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            24403 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            24404 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            24405 ; 38   |extern INT FlushCache(void);
                            24406 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            24407 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            24408 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            24409 ; 42   |extern INT FSFATType (INT DeviceNum);
                            24410 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            24411 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            24412 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            24413 ; 46   |
                            24414 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24415 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            24416 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            24417 
                            24427 
                            24428 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            24429 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            24430 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            24431 ; 53   |
                            24432 ; 54   |
                            24433 ; 55   |
                            24434 ; 56   |
                            24435 ; 57   |typedef struct
                            24436 ; 58   |{
                            24437 ; 59   |
                            24438 ; 60   |INT             Day;
                            24439 ; 61   |INT             Month;
                            24440 ; 62   |INT             Year;
                            24441 ; 63   |}DIR_DATE;
                            24442 ; 64   |
                            24443 ; 65   |
                            24444 ; 66   |typedef struct
                            24445 ; 67   |{
                            24446 ; 68   |
                            24447 ; 69   |INT             Second;
                            24448 ; 70   |INT             Minute;
                            24449 ; 71   |INT             Hour;
                            24450 ; 72   |}DIR_TIME;
                            24451 ; 73   |
                            24452 ; 74   |
                            24453 ; 75   |typedef struct
                            24454 ; 76   |{
                            24455 ; 77   |LONG CurrentOffset;     
                            24456 ; 78   |LONG CurrentCluster;
                            24457 ; 79   |}HANDLECONTEXT;
                            24458 ; 80   |
                            24459 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            24460 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DA
                                  TE *dirdate,DIR_TIME *dirtime);
                            24461 
                            24472 
                            24473 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *di
                                  rdate,DIR_TIME *dirtime);
                            24474 ; 84   |#endif
                            24475 
                            24477 
                            24478 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            24479 ; 8    |//  Equates
                            24480 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            24481 ; 10   |//Traversal return types
                            24482 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            24483 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            24484 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            24485 ; 14   |
                            24486 ; 15   |#define PLAYSET_MUSIC 0
                            24487 ; 16   |#define PLAYSET_VOICE 1
                            24488 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            24489 ; 18   |#define PLAYSET_FAVORITES 3
                            24490 ; 19   |
                            24491 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            24492 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            24493 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            24494 ; 23   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24495 ; 24   |#define SELECT_TRACKS   0
                            24496 ; 25   |#define ORDER_TRACKS    1
                            24497 ; 26   |#define BUILD_FILE_LINKS        2
                            24498 ; 27   |#define RESTORE_BOOKMARK 3
                            24499 ; 28   |        //      SGTL-HK 28-10-2004
                            24500 ; 29   |#define BUILD_DIR_LINKS         4
                            24501 ; 30   |
                            24502 ; 31   |
                            24503 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            24504 ; 33   |
                            24505 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            24506 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            24507 ; 36   |
                            24508 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            24509 ; 38   |
                            24510 ; 39   |#define TYPE_DIR 0
                            24511 ; 40   |#define TYPE_FILE 1
                            24512 ; 41   |
                            24513 ; 42   |#define IS_TRASH        0
                            24514 ; 43   |#define IS_VOICE_DIR 1
                            24515 ; 44   |#define IS_VALID_AUDIO 2
                            24516 ; 45   |#define IS_VOICE_FILE  3
                            24517 ; 46   |
                            24518 ; 47   |//List containing audio file extensions
                            24519 ; 48   |#define WMA_FILE_EXT     0x414D57
                            24520 ; 49   |#define MP3_FILE_EXT     0x33504d
                            24521 ; 50   |#define WAV_FILE_EXT     0x564157
                            24522 ; 51   |#define MP4_FILE_EXT     0x34504d
                            24523 ; 52   |#define M4A_FILE_EXT     0x41344d
                            24524 ; 53   |#define ASF_FILE_EXT     0x465341
                            24525 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            24526 ; 55   |#define JPG_FILE_EXT     0x47504a
                            24527 ; 56   |#define BMP_FILE_EXT     0x504d42
                            24528 ; 57   |#define SMV_FILE_EXT     0x564d53
                            24529 ; 58   |
                            24530 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            24531 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            24532 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            24533 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            24534 ; 63   |
                            24535 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            24536 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            24537 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            24538 ; 67   |
                            24539 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            24540 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            24541 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            24542 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            24543 ; 72   |
                            24544 ; 73   |#define NAME_SFN        0
                            24545 ; 74   |#define NAME_LFN        1
                            24546 ; 75   |//Error code for unsupported file Names or Extensions
                            24547 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            24548 ; 77   |
                            24549 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            24550 ; 79   |
                            24551 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            24552 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            24553 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            24554 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            24555 ; 84   |
                            24556 ; 85   |extern int g_iPlaylistRepeat;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24557 ; 86   |extern int g_bPlaylistShuffle;
                            24558 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            24559 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            24560 ; 89   |extern BOOL g_Rebuild;
                            24561 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            24562 ; 91   |extern INT  g_file_time;
                            24563 ; 92   |extern INT  g_unicode;
                            24564 ; 93   |extern DWORD    g_dwFastKey;
                            24565 ; 94   |extern INT  g_iRecordNum;
                            24566 ; 95   |extern DWORD    g_FileKey;
                            24567 ; 96   |extern DIR_DATE g_dirdate;
                            24568 ; 97   |extern DIR_TIME g_dirtime;
                            24569 ; 98   |extern INT  *pHighestNumber;
                            24570 ; 99   |extern INT  g_iHighestVoiceNumber;
                            24571 ; 100  |extern INT  g_iHighestFMNumber;
                            24572 ; 101  |extern INT  g_iHighestLineNumber;
                            24573 ; 102  |
                            24574 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            24575 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            24576 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            24577 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            24578 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT R
                                  ecordNumber);
                            24579 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            24580 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            24581 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            24582 ; 111  |
                            24583 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  /////////////////
                            24584 ; 113  |/////playlist3 helper functions
                            24585 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////////
                            24586 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            24587 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            24588 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            24589 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            24590 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            24591 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            24592 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            24593 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            24594 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  ;
                            24595 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            24596 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            24597 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            24598 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            24599 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24600 ; 129  |
                            24601 ; 130  |DWORD GetDclkCount(void);
                            24602 ; 131  |
                            24603 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            24604 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            24605 ; 134  |
                            24606 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            24607 ; 136  |_reentrant void BuildFMFilePath(void);
                            24608 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            24609 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            24610 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            24611 ; 140  |#endif
                            24612 
                            24614 
                            24615 ; 29   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24616 ; 30   |#endif
                            24617 ; 31   |#endif
                            24618 ; 32   |#include "stringlib.h"
                            24619 
                            24621 
                            24622 ; 1    |#ifndef STRINGLIB_H
                            24623 ; 2    |#define STRINGLIB_H
                            24624 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                            24625 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                            24626 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCoun
                                  t);
                            24627 ; 6    |
                            24628 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                            24629 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                            24630 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                            24631 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                            24632 ; 11   |
                            24633 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                            24634 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                            24635 ; 14   |
                            24636 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                            24637 ; 16   |
                            24638 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc, int iCount);
                            24639 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc);
                            24640 ; 19   |
                            24641 ; 20   |
                            24642 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int i
                                  Count);
                            24643 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                            24644 ; 23   |
                            24645 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int 
                                  iCount);
                            24646 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                            24647 ; 26   |
                            24648 ; 27   |
                            24649 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                            24650 ; 29   |
                            24651 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            24652 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            24653 ; 32   |
                            24654 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                            24655 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            24656 ; 35   |
                            24657 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            24658 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            24659 ; 38   |
                            24660 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            24661 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            24662 ; 41   |
                            24663 ; 42   |#endif
                            24664 
                            24666 
                            24667 ; 33   |#include "hwequ.h"
                            24668 
                            24670 
                            24671 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            24672 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            24673 ; 3    |//  File        : hwequ.inc
                            24674 ; 4    |//  Description : STMP Hardware Constants
                            24675 ; 5    |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24676 ; 6    |
                            24677 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            24678 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            24679 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            24680 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            24681 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            24682 ; 12   |
                            24683 ; 13   |#if (!defined(HWEQU_INC))
                            24684 ; 14   |#define HWEQU_INC 1
                            24685 ; 15   |
                            24686 ; 16   |#include "types.h"
                            24687 ; 17   |#include "regsclkctrl.h"
                            24688 ; 18   |#include "regscore.h"
                            24689 ; 19   |#include "regscodec.h"
                            24690 ; 20   |#include "regsdcdc.h"
                            24691 ; 21   |#include "regsemc.h"
                            24692 ; 22   |#include "regsgpio.h"
                            24693 ; 23   |#include "regsi2c.h"
                            24694 ; 24   |#include "regsi2s.h"
                            24695 ; 25   |#include "regsicoll.h"
                            24696 ; 26   |#include "regslradc.h"
                            24697 ; 27   |#include "regspwm.h"
                            24698 ; 28   |#include "regsrevision.h"
                            24699 ; 29   |#include "regsrtc.h"
                            24700 ; 30   |#include "regsspare.h"
                            24701 ; 31   |#include "regsspi.h"
                            24702 ; 32   |#include "regsswizzle.h"
                            24703 ; 33   |#include "regssdram.h"
                            24704 ; 34   |#include "regstb.h"
                            24705 ; 35   |#include "regstimer.h"
                            24706 ; 36   |#include "regsusb20.h"
                            24707 ; 37   |#include "regsusb20phy.h"
                            24708 ; 38   |
                            24709 ; 39   |
                            24710 ; 40   |#endif // if (!@def(hwequ))
                            24711 ; 41   |
                            24712 
                            24714 
                            24715 ; 34   |BOOL g_AlbumArtInProgress;
                            24716 ; 35   |#ifdef USE_PLAYLIST3
                            24717 ; 36   |extern BOOL bPlayVoice;
                            24718 ; 37   |extern void _reentrant ML_browsing_app_init(void);
                            24719 ; 38   |#endif //#ifdef USE_PLAYLIST3
                            24720 ; 39   |
                            24721 ; 40   |#if !(defined JPEG_ALBUM_ART) && !(defined SYNC_LYRICS)
                            24722 ; 41   |int _reentrant Mucismenu_extra_dummy(INT a, INT b, INT *pc)
                            24723 ; 42   |{
                            24724 ; 43   |    a;b;pc;
                            24725 ; 44   |    return(0);
                            24726 ; 45   |}
                            24727 ; 46   |#endif
                            24728 ; 47   |
                            24729 ; 48   |#ifdef SYNC_LYRICS
                            24730 ; 49   |#include "synclyrics.h"
                            24731 
                            24733 
                            24734 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24735 ; 2    |// Copyright(C) SigmaTel, Inc. 2004-2006
                            24736 ; 3    |//
                            24737 ; 4    |// File        : synclyrics.h
                            24738 ; 5    |// Description : sync lyrics header file
                            24739 ; 6    |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24740 ; 7    |#ifndef __SYNC_LYRICS_H
                            24741 ; 8    |#define __SYNC_LYRICS_H
                            24742 ; 9    |
                            24743 ; 10   |#include "types.h"
                            24744 
                            24746 
                            24747 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24748 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24749 ; 3    |//
                            24750 ; 4    |// Filename: types.h
                            24751 ; 5    |// Description: Standard data types
                            24752 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24753 ; 7    |
                            24754 ; 8    |#ifndef _TYPES_H
                            24755 ; 9    |#define _TYPES_H
                            24756 ; 10   |
                            24757 ; 11   |// TODO:  move this outta here!
                            24758 ; 12   |#if !defined(NOERROR)
                            24759 ; 13   |#define NOERROR 0
                            24760 ; 14   |#define SUCCESS 0
                            24761 ; 15   |#endif 
                            24762 ; 16   |#if !defined(SUCCESS)
                            24763 ; 17   |#define SUCCESS  0
                            24764 ; 18   |#endif
                            24765 ; 19   |#if !defined(ERROR)
                            24766 ; 20   |#define ERROR   -1
                            24767 ; 21   |#endif
                            24768 ; 22   |#if !defined(FALSE)
                            24769 ; 23   |#define FALSE 0
                            24770 ; 24   |#endif
                            24771 ; 25   |#if !defined(TRUE)
                            24772 ; 26   |#define TRUE  1
                            24773 ; 27   |#endif
                            24774 ; 28   |
                            24775 ; 29   |#if !defined(NULL)
                            24776 ; 30   |#define NULL 0
                            24777 ; 31   |#endif
                            24778 ; 32   |
                            24779 ; 33   |#define MAX_INT     0x7FFFFF
                            24780 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24781 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24782 ; 36   |#define MAX_ULONG   (-1) 
                            24783 ; 37   |
                            24784 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24785 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24786 ; 40   |
                            24787 ; 41   |
                            24788 ; 42   |#define BYTE    unsigned char       // btVarName
                            24789 ; 43   |#define CHAR    signed char         // cVarName
                            24790 ; 44   |#define USHORT  unsigned short      // usVarName
                            24791 ; 45   |#define SHORT   unsigned short      // sVarName
                            24792 ; 46   |#define WORD    unsigned int        // wVarName
                            24793 ; 47   |#define INT     signed int          // iVarName
                            24794 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24795 ; 49   |#define LONG    signed long         // lVarName
                            24796 ; 50   |#define BOOL    unsigned int        // bVarName
                            24797 ; 51   |#define FRACT   _fract              // frVarName
                            24798 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24799 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24800 ; 54   |#define FLOAT   float               // fVarName
                            24801 ; 55   |#define DBL     double              // dVarName
                            24802 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24803 ; 57   |#define CMX     _complex            // cmxVarName
                            24804 ; 58   |typedef WORD UCS3;                   // 
                            24805 ; 59   |
                            24806 ; 60   |#define UINT16  unsigned short
                            24807 ; 61   |#define UINT8   unsigned char   
                            24808 ; 62   |#define UINT32  unsigned long
                            24809 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24810 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24811 ; 65   |#define WCHAR   UINT16
                            24812 ; 66   |
                            24813 ; 67   |//UINT128 is 16 bytes or 6 words
                            24814 ; 68   |typedef struct UINT128_3500 {   
                            24815 ; 69   |    int val[6];     
                            24816 ; 70   |} UINT128_3500;
                            24817 ; 71   |
                            24818 ; 72   |#define UINT128   UINT128_3500
                            24819 ; 73   |
                            24820 ; 74   |// Little endian word packed byte strings:   
                            24821 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24822 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24823 ; 77   |// Little endian word packed byte strings:   
                            24824 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24825 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24826 ; 80   |
                            24827 ; 81   |// Declare Memory Spaces To Use When Coding
                            24828 ; 82   |// A. Sector Buffers
                            24829 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24830 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24831 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24832 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24833 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24834 ; 88   |// B. Media DDI Memory
                            24835 ; 89   |#define MEDIA_DDI_MEM _Y
                            24836 ; 90   |
                            24837 ; 91   |
                            24838 ; 92   |
                            24839 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24840 ; 94   |// Examples of circular pointers:
                            24841 ; 95   |//    INT CIRC cpiVarName
                            24842 ; 96   |//    DWORD CIRC cpdwVarName
                            24843 ; 97   |
                            24844 ; 98   |#define RETCODE INT                 // rcVarName
                            24845 ; 99   |
                            24846 ; 100  |// generic bitfield structure
                            24847 ; 101  |struct Bitfield {
                            24848 ; 102  |    unsigned int B0  :1;
                            24849 ; 103  |    unsigned int B1  :1;
                            24850 ; 104  |    unsigned int B2  :1;
                            24851 ; 105  |    unsigned int B3  :1;
                            24852 ; 106  |    unsigned int B4  :1;
                            24853 ; 107  |    unsigned int B5  :1;
                            24854 ; 108  |    unsigned int B6  :1;
                            24855 ; 109  |    unsigned int B7  :1;
                            24856 ; 110  |    unsigned int B8  :1;
                            24857 ; 111  |    unsigned int B9  :1;
                            24858 ; 112  |    unsigned int B10 :1;
                            24859 ; 113  |    unsigned int B11 :1;
                            24860 ; 114  |    unsigned int B12 :1;
                            24861 ; 115  |    unsigned int B13 :1;
                            24862 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24863 ; 117  |    unsigned int B15 :1;
                            24864 ; 118  |    unsigned int B16 :1;
                            24865 ; 119  |    unsigned int B17 :1;
                            24866 ; 120  |    unsigned int B18 :1;
                            24867 ; 121  |    unsigned int B19 :1;
                            24868 ; 122  |    unsigned int B20 :1;
                            24869 ; 123  |    unsigned int B21 :1;
                            24870 ; 124  |    unsigned int B22 :1;
                            24871 ; 125  |    unsigned int B23 :1;
                            24872 ; 126  |};
                            24873 ; 127  |
                            24874 ; 128  |union BitInt {
                            24875 ; 129  |        struct Bitfield B;
                            24876 ; 130  |        int        I;
                            24877 ; 131  |};
                            24878 ; 132  |
                            24879 ; 133  |#define MAX_MSG_LENGTH 10
                            24880 ; 134  |struct CMessage
                            24881 ; 135  |{
                            24882 ; 136  |        unsigned int m_uLength;
                            24883 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24884 ; 138  |};
                            24885 ; 139  |
                            24886 ; 140  |typedef struct {
                            24887 ; 141  |    WORD m_wLength;
                            24888 ; 142  |    WORD m_wMessage;
                            24889 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24890 ; 144  |} Message;
                            24891 ; 145  |
                            24892 ; 146  |struct MessageQueueDescriptor
                            24893 ; 147  |{
                            24894 ; 148  |        int *m_pBase;
                            24895 ; 149  |        int m_iModulo;
                            24896 ; 150  |        int m_iSize;
                            24897 ; 151  |        int *m_pHead;
                            24898 ; 152  |        int *m_pTail;
                            24899 ; 153  |};
                            24900 ; 154  |
                            24901 ; 155  |struct ModuleEntry
                            24902 ; 156  |{
                            24903 ; 157  |    int m_iSignaledEventMask;
                            24904 ; 158  |    int m_iWaitEventMask;
                            24905 ; 159  |    int m_iResourceOfCode;
                            24906 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24907 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            24908 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24909 ; 163  |    int m_uTimeOutHigh;
                            24910 ; 164  |    int m_uTimeOutLow;
                            24911 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24912 ; 166  |};
                            24913 ; 167  |
                            24914 ; 168  |union WaitMask{
                            24915 ; 169  |    struct B{
                            24916 ; 170  |        unsigned int m_bNone     :1;
                            24917 ; 171  |        unsigned int m_bMessage  :1;
                            24918 ; 172  |        unsigned int m_bTimer    :1;
                            24919 ; 173  |        unsigned int m_bButton   :1;
                            24920 ; 174  |    } B;
                            24921 ; 175  |    int I;
                            24922 ; 176  |} ;
                            24923 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24924 ; 178  |
                            24925 ; 179  |struct Button {
                            24926 ; 180  |        WORD wButtonEvent;
                            24927 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24928 ; 182  |};
                            24929 ; 183  |
                            24930 ; 184  |struct Message {
                            24931 ; 185  |        WORD wMsgLength;
                            24932 ; 186  |        WORD wMsgCommand;
                            24933 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24934 ; 188  |};
                            24935 ; 189  |
                            24936 ; 190  |union EventTypes {
                            24937 ; 191  |        struct CMessage msg;
                            24938 ; 192  |        struct Button Button ;
                            24939 ; 193  |        struct Message Message;
                            24940 ; 194  |};
                            24941 ; 195  |
                            24942 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24943 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24944 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24945 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24946 ; 200  |
                            24947 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24948 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24949 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24950 ; 204  |
                            24951 ; 205  |#if DEBUG
                            24952 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24953 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24954 ; 208  |#else 
                            24955 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            24956 ; 210  |#define DebugBuildAssert(x)    
                            24957 ; 211  |#endif
                            24958 ; 212  |
                            24959 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24960 ; 214  |//  #pragma asm
                            24961 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24962 ; 216  |//  #pragma endasm
                            24963 ; 217  |
                            24964 ; 218  |
                            24965 ; 219  |#ifdef COLOR_262K
                            24966 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            24967 ; 221  |#elif defined(COLOR_65K)
                            24968 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            24969 ; 223  |#else
                            24970 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            24971 ; 225  |#endif
                            24972 ; 226  |    
                            24973 ; 227  |#endif // #ifndef _TYPES_H
                            24974 
                            24976 
                            24977 ; 11   |#include "project.h"
                            24978 
                            24980 
                            24981 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            24982 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            24983 ; 3    |//  Filename: project.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24984 ; 4    |//  Description: 
                            24985 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            24986 ; 6    |
                            24987 ; 7    |#if (!defined(_PROJECT_INC))
                            24988 ; 8    |#define _PROJECT_INC 1
                            24989 ; 9    |
                            24990 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            24991 ; 11   |#include "hwequ.h"
                            24992 ; 12   |#else 
                            24993 ; 13   |//include "regscodec.inc"
                            24994 ; 14   |#endif
                            24995 ; 15   |
                            24996 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            24997 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            24998 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            24999 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            25000 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            25001 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            25002 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            25003 ; 23   |
                            25004 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            25005 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            25006 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            25007 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            25008 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            25009 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            25010 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            25011 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            25012 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            25013 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            25014 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            25015 ; 35   |
                            25016 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            25017 ; 37   |// MEDIA DEFINITIONS
                            25018 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            25019 ; 39   |
                            25020 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            25021 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            25022 ; 42   |#if defined(NAND1)
                            25023 ; 43   |#define SM_INTERNAL_CHIPS 1
                            25024 ; 44   |#else 
                            25025 ; 45   |#if defined(NAND2)
                            25026 ; 46   |#define SM_INTERNAL_CHIPS 2
                            25027 ; 47   |#else 
                            25028 ; 48   |#if defined(NAND3)
                            25029 ; 49   |#define SM_INTERNAL_CHIPS 3
                            25030 ; 50   |#else 
                            25031 ; 51   |#if defined(NAND4)
                            25032 ; 52   |#define SM_INTERNAL_CHIPS 4
                            25033 ; 53   |#else 
                            25034 ; 54   |#define SM_INTERNAL_CHIPS 1
                            25035 ; 55   |#endif
                            25036 ; 56   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25037 ; 57   |#endif
                            25038 ; 58   |#endif
                            25039 ; 59   |
                            25040 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            25041 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            25042 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            25043 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            25044 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            25045 ; 65   |//*** comment out if active high ****
                            25046 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            25047 ; 67   |
                            25048 ; 68   |#if defined(SMEDIA)
                            25049 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            25050 ; 70   |#define NUM_SM_EXTERNAL 1
                            25051 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            25052 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            25053 ; 73   |#else 
                            25054 ; 74   |#if defined(MMC)
                            25055 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            25056 ; 76   |#define NUM_SM_EXTERNAL 0
                            25057 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            25058 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            25059 ; 79   |#else 
                            25060 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            25061 ; 81   |#define NUM_SM_EXTERNAL 0
                            25062 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            25063 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            25064 ; 84   |#endif
                            25065 ; 85   |#endif
                            25066 ; 86   |
                            25067 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            25068 ; 88   |// Mass Storage Class definitions
                            25069 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            25070 ; 90   |// Set to 0 if Composite Device build is desired.    
                            25071 ; 91   |#define MULTI_LUN_BUILD 1   
                            25072 ; 92   |
                            25073 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            25074 ; 94   |//  SCSI
                            25075 ; 95   |#if (MULTI_LUN_BUILD==0)
                            25076 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            25077 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            25078 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            25079 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            25080 ; 100  |  #else
                            25081 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            25082 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            25083 ; 103  |  #endif
                            25084 ; 104  |#else
                            25085 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            25086 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            25087 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            25088 ; 108  |  #else
                            25089 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            25090 ; 110  |  #endif
                            25091 ; 111  |#endif
                            25092 ; 112  |
                            25093 ; 113  |
                            25094 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            25095 ; 115  |
                            25096 ; 116  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25097 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            25098 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            25099 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            25100 ; 120  |#ifdef MMC
                            25101 ; 121  |#ifdef MTP_BUILD
                            25102 ; 122  |// --------------------
                            25103 ; 123  |// MTP and MMC
                            25104 ; 124  |// --------------------
                            25105 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            25106 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            25107 ; 127  |#else  // ifndef MTP_BUILD
                            25108 ; 128  |#ifdef STMP_BUILD_PLAYER
                            25109 ; 129  |// --------------------
                            25110 ; 130  |// Player and MMC
                            25111 ; 131  |// --------------------
                            25112 ; 132  |#else
                            25113 ; 133  |// --------------------
                            25114 ; 134  |// USBMSC and MMC
                            25115 ; 135  |// --------------------
                            25116 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            25117 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            25118 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            25119 ; 139  |#endif // ifdef MTP_BUILD
                            25120 ; 140  |#else  // ifndef MMC
                            25121 ; 141  |#ifdef MTP_BUILD
                            25122 ; 142  |// --------------------
                            25123 ; 143  |// MTP and NAND only
                            25124 ; 144  |// --------------------
                            25125 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            25126 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            25127 ; 147  |#else  // ifndef MTP_BUILD
                            25128 ; 148  |#ifdef STMP_BUILD_PLAYER
                            25129 ; 149  |// --------------------
                            25130 ; 150  |// Player and NAND only
                            25131 ; 151  |// --------------------
                            25132 ; 152  |#else
                            25133 ; 153  |// --------------------
                            25134 ; 154  |// USBMSC and NAND only
                            25135 ; 155  |// --------------------
                            25136 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            25137 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            25138 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            25139 ; 159  |#endif // ifdef MTP_BUILD
                            25140 ; 160  |#endif // ifdef MMC 
                            25141 ; 161  |
                            25142 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            25143 ; 163  |#if (defined(MTP_BUILD))
                            25144 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            25145 ; 165  |
                            25146 ; 166  |////!
                            25147 ; 167  |////! This varible holds the watchdog count for the store flush.
                            25148 ; 168  |////!
                            25149 ; 169  |///
                            25150 ; 170  |#include <types.h>
                            25151 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            25152 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            25153 ; 173  |#endif
                            25154 ; 174  |
                            25155 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            25156 ; 176  |// These are needed here for Mass Storage Class
                            25157 ; 177  |// Needs to be cleaned up
                            25158 ; 178  |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25159 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            25160 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            25161 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            25162 ; 182  |
                            25163 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            25164 ; 184  |
                            25165 ; 185  |#endif
                            25166 ; 186  |
                            25167 ; 187  |
                            25168 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            25169 ; 189  |// SmartMedia/NAND defs
                            25170 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            25171 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            25172 ; 192  |
                            25173 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            25174 ; 194  |// Sysloadresources defs
                            25175 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            25176 ; 196  |
                            25177 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            25178 ; 198  |// MMC defs
                            25179 ; 199  |#define MMC_MAX_PARTITIONS 1
                            25180 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            25181 ; 201  |
                            25182 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            25183 ; 203  |// SPI defs
                            25184 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            25185 ; 205  |
                            25186 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            25187 ; 207  |// Global media defs
                            25188 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            25189 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            25190 ; 210  |
                            25191 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            25192 ; 212  |// DO NOT CHANGE THESE!!!
                            25193 ; 213  |#define SM_MAX_PARTITIONS 4
                            25194 ; 214  |#define MAX_HANDLES 2
                            25195 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            25196 ; 216  |
                            25197 ; 217  |
                            25198 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            25199 ; 219  |// Battery LRADC Values 
                            25200 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            25201 ; 221  |// brownout trip point in mV (moved by RS)
                            25202 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            25203 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            25204 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            25205 ; 225  |//     audio recording to media.
                            25206 ; 226  |#define BATT_SAFETY_MARGIN 10
                            25207 ; 227  |
                            25208 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            25209 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            25210 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            25211 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            25212 ; 232  |
                            25213 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            25214 ; 234  |
                            25215 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            25216 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25217 ; 237  |#if (!defined(CLCD))
                            25218 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            25219 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            25220 ; 240  |#else 
                            25221 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            25222 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            25223 ; 243  |#endif
                            25224 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            25225 ; 245  |
                            25226 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            25227 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            25228 ; 248  |// See mp3 encoder overlay.
                            25229 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            25230 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            25231 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            25232 ; 252  |
                            25233 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            25234 ; 254  |// Voice recording filenames
                            25235 ; 255  |// number of digits in filename Vxxx.wav
                            25236 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            25237 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            25238 ; 258  |
                            25239 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            25240 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            25241 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            25242 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            25243 ; 263  |#if defined(DEVICE_3500)
                            25244 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            25245 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            25246 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            25247 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            25248 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            25249 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            25250 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            25251 ; 271  |
                            25252 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            25253 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            25254 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            25255 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            25256 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            25257 ; 277  |
                            25258 ; 278  |#else 
                            25259 ; 279  |// STMP3410
                            25260 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            25261 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            25262 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            25263 ; 283  |#endif
                            25264 ; 284  |
                            25265 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            25266 ; 286  |// Number of available soft timers
                            25267 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            25268 ; 288  |#if defined(SYNC_LYRICS)
                            25269 ; 289  |#define SOFT_TIMERS 10
                            25270 ; 290  |#else 
                            25271 ; 291  |#if defined(JPEG_DECODER)
                            25272 ; 292  |#define SOFT_TIMERS 10
                            25273 ; 293  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25274 ; 294  |#define SOFT_TIMERS 9
                            25275 ; 295  |#endif
                            25276 ; 296  |#endif
                            25277 ; 297  |
                            25278 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            25279 ; 299  |//  sizes
                            25280 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            25281 ; 301  |#if defined(MMC)
                            25282 ; 302  |#if defined(USE_PLAYLIST5)
                            25283 ; 303  |#define MENU_STACK_SIZE 1500
                            25284 ; 304  |#else 
                            25285 ; 305  |#define MENU_STACK_SIZE 1250
                            25286 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            25287 ; 307  |#else 
                            25288 ; 308  |#if defined(USE_PLAYLIST5)
                            25289 ; 309  |#define MENU_STACK_SIZE 1500
                            25290 ; 310  |#else 
                            25291 ; 311  |#define MENU_STACK_SIZE 1250
                            25292 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            25293 ; 313  |#endif //if @def('MMC')
                            25294 ; 314  |
                            25295 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            25296 ; 316  |// 
                            25297 ; 317  |#define STACK_L1_SIZE 750
                            25298 ; 318  |#define STACK_L2_SIZE 100
                            25299 ; 319  |#define STACK_L3_SIZE 160
                            25300 ; 320  |
                            25301 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            25302 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            25303 ; 323  |// is ok with switching code.
                            25304 ; 324  |#if defined(MTP_BUILD)
                            25305 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            25306 ; 326  |#endif
                            25307 ; 327  |
                            25308 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            25309 ; 329  |// maximum number of nested funclets 
                            25310 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            25311 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            25312 ; 332  |
                            25313 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            25314 ; 334  |//    LCD DEFINITIONS
                            25315 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            25316 ; 336  |
                            25317 ; 337  |#define SPACE_CHAR 0x000020          
                            25318 ; 338  |#define ZERO_CHAR 0x000030
                            25319 ; 339  |#define COLON_CHAR 0x00003A
                            25320 ; 340  |#define PERIOD_CHAR 0x00002E
                            25321 ; 341  |
                            25322 ; 342  |#if (defined(S6B33B0A_LCD))
                            25323 ; 343  |#define LCD_X_SIZE 128
                            25324 ; 344  |#define LCD_Y_SIZE 159
                            25325 ; 345  |#endif
                            25326 ; 346  |
                            25327 ; 347  |#if (defined(SED15XX_LCD))
                            25328 ; 348  |#define LCD_X_SIZE 128
                            25329 ; 349  |#define LCD_Y_SIZE 64
                            25330 ; 350  |#endif
                            25331 ; 351  |
                            25332 ; 352  |
                            25333 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            25334 ; 354  |//   Details on Customizing Contrast
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25335 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            25336 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            25337 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            25338 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            25339 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            25340 ; 360  |//   unless the ezact sequence is remembered.
                            25341 ; 361  |//   To find out what range your player supports: 
                            25342 ; 362  |//   change these equs to full range or comment out (full range is default)
                            25343 ; 363  |//;;;;;;
                            25344 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            25345 ; 365  |// recommended calibration using player -- uncomment 
                            25346 ; 366  |//;;;;;;
                            25347 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            25348 ; 368  |////////////////////////////
                            25349 ; 369  |#if (defined(DEMO_HW))
                            25350 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            25351 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            25352 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            25353 ; 373  |#else 
                            25354 ; 374  |
                            25355 ; 375  |#if (defined(S6B33B0A_LCD))
                            25356 ; 376  |#define LCD_MAX_CONTRAST 210
                            25357 ; 377  |#define LCD_MIN_CONTRAST 160    
                            25358 ; 378  |#endif
                            25359 ; 379  |
                            25360 ; 380  |#if (defined(SED15XX_LCD))
                            25361 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            25362 ; 382  |// Engineering board regs support range [17-37].
                            25363 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            25364 ; 384  |//   One default contrast range [24-42] works for both.
                            25365 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            25366 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            25367 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            25368 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            25369 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            25370 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            25371 ; 391  |
                            25372 ; 392  |#if (defined(NEWSHINGYIH))
                            25373 ; 393  |#define LCD_MAX_CONTRAST 250
                            25374 ; 394  |#define LCD_MIN_CONTRAST 0
                            25375 ; 395  |#else 
                            25376 ; 396  |//-----
                            25377 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            25378 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            25379 ; 399  |#define LCD_MAX_CONTRAST 250
                            25380 ; 400  |#define LCD_MIN_CONTRAST 0
                            25381 ; 401  |
                            25382 ; 402  |//=====
                            25383 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            25384 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            25385 ; 405  |//LCD_MAX_CONTRAST equ 42
                            25386 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            25387 ; 407  |
                            25388 ; 408  |#endif
                            25389 ; 409  |#endif
                            25390 ; 410  |
                            25391 ; 411  |#endif
                            25392 ; 412  |
                            25393 ; 413  |//////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25394 ; 414  |// The default value of the lcd contrast in % of range
                            25395 ; 415  |//   the default value is used when no settings.dat is available
                            25396 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            25397 ; 417  |
                            25398 ; 418  |#if (defined(S6B33B0A_LCD))
                            25399 ; 419  |// 60% of range is default value
                            25400 ; 420  |#define DEFAULT_CONTRAST 50 
                            25401 ; 421  |#endif
                            25402 ; 422  |
                            25403 ; 423  |#if (defined(SED15XX_LCD))
                            25404 ; 424  |// % of range is default value (was 60%)
                            25405 ; 425  |#define DEFAULT_CONTRAST 50 
                            25406 ; 426  |#endif
                            25407 ; 427  |
                            25408 ; 428  |
                            25409 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            25410 ; 430  |// make lower when doing calibration
                            25411 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            25412 ; 432  |
                            25413 ; 433  |
                            25414 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            25415 ; 435  |// For FFWD and RWND
                            25416 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            25417 ; 437  |#define SECONDS_TO_SKIP 1
                            25418 ; 438  |#define SECONDS_TO_SKIP1 3
                            25419 ; 439  |#define SECONDS_TO_SKIP2 6
                            25420 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            25421 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            25422 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25423 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            25424 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25425 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            25426 ; 446  |
                            25427 ; 447  |// For audible FFW/RWD
                            25428 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            25429 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            25430 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            25431 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            25432 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25433 ; 453  |#define LEVEL1_BOUNDARY 17 
                            25434 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25435 ; 455  |#define LEVEL2_BOUNDARY 33 
                            25436 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25437 ; 457  |#define LEVEL3_BOUNDARY 50 
                            25438 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            25439 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            25440 ; 460  |// Short Song Time, songs too short to play.
                            25441 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            25442 ; 462  |
                            25443 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            25444 ; 464  |// MP3 Sync Values
                            25445 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            25446 ; 466  |// # bytes to look for sync before marking it bad
                            25447 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            25448 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            25449 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            25450 ; 470  |// once we have sync'd, the isr should be called this frequently
                            25451 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            25452 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            25453 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            25454 ; 474  |
                            25455 ; 475  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25456 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            25457 ; 477  |//// Multi-Stage Volume Control Definitions
                            25458 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            25459 ; 479  |//// Use Multi-Stage Volume
                            25460 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            25461 ; 481  |
                            25462 ; 482  |//// Master Volume definitions
                            25463 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            25464 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            25465 ; 485  |
                            25466 ; 486  |//// DAC-Mode definitions
                            25467 ; 487  |//// Adjusts 0dB point
                            25468 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            25469 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            25470 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            25471 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            25472 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            25473 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            25474 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            25475 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            25476 ; 496  |
                            25477 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            25478 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            25479 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            25480 ; 500  |
                            25481 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            25482 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            25483 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            25484 ; 504  |
                            25485 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            25486 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            25487 ; 507  |
                            25488 ; 508  |
                            25489 ; 509  |//// Line In definitions (used for Line-In 1)
                            25490 ; 510  |//// 0dB point of the Line In
                            25491 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            25492 ; 512  |//// Minimum volume of Line In
                            25493 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            25494 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            25495 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            25496 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            25497 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            25498 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            25499 ; 519  |
                            25500 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            25501 ; 521  |//// 0dB point of the Line In
                            25502 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            25503 ; 523  |//// Minimum volume of Line In
                            25504 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            25505 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            25506 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            25507 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            25508 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            25509 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25510 ; 530  |
                            25511 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            25512 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            25513 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            25514 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            25515 ; 535  |
                            25516 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            25517 ; 537  |////
                            25518 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            25519 ; 539  |////
                            25520 ; 540  |///
                            25521 ; 541  |#include <types.h>
                            25522 ; 542  |extern volatile WORD g_wActivityState;
                            25523 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            25524 ; 544  |
                            25525 ; 545  |void _reentrant Init5VSense(void);
                            25526 ; 546  |void _reentrant ServiceDCDC(void);
                            25527 ; 547  |
                            25528 ; 548  |////////////////////////////////////////////////////////////////////////////
                            25529 ; 549  |//// JPEG Thumbnail Mode Setting
                            25530 ; 550  |//// number of column in thumbnail mode
                            25531 ; 551  |#define THUMBNAIL_X 2           
                            25532 ; 552  |//// number of row in  thumbnail mode
                            25533 ; 553  |#define THUMBNAIL_Y 2           
                            25534 ; 554  |//// thumbnail boundary offset x
                            25535 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            25536 ; 556  |//// thumbnail boundary offset y
                            25537 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            25538 ; 558  |
                            25539 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            25540 ; 560  |
                            25541 
                            25543 
                            25544 ; 12   |#include "messages.h"
                            25545 
                            25547 
                            25548 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            25549 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            25550 ; 3    |// Message defs
                            25551 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            25552 ; 5    |
                            25553 ; 6    |#if (!defined(MSGEQU_INC))
                            25554 ; 7    |#define MSGEQU_INC 1
                            25555 ; 8    |
                            25556 ; 9    |
                            25557 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            25558 ; 11   |
                            25559 ; 12   |
                            25560 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            25561 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            25562 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            25563 ; 16   |#define MSG_TYPE_LCD 0x030000
                            25564 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            25565 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            25566 ; 19   |#define MSG_TYPE_MENU 0x060000
                            25567 ; 20   |#define MSG_TYPE_LED 0x070000
                            25568 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            25569 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            25570 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            25571 ; 24   |// Equalizer and other effects
                            25572 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 423

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25573 ; 26   |#if (defined(USE_PLAYLIST3))
                            25574 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            25575 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            25576 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            25577 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            25578 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            25579 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            25580 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            25581 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            25582 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            25583 ; 36   |#if defined(USE_PLAYLIST5)
                            25584 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            25585 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            25586 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            25587 ; 40   |
                            25588 ; 41   |// Message Structure Offsets
                            25589 ; 42   |#define MSG_Length 0
                            25590 ; 43   |#define MSG_ID 1
                            25591 ; 44   |#define MSG_Argument1 2
                            25592 ; 45   |#define MSG_Argument2 3
                            25593 ; 46   |#define MSG_Argument3 4
                            25594 ; 47   |#define MSG_Argument4 5
                            25595 ; 48   |#define MSG_Argument5 6
                            25596 ; 49   |#define MSG_Argument6 7
                            25597 ; 50   |
                            25598 ; 51   |
                            25599 ; 52   |
                            25600 ; 53   |// LCD Message IDs
                            25601 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            25602 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            25603 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            25604 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            25605 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            25606 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            25607 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            25608 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            25609 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            25610 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            25611 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            25612 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            25613 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            25614 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            25615 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            25616 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            25617 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            25618 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            25619 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            25620 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            25621 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            25622 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            25623 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            25624 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            25625 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            25626 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            25627 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            25628 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            25629 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            25630 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            25631 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            25632 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            25633 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            25634 ; 87   |//send a NULL as Param1 to return to root frame buffer
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 424

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25635 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            25636 ; 89   |//Param1 = left
                            25637 ; 90   |//Param2 = top
                            25638 ; 91   |//Param3 = right
                            25639 ; 92   |//Param4 = bottom
                            25640 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            25641 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            25642 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            25643 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            25644 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            25645 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            25646 ; 99   |
                            25647 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            25648 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            25649 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            25650 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            25651 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            25652 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            25653 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            25654 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            25655 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            25656 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            25657 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            25658 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            25659 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            25660 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            25661 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            25662 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            25663 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            25664 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            25665 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            25666 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            25667 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            25668 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            25669 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            25670 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            25671 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            25672 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            25673 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            25674 ; 127  |
                            25675 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            25676 ; 129  |
                            25677 ; 130  |#if defined(CLCD_16BIT)
                            25678 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            25679 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            25680 ; 133  |
                            25681 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            25682 ; 135  |#else 
                            25683 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            25684 ; 137  |#endif
                            25685 ; 138  |
                            25686 ; 139  |// If you change the LCD message ID's then you must
                            25687 ; 140  |// also change the jump table in lcdapi.asm
                            25688 ; 141  |
                            25689 ; 142  |// Character LCD Message IDs
                            25690 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            25691 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            25692 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            25693 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            25694 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            25695 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            25696 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 425

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25697 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            25698 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            25699 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            25700 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            25701 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            25702 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            25703 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            25704 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            25705 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            25706 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            25707 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            25708 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            25709 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            25710 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            25711 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            25712 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            25713 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            25714 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            25715 ; 168  |// also change the jump table in lcdapi.asm
                            25716 ; 169  |
                            25717 ; 170  |// Decoder Message IDs
                            25718 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            25719 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            25720 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            25721 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            25722 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            25723 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            25724 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            25725 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            25726 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            25727 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            25728 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            25729 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            25730 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            25731 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            25732 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            25733 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            25734 ; 187  |// If you change the Decoder message ID's, then you must
                            25735 ; 188  |// also change the jump table in decoder_overlay.asm
                            25736 ; 189  |// and in dec_adpcm_overlay.asm.
                            25737 ; 190  |
                            25738 ; 191  |// Encoder Message IDs
                            25739 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            25740 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            25741 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            25742 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            25743 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            25744 ; 197  |// If you change the Encoder message ID's, then you must
                            25745 ; 198  |// also change the jump table in all encoder overlay modules.
                            25746 ; 199  |
                            25747 ; 200  |// Parser Message IDs
                            25748 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            25749 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            25750 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            25751 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            25752 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            25753 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            25754 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            25755 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            25756 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            25757 ; 210  |// If you change the Parser message ID's, then you must
                            25758 ; 211  |// also change the jump table in parser.asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 426

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25759 ; 212  |
                            25760 ; 213  |// Button Message IDs
                            25761 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            25762 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            25763 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            25764 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            25765 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            25766 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            25767 ; 220  |
                            25768 ; 221  |// Mixer Message IDs
                            25769 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            25770 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            25771 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            25772 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            25773 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            25774 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            25775 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            25776 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            25777 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            25778 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            25779 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            25780 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            25781 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            25782 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            25783 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            25784 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            25785 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            25786 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            25787 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            25788 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            25789 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            25790 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            25791 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            25792 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            25793 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            25794 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            25795 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            25796 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            25797 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            25798 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            25799 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            25800 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            25801 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            25802 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            25803 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            25804 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            25805 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            25806 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            25807 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            25808 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            25809 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            25810 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            25811 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            25812 ; 265  |// If you change the mixer message ID's then you must
                            25813 ; 266  |// also change the jump table in mixer.asm
                            25814 ; 267  |#define MIXER_ON 0
                            25815 ; 268  |#define MIXER_OFF 1
                            25816 ; 269  |
                            25817 ; 270  |
                            25818 ; 271  |// System Message IDs
                            25819 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            25820 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 427

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25821 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            25822 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            25823 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            25824 ; 277  |// If you change the system message ID's then you must
                            25825 ; 278  |// also change the jump table in systemapi.asm
                            25826 ; 279  |
                            25827 ; 280  |// Menu IDs
                            25828 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            25829 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            25830 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            25831 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            25832 ; 285  |//sub parameters for this message:
                            25833 ; 286  |#define RECORDER_START 0
                            25834 ; 287  |#define RECORDER_PAUSE 0x2000
                            25835 ; 288  |#define RECORDER_RESUME 0x4000
                            25836 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            25837 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            25838 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            25839 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            25840 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            25841 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            25842 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            25843 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            25844 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            25845 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            25846 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            25847 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            25848 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            25849 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            25850 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            25851 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            25852 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            25853 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            25854 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            25855 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            25856 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            25857 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            25858 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            25859 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            25860 ; 313  |
                            25861 ; 314  |// Note that other versions of this file have different msg equates.
                            25862 ; 315  |// If you change the system message ID's then you must
                            25863 ; 316  |// also change the jump table in all menu *.asm
                            25864 ; 317  |
                            25865 ; 318  |// LED Message IDs
                            25866 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            25867 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            25868 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            25869 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            25870 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            25871 ; 324  |// If you change the LeD message ID's then you must
                            25872 ; 325  |// also change the jump table in ledapi.asm
                            25873 ; 326  |
                            25874 ; 327  |#if (!defined(REMOVE_FM))
                            25875 ; 328  |// FM Tuner Message IDs
                            25876 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            25877 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            25878 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            25879 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            25880 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            25881 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            25882 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 428

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25883 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            25884 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            25885 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            25886 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            25887 ; 340  |//one parameter--the sensitivity in uV
                            25888 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            25889 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            25890 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            25891 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            25892 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            25893 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            25894 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            25895 ; 348  |#endif
                            25896 ; 349  |
                            25897 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            25898 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            25899 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            25900 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            25901 ; 354  |
                            25902 ; 355  |
                            25903 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            25904 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            25905 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            25906 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            25907 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            25908 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            25909 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            25910 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            25911 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            25912 ; 365  |
                            25913 ; 366  |#if (defined(USE_PLAYLIST3))
                            25914 ; 367  |// Music Library
                            25915 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            25916 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            25917 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            25918 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            25919 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            25920 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            25921 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            25922 ; 375  |
                            25923 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            25924 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            25925 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            25926 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            25927 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            25928 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            25929 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            25930 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            25931 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            25932 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            25933 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            25934 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            25935 ; 388  |
                            25936 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            25937 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            25938 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            25939 ; 392  |
                            25940 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            25941 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            25942 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            25943 ; 396  |
                            25944 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 429

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25945 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            25946 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            25947 ; 400  |
                            25948 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            25949 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            25950 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            25951 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            25952 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            25953 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            25954 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            25955 ; 408  |
                            25956 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            25957 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            25958 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            25959 ; 412  |
                            25960 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            25961 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            25962 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            25963 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            25964 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            25965 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            25966 ; 419  |
                            25967 ; 420  |#if defined(USE_PLAYLIST5)
                            25968 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            25969 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            25970 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            25971 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            25972 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            25973 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            25974 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            25975 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            25976 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            25977 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            25978 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            25979 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            25980 ; 433  |
                            25981 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            25982 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            25983 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            25984 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            25985 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            25986 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            25987 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            25988 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            25989 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            25990 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            25991 ; 444  |// Events
                            25992 ; 445  |// No event
                            25993 ; 446  |#define EVENT_NONE 0x000001   
                            25994 ; 447  |// A message has been posted
                            25995 ; 448  |#define EVENT_MESSAGE 0x000002   
                            25996 ; 449  |// Run if wait time elapsed
                            25997 ; 450  |#define EVENT_TIMER 0x000004   
                            25998 ; 451  |// Run if a button event occured
                            25999 ; 452  |#define EVENT_BUTTON 0x000008   
                            26000 ; 453  |// Run if a background event occured
                            26001 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            26002 ; 455  |// The executive should immediately repeat this module
                            26003 ; 456  |#define EVENT_REPEAT 0x000020   
                            26004 ; 457  |// Run the module's init routine
                            26005 ; 458  |#define EVENT_INIT 0x800000   
                            26006 ; 459  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 430

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26007 ; 460  |#define EVENT_NONE_BITPOS 0
                            26008 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            26009 ; 462  |#define EVENT_TIMER_BITPOS 2
                            26010 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            26011 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            26012 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            26013 ; 466  |#define EVENT_INIT_BITPOS 23
                            26014 ; 467  |
                            26015 ; 468  |// Parser Message Buffers
                            26016 ; 469  |#define ParserPlayBit 0
                            26017 ; 470  |#define ButtonPressBit 1
                            26018 ; 471  |#define ParserRwndBit 1
                            26019 ; 472  |#define ParserFfwdBit 2
                            26020 ; 473  |
                            26021 ; 474  |//NextSong Message Parameters
                            26022 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            26023 ; 476  |#define NEXT_SONG 2             
                            26024 ; 477  |// ButtonPressBit1 cleared
                            26025 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            26026 ; 479  |// ButtonPressBit1 set
                            26027 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            26028 ; 481  |// NextSong + Ffwd
                            26029 ; 482  |#define NEXT_SONG_FFWD 4          
                            26030 ; 483  |
                            26031 ; 484  |//PrevSong Message Parameters
                            26032 ; 485  |// PrevSong + Stopped
                            26033 ; 486  |#define PREV_SONG 0          
                            26034 ; 487  |// PrevSong + Play
                            26035 ; 488  |#define PREV_SONG_PLAY 1          
                            26036 ; 489  |// PrevSong + Rwnd
                            26037 ; 490  |#define PREV_SONG_RWND 2          
                            26038 ; 491  |
                            26039 ; 492  |
                            26040 ; 493  |
                            26041 ; 494  |
                            26042 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            26043 ; 496  |
                            26044 ; 497  |
                            26045 
                            26047 
                            26048 ; 13   |#include "metadata.h"
                            26049 
                            26051 
                            26052 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            26053 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            26054 ; 3    |//
                            26055 ; 4    |// Filename: metadata.h
                            26056 ; 5    |// Description:
                            26057 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            26058 ; 7    |
                            26059 ; 8    |#ifndef _METADATA_H
                            26060 ; 9    |#define _METADATA_H
                            26061 ; 10   |
                            26062 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            26063 ; 12   |// MetaData definitions
                            26064 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            26065 ; 14   |
                            26066 ; 15   |//#define MMC_CMD59       0x40|59
                            26067 ; 16   |
                            26068 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            26069 ; 18   |// Meta Data structure definitions
                            26070 ; 19   |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 431

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26071 ; 20   |
                            26072 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            26073 ; 22   |// MetaData definitions
                            26074 ; 23   |
                            26075 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            26076 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            26077 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            26078 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            26079 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            26080 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            26081 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            26082 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            26083 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            26084 ; 33   |
                            26085 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            26086 ; 35   |
                            26087 ; 36   |// VBR
                            26088 ; 37   |#define VBR_NOT_DETERMINED 0
                            26089 ; 38   |#define VBR_TRUE 1
                            26090 ; 39   |
                            26091 ; 40   |#ifndef TITLE_SIZE
                            26092 ; 41   |//#define TITLE_SIZE 30
                            26093 ; 42   |#ifndef USE_PLAYLIST3
                            26094 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            26095 ; 44   |#else
                            26096 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            26097 ; 46   |#endif
                            26098 ; 47   |#endif
                            26099 ; 48   |
                            26100 ; 49   |#ifndef ARTIST_SIZE
                            26101 ; 50   |#ifndef USE_PLAYLIST3
                            26102 ; 51   |//#define ARTIST_SIZE 30
                            26103 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            26104 ; 53   |#else
                            26105 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            26106 ; 55   |#endif
                            26107 ; 56   |#endif
                            26108 ; 57   |
                            26109 ; 58   |#ifndef ALBUM_SIZE
                            26110 ; 59   |#ifndef USE_PLAYLIST3
                            26111 ; 60   |//#define ALBUM_SIZE 30
                            26112 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            26113 ; 62   |#else
                            26114 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            26115 ; 64   |#endif
                            26116 ; 65   |#endif
                            26117 ; 66   |
                            26118 ; 67   |#ifdef USE_PLAYLIST3
                            26119 ; 68   |#ifndef GENRE_SIZE
                            26120 ; 69   |#define GENRE_SIZE 20
                            26121 ; 70   |#endif
                            26122 ; 71   |
                            26123 ; 72   |#ifndef YEAR_SIZE
                            26124 ; 73   |#define YEAR_SIZE 8
                            26125 ; 74   |#endif
                            26126 ; 75   |
                            26127 ; 76   |#ifndef TRACKNUM_SIZE
                            26128 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 432

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26129 ; 78   |#endif
                            26130 ; 79   |
                            26131 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            26132 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            26133 ; 82   |#endif
                            26134 ; 83   |
                            26135 ; 84   |#define XING_TOC_SIZE   100
                            26136 ; 85   |#if MTP_BUILD
                            26137 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            26138 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            26139 ; 88   |#define VBR_TOC_SIZE    2
                            26140 ; 89   |#else
                            26141 ; 90   |#define VBR_TOC_SIZE    200
                            26142 ; 91   |#endif
                            26143 ; 92   |
                            26144 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            26145 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            26146 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            26147 ; 96   |#ifdef USE_PLAYLIST3
                            26148 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            26149 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            26150 ; 99   |extern WORD g_wSongTrackNum;
                            26151 ; 100  |#endif
                            26152 ; 101  |
                            26153 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            26154 ; 103  |
                            26155 ; 104  |typedef struct {
                            26156 ; 105  |    WORD        iTitleBufferLength;
                            26157 ; 106  |        UCS3       *wTitle;        // Title of Song
                            26158 ; 107  |    WORD        iArtistBufferLength;
                            26159 ; 108  |    UCS3       *wArtist;
                            26160 ; 109  |    WORD        iAlbumBufferLength;
                            26161 ; 110  |    UCS3       *wAlbum;
                            26162 ; 111  |#ifdef USE_PLAYLIST3
                            26163 ; 112  |    WORD        iGenreBufferLength;
                            26164 ; 113  |    UCS3       *wGenre;
                            26165 ; 114  |    WORD        iYearBufferLength;
                            26166 ; 115  |    UCS3       *wYear;
                            26167 ; 116  |    WORD        wTrackNum;
                            26168 ; 117  |#endif
                            26169 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            26170 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            26171 ; 120  |        WORD       wNumChannels;
                            26172 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            26173 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            26174 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            26175 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            26176 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            26177 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            26178 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            26179 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            26180 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            26181 ; 130  |} FILE_META_DATA;
                            26182 ; 131  |
                            26183 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            26184 ; 133  |#define UNKNOWN_TYPE   0
                            26185 ; 134  |#define MP3_TYPE       1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 433

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26186 ; 135  |#define WMA_TYPE       2
                            26187 ; 136  |#define AAC_TYPE       4
                            26188 ; 137  |#define IMA_ADPCM_TYPE 8
                            26189 ; 138  |#define MS_ADPCM_TYPE  16
                            26190 ; 139  |#define PCM_WAV_TYPE   32
                            26191 ; 140  |#define ASF_TYPE       64
                            26192 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            26193 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            26194 ; 143  |
                            26195 ; 144  |#define SMV_ADPCM_TYPE 512
                            26196 ; 145  |
                            26197 ; 146  |
                            26198 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            26199 ; 148  |// Sample rates
                            26200 ; 149  |#ifdef WOW
                            26201 ; 150  |#define SR_48KHZ        48000
                            26202 ; 151  |#define SR_44KHZ        44100
                            26203 ; 152  |#define SR_32KHZ        32000
                            26204 ; 153  |#define SR_24KHZ        24000
                            26205 ; 154  |#define SR_22KHZ        22050
                            26206 ; 155  |#define SR_16KHZ        16000
                            26207 ; 156  |#define SR_12KHZ        12000
                            26208 ; 157  |#define SR_11KHZ        11025
                            26209 ; 158  |#define SR_8KHZ          8000
                            26210 ; 159  |#endif
                            26211 ; 160  |
                            26212 ; 161  |
                            26213 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            26214 ; 163  |// MetaData prototypes
                            26215 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            26216 ; 165  |
                            26217 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            26218 ; 167  |#ifdef USE_PLAYLIST3
                            26219 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            26220 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            26221 ; 170  |#endif
                            26222 ; 171  |
                            26223 ; 172  |#endif // #ifndef _METADATA_H
                            26224 
                            26226 
                            26227 ; 14   |
                            26228 ; 15   |
                            26229 ; 16   |// Menu message, MUST check with menus.h to avoid duplicate
                            26230 ; 17   |// Change the menu message and timer value to match your project
                            26231 ; 18   |//#define MENU_MSG_LYRICS_UPDATE                MENU_LAST_MSG_ID+8              // moved i
                                  nto msgequ.inc
                            26232 ; 19   |#define TIMER_LYRICS_UPDATE                     9
                            26233 ; 20   |/////////////////////////////////////////////////////////////////
                            26234 ; 21   |
                            26235 ; 22   |#define SLT                                     ('S'|('L'<<8)|('T'<<16))        // V2.2 fr
                                  ame identifiers
                            26236 ; 23   |#define SYLT                            ('Y'|('L'<<8)|('T'<<16))        // V2.3 and V2.4 f
                                  rame identifiers
                            26237 ; 24   |#define MAX_LYRICS_STRING       100             // Max. number of characters per lyrics in
                                  cluding terminate zero
                            26238 ; 25   |#define LYRICS_ROW_BUF_SIZE     ((LCD_X_SIZE/4)+1)
                            26239 ; 26   |
                            26240 ; 27   |// ASF Header Extension Object
                            26241 ; 28   |#define ASF_HEADER_EXTENSION_GUID_0             0xbf03b5
                            26242 ; 29   |#define ASF_HEADER_EXTENSION_GUID_1             0xa92e5f
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 434

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26243 ; 30   |#define ASF_HEADER_EXTENSION_GUID_2             0x8e11cf
                            26244 ; 31   |#define ASF_HEADER_EXTENSION_GUID_3             0xc000e3
                            26245 ; 32   |#define ASF_HEADER_EXTENSION_GUID_4             0x53200c
                            26246 ; 33   |#define ASF_HEADER_EXTENSION_GUID_5             0x000065
                            26247 ; 34   |
                            26248 ; 35   |// ASF Reserved 1
                            26249 ; 36   |#define ASF_RESERVED_1_GUID_0                   0xd3d211
                            26250 ; 37   |#define ASF_RESERVED_1_GUID_1                   0xa9baab
                            26251 ; 38   |#define ASF_RESERVED_1_GUID_2                   0x8e11cf
                            26252 ; 39   |#define ASF_RESERVED_1_GUID_3                   0xc000e6
                            26253 ; 40   |#define ASF_RESERVED_1_GUID_4                   0x53200c
                            26254 ; 41   |#define ASF_RESERVED_1_GUID_5                   0x000065
                            26255 ; 42   |
                            26256 ; 43   |// ASF Metadata Library Object
                            26257 ; 44   |#define ASF_METADATA_LIBRARY_GUID_0             0x231c94
                            26258 ; 45   |#define ASF_METADATA_LIBRARY_GUID_1             0x949844
                            26259 ; 46   |#define ASF_METADATA_LIBRARY_GUID_2             0xa149d1
                            26260 ; 47   |#define ASF_METADATA_LIBRARY_GUID_3             0x131d41
                            26261 ; 48   |#define ASF_METADATA_LIBRARY_GUID_4             0x70454e
                            26262 ; 49   |#define ASF_METADATA_LIBRARY_GUID_5             0x000054
                            26263 ; 50   |
                            26264 ; 51   |// Data structure for lyrics library
                            26265 ; 52   |typedef struct {
                            26266 ; 53   |        WORD    iTitleBufferLength;
                            26267 ; 54   |        UCS3    *wTitle;
                            26268 ; 55   |        WORD    iArtistBufferLength;
                            26269 ; 56   |        UCS3    *wArtist;
                            26270 ; 57   |        WORD    iAlbumBufferLength;
                            26271 ; 58   |        UCS3    *wAlbum;
                            26272 ; 59   |        DWORD   dwNumBytes;
                            26273 ; 60   |} LYRICS_FILE_META_DATA;
                            26274 ; 61   |
                            26275 ; 62   |// Function Prototypes
                            26276 ; 63   |RETCODE _reentrant Id3V2LyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            26277 ; 64   |RETCODE _reentrant Mp3MetaDataReadLyrics3(INT iHandle,INT iIgnored, INT *pMetaData);
                            26278 ; 65   |RETCODE _reentrant Mp3MetaDataReadLRC(INT iIgnored1,INT iIgnored2, INT *pMetaData);
                            26279 ; 66   |RETCODE _reentrant WMALyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            26280 ; 67   |RETCODE _reentrant LyricsInit(INT a, INT b, INT *c);
                            26281 ; 68   |RETCODE _reentrant LyricsStart(INT a, INT b, INT *c);
                            26282 ; 69   |RETCODE _reentrant LyricsPause(INT a, INT b, INT *c);
                            26283 ; 70   |RETCODE _reentrant LyricsGetNext(INT a, INT b, INT *c);
                            26284 ; 71   |RETCODE _reentrant LyricsStop(INT a, INT b, INT *c);
                            26285 ; 72   |RETCODE _reentrant LyricsIsValid(void);
                            26286 ; 73   |RETCODE _reentrant LyricsSkipping(INT a, INT b, INT *c);
                            26287 ; 74   |RETCODE _reentrant LyricsGetNextLyricsTime(INT a, INT b, INT *pTime);
                            26288 ; 75   |DWORD _reentrant LyricsGetFirstLyricsTime(void);
                            26289 ; 76   |
                            26290 ; 77   |extern UCS3 _X * _X     g_pSongLyrics;
                            26291 ; 78   |
                            26292 ; 79   |#endif
                            26293 
                            26295 
                            26296 ; 50   |#include "displaydrv.h"
                            26297 
                            26299 
                            26300 ; 1    |///////////////////////////////////////////////////////////////////////////////
                            26301 ; 2    |///
                            26302 ; 3    |/// Filename: displaydrv.h
                            26303 ; 4    |/// Description: Prototypes for the display driver files.
                            26304 ; 5    |///
                            26305 ; 6    |///
                            26306 ; 7    |/// Copyright (c) SigmaTel, Inc. Unpublished
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 435

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26307 ; 8    |///
                            26308 ; 9    |/// SigmaTel, Inc.
                            26309 ; 10   |/// Proprietary  Confidential
                            26310 ; 11   |///
                            26311 ; 12   |/// This source code and the algorithms implemented therein constitute
                            26312 ; 13   |/// confidential information and may comprise trade secrets of SigmaTel, Inc.
                            26313 ; 14   |/// or its associates, and any use thereof is subject to the terms and
                            26314 ; 15   |/// conditions of the Confidential Disclosure Agreement pursuant to which this
                            26315 ; 16   |/// source code was originally received.
                            26316 ; 17   |///
                            26317 ; 18   |///////////////////////////////////////////////////////////////////////////////
                            26318 ; 19   |#ifndef __DISPLAY_H
                            26319 ; 20   |#define __DISPLAY_H
                            26320 ; 21   |
                            26321 ; 22   |#include "project.h"
                            26322 
                            26324 
                            26325 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            26326 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            26327 ; 3    |//  Filename: project.inc
                            26328 ; 4    |//  Description: 
                            26329 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            26330 ; 6    |
                            26331 ; 7    |#if (!defined(_PROJECT_INC))
                            26332 ; 8    |#define _PROJECT_INC 1
                            26333 ; 9    |
                            26334 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            26335 ; 11   |#include "hwequ.h"
                            26336 ; 12   |#else 
                            26337 ; 13   |//include "regscodec.inc"
                            26338 ; 14   |#endif
                            26339 ; 15   |
                            26340 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            26341 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            26342 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            26343 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            26344 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            26345 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            26346 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            26347 ; 23   |
                            26348 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            26349 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            26350 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            26351 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            26352 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            26353 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            26354 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            26355 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            26356 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            26357 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            26358 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            26359 ; 35   |
                            26360 ; 36   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 436

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26361 ; 37   |// MEDIA DEFINITIONS
                            26362 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            26363 ; 39   |
                            26364 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            26365 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            26366 ; 42   |#if defined(NAND1)
                            26367 ; 43   |#define SM_INTERNAL_CHIPS 1
                            26368 ; 44   |#else 
                            26369 ; 45   |#if defined(NAND2)
                            26370 ; 46   |#define SM_INTERNAL_CHIPS 2
                            26371 ; 47   |#else 
                            26372 ; 48   |#if defined(NAND3)
                            26373 ; 49   |#define SM_INTERNAL_CHIPS 3
                            26374 ; 50   |#else 
                            26375 ; 51   |#if defined(NAND4)
                            26376 ; 52   |#define SM_INTERNAL_CHIPS 4
                            26377 ; 53   |#else 
                            26378 ; 54   |#define SM_INTERNAL_CHIPS 1
                            26379 ; 55   |#endif
                            26380 ; 56   |#endif
                            26381 ; 57   |#endif
                            26382 ; 58   |#endif
                            26383 ; 59   |
                            26384 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            26385 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            26386 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            26387 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            26388 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            26389 ; 65   |//*** comment out if active high ****
                            26390 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            26391 ; 67   |
                            26392 ; 68   |#if defined(SMEDIA)
                            26393 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            26394 ; 70   |#define NUM_SM_EXTERNAL 1
                            26395 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            26396 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            26397 ; 73   |#else 
                            26398 ; 74   |#if defined(MMC)
                            26399 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            26400 ; 76   |#define NUM_SM_EXTERNAL 0
                            26401 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            26402 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            26403 ; 79   |#else 
                            26404 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            26405 ; 81   |#define NUM_SM_EXTERNAL 0
                            26406 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            26407 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            26408 ; 84   |#endif
                            26409 ; 85   |#endif
                            26410 ; 86   |
                            26411 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            26412 ; 88   |// Mass Storage Class definitions
                            26413 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            26414 ; 90   |// Set to 0 if Composite Device build is desired.    
                            26415 ; 91   |#define MULTI_LUN_BUILD 1   
                            26416 ; 92   |
                            26417 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            26418 ; 94   |//  SCSI
                            26419 ; 95   |#if (MULTI_LUN_BUILD==0)
                            26420 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 437

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26421 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            26422 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            26423 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            26424 ; 100  |  #else
                            26425 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            26426 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            26427 ; 103  |  #endif
                            26428 ; 104  |#else
                            26429 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            26430 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            26431 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            26432 ; 108  |  #else
                            26433 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            26434 ; 110  |  #endif
                            26435 ; 111  |#endif
                            26436 ; 112  |
                            26437 ; 113  |
                            26438 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            26439 ; 115  |
                            26440 ; 116  |
                            26441 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            26442 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            26443 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            26444 ; 120  |#ifdef MMC
                            26445 ; 121  |#ifdef MTP_BUILD
                            26446 ; 122  |// --------------------
                            26447 ; 123  |// MTP and MMC
                            26448 ; 124  |// --------------------
                            26449 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            26450 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            26451 ; 127  |#else  // ifndef MTP_BUILD
                            26452 ; 128  |#ifdef STMP_BUILD_PLAYER
                            26453 ; 129  |// --------------------
                            26454 ; 130  |// Player and MMC
                            26455 ; 131  |// --------------------
                            26456 ; 132  |#else
                            26457 ; 133  |// --------------------
                            26458 ; 134  |// USBMSC and MMC
                            26459 ; 135  |// --------------------
                            26460 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            26461 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            26462 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            26463 ; 139  |#endif // ifdef MTP_BUILD
                            26464 ; 140  |#else  // ifndef MMC
                            26465 ; 141  |#ifdef MTP_BUILD
                            26466 ; 142  |// --------------------
                            26467 ; 143  |// MTP and NAND only
                            26468 ; 144  |// --------------------
                            26469 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            26470 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            26471 ; 147  |#else  // ifndef MTP_BUILD
                            26472 ; 148  |#ifdef STMP_BUILD_PLAYER
                            26473 ; 149  |// --------------------
                            26474 ; 150  |// Player and NAND only
                            26475 ; 151  |// --------------------
                            26476 ; 152  |#else
                            26477 ; 153  |// --------------------
                            26478 ; 154  |// USBMSC and NAND only
                            26479 ; 155  |// --------------------
                            26480 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            26481 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            26482 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 438

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26483 ; 159  |#endif // ifdef MTP_BUILD
                            26484 ; 160  |#endif // ifdef MMC 
                            26485 ; 161  |
                            26486 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            26487 ; 163  |#if (defined(MTP_BUILD))
                            26488 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            26489 ; 165  |
                            26490 ; 166  |////!
                            26491 ; 167  |////! This varible holds the watchdog count for the store flush.
                            26492 ; 168  |////!
                            26493 ; 169  |///
                            26494 ; 170  |#include <types.h>
                            26495 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            26496 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            26497 ; 173  |#endif
                            26498 ; 174  |
                            26499 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            26500 ; 176  |// These are needed here for Mass Storage Class
                            26501 ; 177  |// Needs to be cleaned up
                            26502 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            26503 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            26504 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            26505 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            26506 ; 182  |
                            26507 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            26508 ; 184  |
                            26509 ; 185  |#endif
                            26510 ; 186  |
                            26511 ; 187  |
                            26512 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            26513 ; 189  |// SmartMedia/NAND defs
                            26514 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            26515 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            26516 ; 192  |
                            26517 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            26518 ; 194  |// Sysloadresources defs
                            26519 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            26520 ; 196  |
                            26521 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            26522 ; 198  |// MMC defs
                            26523 ; 199  |#define MMC_MAX_PARTITIONS 1
                            26524 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            26525 ; 201  |
                            26526 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            26527 ; 203  |// SPI defs
                            26528 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            26529 ; 205  |
                            26530 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            26531 ; 207  |// Global media defs
                            26532 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            26533 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            26534 ; 210  |
                            26535 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            26536 ; 212  |// DO NOT CHANGE THESE!!!
                            26537 ; 213  |#define SM_MAX_PARTITIONS 4
                            26538 ; 214  |#define MAX_HANDLES 2
                            26539 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            26540 ; 216  |
                            26541 ; 217  |
                            26542 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            26543 ; 219  |// Battery LRADC Values 
                            26544 ; 220  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 439

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26545 ; 221  |// brownout trip point in mV (moved by RS)
                            26546 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            26547 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            26548 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            26549 ; 225  |//     audio recording to media.
                            26550 ; 226  |#define BATT_SAFETY_MARGIN 10
                            26551 ; 227  |
                            26552 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            26553 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            26554 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            26555 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            26556 ; 232  |
                            26557 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            26558 ; 234  |
                            26559 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            26560 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            26561 ; 237  |#if (!defined(CLCD))
                            26562 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            26563 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            26564 ; 240  |#else 
                            26565 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            26566 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            26567 ; 243  |#endif
                            26568 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            26569 ; 245  |
                            26570 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            26571 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            26572 ; 248  |// See mp3 encoder overlay.
                            26573 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            26574 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            26575 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            26576 ; 252  |
                            26577 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            26578 ; 254  |// Voice recording filenames
                            26579 ; 255  |// number of digits in filename Vxxx.wav
                            26580 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            26581 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            26582 ; 258  |
                            26583 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            26584 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            26585 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            26586 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            26587 ; 263  |#if defined(DEVICE_3500)
                            26588 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            26589 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            26590 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            26591 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            26592 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26593 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            26594 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            26595 ; 271  |
                            26596 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            26597 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            26598 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 440

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26599 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            26600 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            26601 ; 277  |
                            26602 ; 278  |#else 
                            26603 ; 279  |// STMP3410
                            26604 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            26605 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26606 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            26607 ; 283  |#endif
                            26608 ; 284  |
                            26609 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            26610 ; 286  |// Number of available soft timers
                            26611 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            26612 ; 288  |#if defined(SYNC_LYRICS)
                            26613 ; 289  |#define SOFT_TIMERS 10
                            26614 ; 290  |#else 
                            26615 ; 291  |#if defined(JPEG_DECODER)
                            26616 ; 292  |#define SOFT_TIMERS 10
                            26617 ; 293  |#else 
                            26618 ; 294  |#define SOFT_TIMERS 9
                            26619 ; 295  |#endif
                            26620 ; 296  |#endif
                            26621 ; 297  |
                            26622 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            26623 ; 299  |//  sizes
                            26624 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            26625 ; 301  |#if defined(MMC)
                            26626 ; 302  |#if defined(USE_PLAYLIST5)
                            26627 ; 303  |#define MENU_STACK_SIZE 1500
                            26628 ; 304  |#else 
                            26629 ; 305  |#define MENU_STACK_SIZE 1250
                            26630 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            26631 ; 307  |#else 
                            26632 ; 308  |#if defined(USE_PLAYLIST5)
                            26633 ; 309  |#define MENU_STACK_SIZE 1500
                            26634 ; 310  |#else 
                            26635 ; 311  |#define MENU_STACK_SIZE 1250
                            26636 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            26637 ; 313  |#endif //if @def('MMC')
                            26638 ; 314  |
                            26639 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            26640 ; 316  |// 
                            26641 ; 317  |#define STACK_L1_SIZE 750
                            26642 ; 318  |#define STACK_L2_SIZE 100
                            26643 ; 319  |#define STACK_L3_SIZE 160
                            26644 ; 320  |
                            26645 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            26646 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            26647 ; 323  |// is ok with switching code.
                            26648 ; 324  |#if defined(MTP_BUILD)
                            26649 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            26650 ; 326  |#endif
                            26651 ; 327  |
                            26652 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            26653 ; 329  |// maximum number of nested funclets 
                            26654 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            26655 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            26656 ; 332  |
                            26657 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            26658 ; 334  |//    LCD DEFINITIONS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 441

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26659 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            26660 ; 336  |
                            26661 ; 337  |#define SPACE_CHAR 0x000020          
                            26662 ; 338  |#define ZERO_CHAR 0x000030
                            26663 ; 339  |#define COLON_CHAR 0x00003A
                            26664 ; 340  |#define PERIOD_CHAR 0x00002E
                            26665 ; 341  |
                            26666 ; 342  |#if (defined(S6B33B0A_LCD))
                            26667 ; 343  |#define LCD_X_SIZE 128
                            26668 ; 344  |#define LCD_Y_SIZE 159
                            26669 ; 345  |#endif
                            26670 ; 346  |
                            26671 ; 347  |#if (defined(SED15XX_LCD))
                            26672 ; 348  |#define LCD_X_SIZE 128
                            26673 ; 349  |#define LCD_Y_SIZE 64
                            26674 ; 350  |#endif
                            26675 ; 351  |
                            26676 ; 352  |
                            26677 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            26678 ; 354  |//   Details on Customizing Contrast
                            26679 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            26680 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            26681 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            26682 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            26683 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            26684 ; 360  |//   unless the ezact sequence is remembered.
                            26685 ; 361  |//   To find out what range your player supports: 
                            26686 ; 362  |//   change these equs to full range or comment out (full range is default)
                            26687 ; 363  |//;;;;;;
                            26688 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            26689 ; 365  |// recommended calibration using player -- uncomment 
                            26690 ; 366  |//;;;;;;
                            26691 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            26692 ; 368  |////////////////////////////
                            26693 ; 369  |#if (defined(DEMO_HW))
                            26694 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            26695 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            26696 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            26697 ; 373  |#else 
                            26698 ; 374  |
                            26699 ; 375  |#if (defined(S6B33B0A_LCD))
                            26700 ; 376  |#define LCD_MAX_CONTRAST 210
                            26701 ; 377  |#define LCD_MIN_CONTRAST 160    
                            26702 ; 378  |#endif
                            26703 ; 379  |
                            26704 ; 380  |#if (defined(SED15XX_LCD))
                            26705 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            26706 ; 382  |// Engineering board regs support range [17-37].
                            26707 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            26708 ; 384  |//   One default contrast range [24-42] works for both.
                            26709 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            26710 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            26711 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            26712 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            26713 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            26714 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            26715 ; 391  |
                            26716 ; 392  |#if (defined(NEWSHINGYIH))
                            26717 ; 393  |#define LCD_MAX_CONTRAST 250
                            26718 ; 394  |#define LCD_MIN_CONTRAST 0
                            26719 ; 395  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 442

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26720 ; 396  |//-----
                            26721 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            26722 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            26723 ; 399  |#define LCD_MAX_CONTRAST 250
                            26724 ; 400  |#define LCD_MIN_CONTRAST 0
                            26725 ; 401  |
                            26726 ; 402  |//=====
                            26727 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            26728 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            26729 ; 405  |//LCD_MAX_CONTRAST equ 42
                            26730 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            26731 ; 407  |
                            26732 ; 408  |#endif
                            26733 ; 409  |#endif
                            26734 ; 410  |
                            26735 ; 411  |#endif
                            26736 ; 412  |
                            26737 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            26738 ; 414  |// The default value of the lcd contrast in % of range
                            26739 ; 415  |//   the default value is used when no settings.dat is available
                            26740 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            26741 ; 417  |
                            26742 ; 418  |#if (defined(S6B33B0A_LCD))
                            26743 ; 419  |// 60% of range is default value
                            26744 ; 420  |#define DEFAULT_CONTRAST 50 
                            26745 ; 421  |#endif
                            26746 ; 422  |
                            26747 ; 423  |#if (defined(SED15XX_LCD))
                            26748 ; 424  |// % of range is default value (was 60%)
                            26749 ; 425  |#define DEFAULT_CONTRAST 50 
                            26750 ; 426  |#endif
                            26751 ; 427  |
                            26752 ; 428  |
                            26753 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            26754 ; 430  |// make lower when doing calibration
                            26755 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            26756 ; 432  |
                            26757 ; 433  |
                            26758 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            26759 ; 435  |// For FFWD and RWND
                            26760 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            26761 ; 437  |#define SECONDS_TO_SKIP 1
                            26762 ; 438  |#define SECONDS_TO_SKIP1 3
                            26763 ; 439  |#define SECONDS_TO_SKIP2 6
                            26764 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            26765 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            26766 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26767 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            26768 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26769 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            26770 ; 446  |
                            26771 ; 447  |// For audible FFW/RWD
                            26772 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            26773 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            26774 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            26775 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            26776 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26777 ; 453  |#define LEVEL1_BOUNDARY 17 
                            26778 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26779 ; 455  |#define LEVEL2_BOUNDARY 33 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 443

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26780 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26781 ; 457  |#define LEVEL3_BOUNDARY 50 
                            26782 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            26783 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            26784 ; 460  |// Short Song Time, songs too short to play.
                            26785 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            26786 ; 462  |
                            26787 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            26788 ; 464  |// MP3 Sync Values
                            26789 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            26790 ; 466  |// # bytes to look for sync before marking it bad
                            26791 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            26792 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            26793 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            26794 ; 470  |// once we have sync'd, the isr should be called this frequently
                            26795 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            26796 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            26797 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            26798 ; 474  |
                            26799 ; 475  |
                            26800 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            26801 ; 477  |//// Multi-Stage Volume Control Definitions
                            26802 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            26803 ; 479  |//// Use Multi-Stage Volume
                            26804 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            26805 ; 481  |
                            26806 ; 482  |//// Master Volume definitions
                            26807 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            26808 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            26809 ; 485  |
                            26810 ; 486  |//// DAC-Mode definitions
                            26811 ; 487  |//// Adjusts 0dB point
                            26812 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            26813 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            26814 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            26815 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            26816 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            26817 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            26818 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            26819 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            26820 ; 496  |
                            26821 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            26822 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            26823 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            26824 ; 500  |
                            26825 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            26826 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            26827 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            26828 ; 504  |
                            26829 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            26830 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            26831 ; 507  |
                            26832 ; 508  |
                            26833 ; 509  |//// Line In definitions (used for Line-In 1)
                            26834 ; 510  |//// 0dB point of the Line In
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 444

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26835 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            26836 ; 512  |//// Minimum volume of Line In
                            26837 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            26838 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            26839 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            26840 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            26841 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            26842 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            26843 ; 519  |
                            26844 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            26845 ; 521  |//// 0dB point of the Line In
                            26846 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            26847 ; 523  |//// Minimum volume of Line In
                            26848 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            26849 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            26850 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            26851 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            26852 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            26853 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            26854 ; 530  |
                            26855 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            26856 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            26857 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            26858 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            26859 ; 535  |
                            26860 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            26861 ; 537  |////
                            26862 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            26863 ; 539  |////
                            26864 ; 540  |///
                            26865 ; 541  |#include <types.h>
                            26866 ; 542  |extern volatile WORD g_wActivityState;
                            26867 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            26868 ; 544  |
                            26869 ; 545  |void _reentrant Init5VSense(void);
                            26870 ; 546  |void _reentrant ServiceDCDC(void);
                            26871 ; 547  |
                            26872 ; 548  |////////////////////////////////////////////////////////////////////////////
                            26873 ; 549  |//// JPEG Thumbnail Mode Setting
                            26874 ; 550  |//// number of column in thumbnail mode
                            26875 ; 551  |#define THUMBNAIL_X 2           
                            26876 ; 552  |//// number of row in  thumbnail mode
                            26877 ; 553  |#define THUMBNAIL_Y 2           
                            26878 ; 554  |//// thumbnail boundary offset x
                            26879 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            26880 ; 556  |//// thumbnail boundary offset y
                            26881 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            26882 ; 558  |
                            26883 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            26884 ; 560  |
                            26885 
                            26887 
                            26888 ; 23   |
                            26889 ; 24   |#define MAX_BITMAP_SIZE 10000
                            26890 ; 25   |
                            26891 ; 26   |//comment this out to put the frame buffer in Y
                            26892 ; 27   |
                            26893 ; 28   |#ifndef LCD_X_SIZE     
                            26894 ; 29   |#define LCD_X_SIZE          98
                            26895 ; 30   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 445

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26896 ; 31   |
                            26897 ; 32   |#ifndef LCD_Y_SIZE
                            26898 ; 33   |#define LCD_Y_SIZE          64
                            26899 ; 34   |#endif
                            26900 ; 35   |
                            26901 ; 36   |#define BITMAP_MEMORY_SPACE TARGET_MEM_Y
                            26902 ; 37   |
                            26903 ; 38   |typedef union
                            26904 ; 39   |{
                            26905 ; 40   |    struct
                            26906 ; 41   |    {
                            26907 ; 42   |        INT m_Resource:21;
                            26908 ; 43   |        INT m_Type :3;
                            26909 ; 44   |    } Complex;
                            26910 ; 45   |    WORD I;
                            26911 ; 46   |} COMPLEX_RESOURCE;
                            26912 ; 47   |
                            26913 ; 48   |#define RESOURCE_TYPE_SIMPLE    0
                            26914 ; 49   |#define RESOURCE_TYPE_NESTED    1
                            26915 ; 50   |#define RESOURCE_TYPE_UNICODE   2
                            26916 ; 51   |
                            26917 ; 52   |
                            26918 ; 53   |typedef struct 
                            26919 ; 54   |{
                            26920 ; 55   |    INT m_iMaskLeft;
                            26921 ; 56   |    INT m_iMaskTop;
                            26922 ; 57   |    INT m_iMaskRight;
                            26923 ; 58   |    INT m_iMaskBottom;
                            26924 ; 59   |}   MASK;
                            26925 ; 60   |
                            26926 ; 61   |typedef struct 
                            26927 ; 62   |{
                            26928 ; 63   |    INT m_iWidth;
                            26929 ; 64   |    INT m_iHeight;
                            26930 ; 65   |    WORD m_wBitmap[MAX_BITMAP_SIZE];
                            26931 ; 66   |} BITMAP;
                            26932 ; 67   |
                            26933 ; 68   |
                            26934 ; 69   |typedef struct 
                            26935 ; 70   |{
                            26936 ; 71   |    INT m_iWidth;
                            26937 ; 72   |    INT m_iHeight;
                            26938 ; 73   |} BITMAPHEADER;
                            26939 ; 74   |
                            26940 ; 75   |#define DISPLAY_NORMAL  0
                            26941 ; 76   |#define DISPLAY_INVERT  1
                            26942 ; 77   |#define DISPLAY_CLEAR   2 
                            26943 ; 78   |
                            26944 ; 79   |void _reentrant DisplayInit(void);
                            26945 
                            26952 
                            26953 ; 80   |
                            26954 ; 81   |
                            26955 ; 82   |_reentrant void DisplayHandleMessage(Message *);
                            26956 ; 83   |
                            26957 ; 84   |_reentrant void DisplayUpdateDisplay(void);
                            26958 ; 85   |
                            26959 ; 86   |_reentrant void DisplayClearRange           (INT  x,INT  y,WORD cx         ,WORD cy    );
                            26960 ; 87   |_reentrant void DisplayPrintBitmapResource  (INT  x,INT  y,WORD wResource  ,INT bInvert);
                            26961 ; 88   |_reentrant void DisplayPrintStringResource  (INT  x,INT  y,WORD wResource  ,INT bInvert);
                            26962 ; 89   |_reentrant void DisplayPrintStringAddress   (INT  x,INT  y,void *pAddress  ,INT bInvert);
                            26963 ; 90   |_reentrant void DisplaySetFont(INT);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 446

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26964 ; 91   |_reentrant void DisplayPrintBitmapAddress(INT x,INT y,BITMAP *pBitmap,INT bInvert);
                            26965 
                            26972 
                            26973 ; 92   |_reentrant void DisplayPrintStringAddressUnicode   (INT x,INT y,void *pAddress ,INT bInver
                                  t);
                            26974 ; 93   |_reentrant void DisplayPrintStringResourceUnicode  (INT x,INT y,WORD wResource,INT bInvert
                                  );
                            26975 ; 94   |_reentrant void DisplayPrintNumber  (INT x,INT y,INT iNumber    ,INT iDigits    ,INT iFill
                                  er    ,INT bInvert);
                            26976 ; 95   |_reentrant void DisplayPrintTime    (INT x,INT y,INT iMinutes   ,INT iSeconds             
                                        ,INT bInvert);
                            26977 ; 96   |_reentrant void DisplayPrintLongTime(INT x,INT y,INT iHours     ,INT iMinutes   ,INT iSeco
                                  nds   ,INT bInvert);
                            26978 ; 97   |_reentrant void DisplaySetFont(INT iFont);
                            26979 ; 98   |_reentrant int DisplayPrintCharUnicode   (INT  x,INT y,WORD wChar,INT bInvert);
                            26980 ; 99   |
                            26981 ; 100  |
                            26982 ; 101  |#endif
                            26983 
                            26985 
                            26986 ; 51   |#include "font.h"
                            26987 
                            26989 
                            26990 ; 1    |#ifndef __FONT_H
                            26991 ; 2    |#define __FONT_H
                            26992 ; 3    |
                            26993 ; 4    |_reentrant INT GetTextWidthAddressUnicode(WORD *pUnicodeString);
                            26994 ; 5    |_reentrant INT GetTextWidthResourceUnicode(WORD wResource);
                            26995 ; 6    |_reentrant INT GetTextWidthAddressDBCS(_packed unsigned char *pDBCSString);
                            26996 ; 7    |_reentrant INT GetTextWidthResourceDBCS(WORD wResource);
                            26997 ; 8    |
                            26998 ; 9    |#endif
                            26999 
                            27001 
                            27002 ; 52   |
                            27003 ; 53   |#define LYRICS_DISPLAY_THRESHOLD        1500
                            27004 ; 54   |
                            27005 ; 55   |extern void _reentrant LyricsSetTimer(WORD wPeriod);
                            27006 ; 56   |_asmfunc void strcpyDstYSrcX(UCS3 _Y * _Y pDest, UCS3 _X * _X pSource);
                            27007 ; 57   |
                            27008 ; 58   |_asmfunc LONG Mp3DecGetSongPos(void);
                            27009 ; 59   |extern LONG     Mp3DecoderStartFrameFilePosition;
                            27010 ; 60   |extern WORD g_wBitRateFound;
                            27011 ; 61   |extern WORD g_wAccumulatedMSecs;
                            27012 ; 62   |extern WORD g_wAccumulatedSecs;
                            27013 ; 63   |extern WORD     g_wVBRSignature;
                            27014 ; 64   |
                            27015 ; 65   |static _reentrant DWORD LyricsGetCurrentTimeInMs(void)  {
                            27016 
P:0000                      27017         org     p,".ptextmusicmenu_extra":
                            27021 FLyricsGetCurrentTimeInMs:
P:0000 055F7C         2    227022         movec   ssh,y:(r7)+
                            27029 
                            27030 ; 66   |        DWORD   dwCurrentBytePointer;
                            27031 ; 67   |        DWORD   dwMilliSeconds;
                            27032 ; 68   |
                            27033 ; 69   |        if (g_iSongType == MP3_TYPE) {
                            27034 
P:0001 5FF000 rrrrrr  3    527036         move    y:Fg_iSongType,b
P:0003 46F400 000001  3    827037         move    #>1,y0
P:0005 2B0000         2   1027038         move    #0,b2
P:0006 20005D         2   1227039         cmp     y0,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 447

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0007 0AF0A2 rrrrrr  6   1827040         jne     L5
                            27041 
                            27042 ; 70   |                if (g_wVBRSignature) {
                            27043 
P:0009 5FF000 rrrrrr  3   2127045         move    y:Fg_wVBRSignature,b
P:000B 2B0000         2   2327046         move    #0,b2
P:000C 20000B         2   2527047         tst     b
P:000D 0AF0AA rrrrrr  6   3127048         jeq     L3
                            27049 
                            27050 ; 71   |                        dwMilliSeconds = (DWORD)g_wAccumulatedSecs * 1000;
                            27051 
P:000F 4CF000 rrrrrr  3   3427053         move    y:Fg_wAccumulatedSecs,x0
P:0011 250000         2   3627054         move    #0,x1
P:0012 270000         2   3827055         move    #0,y1
P:0013 46F400 0003E8  3   4127056         move    #1000,y0
P:0015 0040F8         2   4327057         ori     #$40,mr
P:0016 000000         2   4527058         nop
P:0017 2000D8         2   4727059         mpy     y0,x0,b
P:0018 2128EA         2   4927060         mac     x1,y0,b b0,a0
P:0019 2000CA         2   5127061         mac     x0,y1,b
P:001A 00BFB8         2   5327062         andi    #$BF,mr
P:001B 212C00         2   5527063         move    b0,a1
P:001C 21AA00         2   5727064         move    b1,a2
P:001D 200022         2   5927065         asr     a
                            27067 
                            27068 ; 72   |                        dwMilliSeconds += g_wAccumulatedMSecs;
                            27069 
P:001E 4CF000 rrrrrr  3   6227071         move    y:Fg_wAccumulatedMSecs,x0
P:0020 200020         2   6427072         add     x,a
                            27073 
                            27074 ; 73   |                } else {
                            27075 
P:0021 0AF080 rrrrrr  6   7027077         jmp     L7
                            27078 
                            27079 ; 74   |                        dwCurrentBytePointer = Mp3DecGetSongPos();
                            27080 
P:0023 0BF080 rrrrrr  6   7627082 L3:     jsr     Mp3DecGetSongPos
P:0025 200009         2   7827084         tfr     a,b
                            27086 
                            27087 ; 75   |                        if (dwCurrentBytePointer >= Mp3DecoderStartFrameFilePosition)
                            27088 
P:0026 4EF000 rrrrrr  3   8127090         move    y:FMp3DecoderStartFrameFilePosition,y0
P:0028 4FF000 rrrrrr  3   8427091         move    y:FMp3DecoderStartFrameFilePosition+1,y1
P:002A 200071         2   8627092         tfr     y1,a
P:002B 20C800         2   8827093         move    y0,a0
P:002C 2A0000         2   9027094         move    #0,a2
P:002D 20000D         2   9227095         cmp     a,b
P:002E 0AF0A9 rrrrrr  6   9827096         jlt     L4
                            27097 
                            27098 ; 76   |                                dwCurrentBytePointer -= Mp3DecoderStartFrameFilePosition;
                            27099 
P:0030 20003C         2  10027101         sub     y,b
                            27102 
                            27103 ; 77   |                        dwMilliSeconds = (dwCurrentBytePointer * 8) / g_wBitRateFound;
                            27104 
P:0031 060380 rrrrrr  6  10627106 L4:     do      #3,L8
P:0033 20003A         2  10827108         asl     b
P:0034 000000         2  11027109         nop
                         (4)27110 L8:
P:0035 4EF000 rrrrrr  3  11327113         move    y:Fg_wBitRateFound,y0
P:0037 270000         2  11527114         move    #0,y1
P:0038 200001         2  11727115         tfr     b,a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 448

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0039 0BF080 rrrrrr  6  12327116         jsr     Rdiv_ululul
                            27118 
                            27119 ; 78   |                }
                            27120 ; 79   |        } else {
                            27121 
P:003B 0AF080 rrrrrr  6  12927123         jmp     L7
                            27124 
                            27125 ; 80   |                // Calculated by current minutes and seconds
                            27126 ; 81   |                dwMilliSeconds = (g_wSongCurrentMinutes * 60 + g_wSongCurrentSeconds) * 10
                                  00;
                            27127 
P:003D 58F000 rrrrrr  3  13227129 L5:     move    y:Fg_wSongCurrentSeconds,a0
P:003F 4FF000 rrrrrr  3  13527131         move    y:Fg_wSongCurrentMinutes,y1
P:0041 45F400 00003C  3  13827132         move    #>$3C,x1
P:0043 200032         2  14027133         asl     a
P:0044 2000F2         2  14227134         mac     y1,x1,a
P:0045 200022         2  14427135         asr     a
P:0046 210600         2  14627136         move    a0,y0
P:0047 47F400 0003E8  3  14927137         move    #1000,y1
P:0049 2000B0         2  15127138         mpy     y0,y1,a
P:004A 200022         2  15327139         asr     a
P:004B 2C0000         2  15527140         move    #0,a1
                            27142 
                            27143 ; 82   |        }
                            27144 
                            27146 L7:
                            27147 
                            27148 ; 83   |
                            27149 ; 84   |        return dwMilliSeconds;
                            27150 ; 85   |}
                            27151 
P:004C 05FF7C         4  15927153         movec   y:-(r7),ssh
P:004D 000000         2  16127156         nop
P:004E 00000C         4  16527157         rts
                            27160 
                            27161 ; 86   |
                            27162 ; 87   |_reentrant int DisplaySongLyrics( int bDisplay, int iIgnored2, int *pPtr)
                            27163 ; 88   |{
                            27164 
                            27171 FDisplaySongLyrics:
P:004F 055F7C         2  16727172         movec   ssh,y:(r7)+
P:0050 3F8C00         2  16927175         move    #140,n7
P:0051 000000         2  17127176         nop
P:0052 204F00         2  17327177         move    (r7)+n7
                            27213 
                            27214 ; 89   |        extern _reentrant BITMAP *  GetUnicodeCharacterBitmap(WORD c);
                            27215 ; 90   |        WORD len, dst, last_src, src, y, last_dst, width;
                            27216 ; 91   |        WORD ch;
                            27217 ; 92   |        BITMAP *pBITMAP;
                            27218 ; 93   |        UCS3 DisplayBuf[MAX_LYRICS_STRING];
                            27219 ; 94   |        UCS3 RowBuf[LYRICS_ROW_BUF_SIZE];
                            27220 ; 95   |        DWORD   dwSongElapsedTime, dwFirstLyricsTime;
                            27221 ; 96   |#ifdef CLCD
                            27222 ; 97   |        INT             iBitmapWidth;
                            27223 ; 98   |        UCS3    wStringBuf[2];
                            27224 ; 99   |#endif
                            27225 ; 100  |    iIgnored2;//to prevent the "parameter not used" warning
                            27226 ; 101  |    pPtr;
                            27227 ; 102  |
                            27228 ; 103  |    if(bDisplay)
                            27229 
P:0053 200003         2  17527231         tst     a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 449

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0054 0AF0AA rrrrrr  6  18127232         jeq     L108
                            27233 
                            27234 ; 104  |    {
                            27235 ; 105  |                if (LyricsIsValid() == TRUE && g_iPlayerState == DECODER_PLAYING)       {
                            27236 
P:0056 0BF080 rrrrrr  6  18727238         jsr     FLyricsIsValid
P:0058 47F400 000001  3  19027242         move    #>1,y1
P:005A 200075         2  19227243         cmp     y1,a
P:005B 0AF0A2 rrrrrr  6  19827244         jne     L108
P:005D 57F000 rrrrrr  3  20127245         move    x:Fg_iPlayerState,b
P:005F 46F400 001000  3  20427246         move    #$1000,y0
P:0061 20005D         2  20627247         cmp     y0,b
P:0062 0AF0A2 rrrrrr  6  21227248         jne     L108
                            27249 
                            27250 ; 106  |                        // Check whether this lyrics should be updated or not
                            27251 ; 107  |                        dwSongElapsedTime = LyricsGetCurrentTimeInMs();
                            27252 
P:0064 0BF080 rrrrrr  6  21827254         jsr     FLyricsGetCurrentTimeInMs
P:0066 77F400 FFFFF9  3  22127255         move    #-7,n7
P:0068 205F00         2  22327256         move    (r7)+
P:0069 5C6F00         4  22727258         move    a1,y:(r7+n7)
P:006A 205700         2  22927259         move    (r7)-
P:006B 586F00         4  23327261         move    a0,y:(r7+n7)
                            27263 
                            27264 ; 108  |                        dwFirstLyricsTime = LyricsGetFirstLyricsTime();
                            27265 
P:006C 0BF080 rrrrrr  6  23927267         jsr     FLyricsGetFirstLyricsTime
                            27269 
                            27270 ; 109  |                        if (dwFirstLyricsTime > dwSongElapsedTime) {
                            27271 
P:006E 77F400 FFFFF9  3  24227273         move    #-7,n7
P:0070 205F00         2  24427274         move    (r7)+
P:0071 5FEF00         4  24827276         move    y:(r7+n7),b
P:0072 205700         2  25027277         move    (r7)-
P:0073 59EF00         4  25427279         move    y:(r7+n7),b0
P:0074 2B0000         2  25627280         move    #0,b2
P:0075 2A0000         2  25827281         move    #0,a2
P:0076 200005         2  26027282         cmp     b,a
P:0077 0AF0AF rrrrrr  6  26627285         jle     L77
                            27286 
                            27287 ; 110  |                                if ((dwFirstLyricsTime - dwSongElapsedTime) >= LYRICS_DISP
                                  LAY_THRESHOLD) {
                            27288 
P:0079 200014         2  26827290         sub     b,a
P:007A 20001B         2  27027292         clr     b   
P:007B 51F400 0005DC  3  27327293         move    #1500,b0
P:007D 2A0000         2  27527294         move    #0,a2
P:007E 200005         2  27727295         cmp     b,a
P:007F 0AF0A1 rrrrrr  6  28327297         jge     L105
                            27298 
                            27299 ; 111  |                                        LyricsSetTimer(dwFirstLyricsTime - dwSongElapsedTi
                                  me);
                            27300 ; 112  |                                        return FALSE;
                            27301 ; 113  |                                }
                            27302 ; 114  |                        }
                            27303 ; 115  |
                            27304 ; 116  |                        // Copy the string for display
                            27305 ; 117  |                        strcpyDstYSrcX(DisplayBuf, g_pSongLyrics);
                            27306 
P:0081 77F400 FFFF95  3  28627308 L77:    move    #-107,n7
P:0083 000000         2  28827309         nop
P:0084 044F16         4  29227310         lua     (r7)+n7,r6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 450

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0085 64F000 rrrrrr  3  29527311         move    x:Fg_pSongLyrics,r4
P:0087 22D000         2  29727312         move    r6,r0
P:0088 0BF080 rrrrrr  6  30327313         jsr     strcpyDstYSrcX
                            27314 
                            27315 ; 118  |                        // Get next lyrics and set timer according to the time stamp.
                            27316 ; 119  |                        if (g_iSeeking == 0)
                            27317 
P:008A 57F000 rrrrrr  3  30627319         move    x:Fg_iSeeking,b
P:008C 20000B         2  30827320         tst     b
P:008D 0AF0A2 rrrrrr  6  31427321         jne     L78
                            27322 
                            27323 ; 120  |                                SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsGetNext,0,0
                                  ,0);
                            27324 
P:008F 240000         2  31627326         move    #0,x0
P:0090 20001B         2  31827327         clr     b   
P:0091 340000         2  32027328         move    #0,r4
P:0092 60F400 rrrrrr  3  32327329         move    #FLyricsGetNext,r0
P:0094 0AF080 rrrrrr  6  32927330         jmp     L79
                            27331 
                            27332 ; 121  |                        else
                            27333 ; 122  |                                SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsSkipping,0,
                                  0,0);
                            27334 
P:0096 240000         2  33127336 L78:    move    #0,x0
P:0097 20001B         2  33327337         clr     b   
P:0098 340000         2  33527338         move    #0,r4
P:0099 60F400 rrrrrr  3  33827339         move    #FLyricsSkipping,r0
P:009B 56F400 0001F1  3  34127340 L79:    move    #$1F1,a
P:009D 0BF080 rrrrrr  6  34727341         jsr     SysCallFunction
                            27342 
                            27343 ; 123  |                        // Display lyrics and wrap text
                            27344 ; 124  |                        SysPostMessage(6,LCD_CLEAR_RANGE,LYRICS_DISPLAY_X_POS,LYRICS_DISPL
                                  AY_Y_POS,LCD_SIZE_X,LYRICS_DISPLAY_HEIGHT*3);
                            27345 
P:009F 2D8000         2  34927347         move    #$80,b1
P:00A0 200013         2  35127348         clr     a   
P:00A1 44F400 000010  3  35427349         move    #>16,x0
P:00A3 291E00         2  35627350         move    #30,b0
P:00A4 595F00         2  35827351         move    b0,y:(r7)+
P:00A5 5D5F00         2  36027353         move    b1,y:(r7)+
P:00A6 4C5F00         2  36227355         move    x0,y:(r7)+
P:00A7 5E5F00         2  36427357         move    a,y:(r7)+
P:00A8 260300         2  36627359         move    #<3,y0
P:00A9 4E5F00         2  36827360         move    y0,y:(r7)+
P:00AA 290600         2  37027362         move    #6,b0
P:00AB 595F00         2  37227363         move    b0,y:(r7)+
P:00AC 0BF080 rrrrrr  6  37827365         jsr     FSysPostMessage
P:00AE 3F0600         2  38027366         move    #6,n7
P:00AF 000000         2  38227367         nop
P:00B0 204700         2  38427368         move    (r7)-n7
P:00B1 77F400 FFFF95  3  38727370         move    #-107,n7
P:00B3 000000         2  38927371         nop
P:00B4 044F10         4  39327372         lua     (r7)+n7,r0
                            27373 
                            27374 ; 125  |                        len = strlen(DisplayBuf);
                            27375 
P:00B5 0BF080 rrrrrr  6  39927377         jsr     strlen
P:00B7 77F400 FFFFF9  3  40227378         move    #-7,n7
P:00B9 000000         2  40427379         nop
P:00BA 5E6F00         4  40827380         move    a,y:(r7+n7)
                            27382 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 451

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27383 ; 126  |                        width = 0;
                            27384 
P:00BB 20001B         2  41027386         clr     b   
P:00BC 260000         2  41227387         move    #0,y0
P:00BD 77F400 FFFFFA  3  41527389         move    #-6,n7
P:00BF 000000         2  41727390         nop
P:00C0 4E6F00         4  42127391         move    y0,y:(r7+n7)
                            27394 
                            27395 ; 127  |                        dst = 0;
                            27396 
P:00C1 77F400 FFFFFB  3  42427398         move    #-5,n7
P:00C3 000000         2  42627399         nop
P:00C4 5F6F00         4  43027400         move    b,y:(r7+n7)
                            27402 
                            27403 ; 128  |                        y = 0;
                            27404 
P:00C5 77F400 FFFFFC  3  43327406         move    #-4,n7
P:00C7 000000         2  43527407         nop
P:00C8 5F6F00         4  43927408         move    b,y:(r7+n7)
                            27410 
                            27411 ; 129  |                        last_src = 0;
                            27412 
P:00C9 77F400 FFFFFD  3  44227414         move    #-3,n7
P:00CB 000000         2  44427415         nop
P:00CC 5F6F00         4  44827416         move    b,y:(r7+n7)
                            27418 
                            27419 ; 130  |                        last_dst = 0;
                            27420 ; 131  |#ifdef CLCD
                            27421 ; 132  |                        wStringBuf[1] = 0;
                            27422 ; 133  |#endif
                            27423 ; 134  |                        for (src = 0; src <= len;)      {
                            27424 
P:00CD 250000         2  45027426         move    #0,x1
P:00CE 77F400 FFFFFE  3  45327428         move    #-2,n7
P:00D0 000000         2  45527429         nop
P:00D1 4D6F00         4  45927430         move    x1,y:(r7+n7)
P:00D2 47F400 000020  3  46227433         move    #>$20,y1
P:00D4 45F400 00000D  3  46527434         move    #>13,x1
P:00D6 77F400 FFFF74  3  46827435         move    #-140,n7
P:00D8 000000         2  47027436         nop
P:00D9 044F16         4  47427437         lua     (r7)+n7,r6
P:00DA 0AF080 rrrrrr  6  48027438         jmp     L102
                            27439 
                            27440 ; 135  |                                do      {
                            27441 
                            27443 L80:
                            27444 L81:
                            27445 L82:
                            27446 
                            27447 ; 136  |                                        ch = DisplayBuf[src++];
                            27448 
P:00DC 77F400 FFFFFE  3  48327450 L83:    move    #-2,n7
P:00DE 000000         2  48527451         nop
P:00DF 5FEF00         4  48927452         move    y:(r7+n7),b
P:00E0 21BD00         2  49127453         move    b1,n5
P:00E1 77F400 FFFF95  3  49427454         move    #-107,n7
P:00E3 000000         2  49627455         nop
P:00E4 044F15         4  50027456         lua     (r7)+n7,r5
P:00E5 000000         2  50227457         nop
P:00E6 204D00         2  50427458         move    (r5)+n5
P:00E7 4EE500         2  50627459         move    y:(r5),y0
P:00E8 045FA0         2  50827460         movec   m0,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 452

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00E9 000000         2  51027461         nop
P:00EA 4E6F00         4  51427462         move    y0,y:(r7+n7)
P:00EB 77F400 FFFFFE  3  51727464         move    #-2,n7
P:00ED 000000         2  51927465         nop
P:00EE 5EEF00         4  52327466         move    y:(r7+n7),a
P:00EF 57F400 000001  3  52627467         move    #>1,b
P:00F1 200010         2  52827468         add     b,a
P:00F2 218F00         2  53027471         move    a1,b
                            27474 
                            27475 ; 137  |                                        if (src > len)
                            27476 
P:00F3 77F400 FFFFF9  3  53327478         move    #-7,n7
P:00F5 000000         2  53527479         nop
P:00F6 5EEF00         4  53927480         move    y:(r7+n7),a
P:00F7 77F400 FFFFFE  3  54227481         move    #-2,n7
P:00F9 000000         2  54427482         nop
P:00FA 5D6F00         4  54827483         move    b1,y:(r7+n7)
P:00FB 2A0000         2  55027484         move    #0,a2
P:00FC 2B0000         2  55227485         move    #0,b2
P:00FD 20000D         2  55427486         cmp     a,b
P:00FE 0AF0A7 rrrrrr  6  56027489         jgt     L85
                            27490 
                            27491 ; 138  |                                                break;
                            27492 ; 139  |                                }while(ch == 0xa || ((dst == 0) && ((ch == 0x20) || ch == 
                                  0xd)));// Skip return and 1st space
                            27493 
P:0100 57F400 00000A  3  56327495         move    #>10,b
P:0102 045FA0         2  56527496         movec   m0,n7
P:0103 000000         2  56727497         nop
P:0104 5EEF00         4  57127498         move    y:(r7+n7),a
P:0105 2A0000         2  57327499         move    #0,a2
P:0106 200005         2  57527500         cmp     b,a
P:0107 0AF0AA rrrrrr  6  58127501         jeq     L83
P:0109 77F400 FFFFFB  3  58427502         move    #-5,n7
P:010B 000000         2  58627503         nop
P:010C 5FEF00         4  59027504         move    y:(r7+n7),b
P:010D 2B0000         2  59227505         move    #0,b2
P:010E 20000B         2  59427506         tst     b
P:010F 0AF0A2 rrrrrr  6  60027507         jne     L85
P:0111 045FA0         2  60227508         movec   m0,n7
P:0112 000000         2  60427509         nop
P:0113 5FEF00         4  60827510         move    y:(r7+n7),b
P:0114 2B0000         2  61027511         move    #0,b2
P:0115 20007D         2  61227512         cmp     y1,b
P:0116 0AF0AA rrrrrr  6  61827513         jeq     L82
P:0118 20006D         2  62027514         cmp     x1,b
P:0119 0AF0AA rrrrrr  6  62627515         jeq     L81
                            27516 
                            27517 ; 140  |                                if (ch == 0x20 || ch == '(' || ch == '[' || ch == '-' || c
                                  h == 0xd || ch > 0xFF)  {
                            27518 
P:011B 045FA0         2  62827520 L85:    movec   m0,n7
P:011C 000000         2  63027521         nop
P:011D 5FEF00         4  63427522         move    y:(r7+n7),b
P:011E 2B0000         2  63627523         move    #0,b2
P:011F 20007D         2  63827524         cmp     y1,b
P:0120 0AF0AA rrrrrr  6  64427525         jeq     L90
P:0122 46F400 000028  3  64727526         move    #>40,y0
P:0124 20005D         2  64927527         cmp     y0,b
P:0125 0AF0AA rrrrrr  6  65527528         jeq     L90
P:0127 57F400 00005B  3  65827529         move    #>91,b
P:0129 5EEF00         4  66227530         move    y:(r7+n7),a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 453

M:ADDR CODE           CYCLES LINE SOURCELINE
P:012A 2A0000         2  66427531         move    #0,a2
P:012B 200005         2  66627532         cmp     b,a
P:012C 0AF0AA rrrrrr  6  67227533         jeq     L90
P:012E 46F400 00002D  3  67527534         move    #>45,y0
P:0130 200009         2  67727535         tfr     a,b
P:0131 2B0000         2  67927536         move    #0,b2
P:0132 20005D         2  68127537         cmp     y0,b
P:0133 0AF0AA rrrrrr  6  68727538         jeq     L90
P:0135 200009         2  68927539         tfr     a,b
P:0136 2B0000         2  69127540         move    #0,b2
P:0137 20006D         2  69327541         cmp     x1,b
P:0138 0AF0AA rrrrrr  6  69927542         jeq     L90
P:013A 57F400 0000FF  3  70227543         move    #>$FF,b
P:013C 200005         2  70427544         cmp     b,a
P:013D 0AF0AF rrrrrr  6  71027545         jle     L91
                            27546 
                            27547 ; 141  |                                        last_src = src - 1;             // Point to space 
                                  character
                            27548 
P:013F 77F400 FFFFFE  3  71327550 L90:    move    #-2,n7
P:0141 000000         2  71527551         nop
P:0142 5FEF00         4  71927552         move    y:(r7+n7),b
P:0143 46F400 000001  3  72227553         move    #>1,y0
P:0145 20005C         2  72427554         sub     y0,b
P:0146 77F400 FFFFFD  3  72727555         move    #-3,n7
P:0148 000000         2  72927556         nop
P:0149 5D6F00         4  73327557         move    b1,y:(r7+n7)
                            27558 
                            27559 ; 142  |                                        last_dst = dst;
                            27560 ; 143  |                                }
                            27561 
P:014A 77F400 FFFFFB  3  73627563 L91:    move    #-5,n7
P:014C 000000         2  73827564         nop
P:014D 4EEF00         4  74227565         move    y:(r7+n7),y0
                            27568 
                            27569 ; 144  |                                if (ch != 0xd)  {
                            27570 
P:014E 045FA0         2  74427572         movec   m0,n7
P:014F 000000         2  74627573         nop
P:0150 5FEF00         4  75027574         move    y:(r7+n7),b
P:0151 2B0000         2  75227575         move    #0,b2
P:0152 20006D         2  75427576         cmp     x1,b
P:0153 0AF0AA rrrrrr  6  76027577         jeq     L93
                            27580 
                            27581 ; 145  |                                        if (ch != 0xa)  {
                            27582 
P:0155 57F400 00000A  3  76327584         move    #>10,b
P:0157 5EEF00         4  76727585         move    y:(r7+n7),a
P:0158 2A0000         2  76927586         move    #0,a2
P:0159 200005         2  77127587         cmp     b,a
P:015A 0AF0AA rrrrrr  6  77727588         jeq     L92
                            27589 
                            27590 ; 146  |#ifdef CLCD
                            27591 ; 147  |                                                wStringBuf[0] = ch;
                            27592 ; 148  |                                                width += GetTextWidthAddressUnicode(wStrin
                                  gBuf);
                            27593 ; 149  |#else
                            27594 ; 150  |                                                pBITMAP = GetUnicodeCharacterBitmap(ch);
                            27595 
P:015C 0BF080 rrrrrr  6  78327597         jsr     FGetUnicodeCharacterBitmap
                            27599 
                            27600 ; 151  |                                                width += pBITMAP->m_iWidth;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 454

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27601 
P:015E 4EE000         2  78527603         move    y:(r0),y0
P:015F 77F400 FFFFFA  3  78827604         move    #-6,n7
P:0161 000000         2  79027605         nop
P:0162 5FEF00         4  79427606         move    y:(r7+n7),b
P:0163 200058         2  79627607         add     y0,b
P:0164 5D6F00         4  80027610         move    b1,y:(r7+n7)
                            27613 
                            27614 ; 152  |#endif
                            27615 ; 153  |                                        }
                            27616 ; 154  |                                        RowBuf[dst++] = ch;
                            27617 
P:0165 77F400 FFFFFB  3  80327619 L92:    move    #-5,n7
P:0167 000000         2  80527620         nop
P:0168 5FEF00         4  80927621         move    y:(r7+n7),b
P:0169 21BD00         2  81127622         move    b1,n5
P:016A 77F400 FFFF74  3  81427625         move    #-140,n7
P:016C 000000         2  81627626         nop
P:016D 044F15         4  82027627         lua     (r7)+n7,r5
P:016E 22B600         2  82227628         move    r5,r6
P:016F 204D00         2  82427629         move    (r5)+n5
P:0170 045FA0         2  82627630         movec   m0,n7
P:0171 000000         2  82827631         nop
P:0172 4EEF00         4  83227632         move    y:(r7+n7),y0
P:0173 4E6500         2  83427633         move    y0,y:(r5)
P:0174 44F400 000001  3  83727634         move    #>1,x0
P:0176 200048         2  83927635         add     x0,b
P:0177 45F400 00000D  3  84227636         move    #>13,x1
P:0179 47F400 000020  3  84527637         move    #>$20,y1
                            27638 
                            27639 ; 155  |                                }
                            27640 
P:017B 0AF080 rrrrrr  6  85127642         jmp     L94
                            27643 
                            27644 ; 156  |                                else
                            27645 ; 157  |                                        RowBuf[dst++] = 0x0;
                            27646 
                            27648 L93:
P:017D 20DE00         2  85327651         move    y0,n6
P:017E 000000         2  85527652         nop
P:017F 044E15         4  85927653         lua     (r6)+n6,r5
P:0180 20001B         2  86127654         clr     b   
P:0181 5F6500         2  86327655         move    b,y:(r5)
P:0182 200051         2  86527656         tfr     y0,a
P:0183 57F400 000001  3  86827657         move    #>1,b
P:0185 200010         2  87027658         add     b,a
P:0186 218F00         2  87227661         move    a1,b
                            27664 
                            27665 ; 158  |                                last_dst = dst; 
                            27666 
P:0187 77F400 FFFFFB  3  87527668 L94:    move    #-5,n7
P:0189 000000         2  87727669         nop
P:018A 5D6F00         4  88127670         move    b1,y:(r7+n7)
P:018B 21A600         2  88327671         move    b1,y0
                            27675 
                            27676 ; 159  |                                if (ch == 0 || width > LCD_SIZE_X || dst >= LYRICS_ROW_BUF
                                  _SIZE || ch == 0xd)     {
                            27677 
P:018C 045FA0         2  88527679         movec   m0,n7
P:018D 000000         2  88727680         nop
P:018E 5FEF00         4  89127681         move    y:(r7+n7),b
P:018F 2B0000         2  89327682         move    #0,b2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 455

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0190 20000B         2  89527683         tst     b
P:0191 0AF0AA rrrrrr  6  90127684         jeq     L97
P:0193 44F400 000080  3  90427685         move    #>$80,x0
P:0195 77F400 FFFFFA  3  90727686         move    #-6,n7
P:0197 000000         2  90927687         nop
P:0198 5FEF00         4  91327688         move    y:(r7+n7),b
P:0199 2B0000         2  91527689         move    #0,b2
P:019A 20004D         2  91727690         cmp     x0,b
P:019B 0AF0A7 rrrrrr  6  92327691         jgt     L97
P:019D 77F400 FFFFFB  3  92627692         move    #-5,n7
P:019F 000000         2  92827693         nop
P:01A0 5FEF00         4  93227694         move    y:(r7+n7),b
P:01A1 44F400 000021  3  93527695         move    #>$21,x0
P:01A3 2B0000         2  93727696         move    #0,b2
P:01A4 20004D         2  93927697         cmp     x0,b
P:01A5 0AF0A1 rrrrrr  6  94527698         jge     L97
P:01A7 045FA0         2  94727699         movec   m0,n7
P:01A8 000000         2  94927700         nop
P:01A9 5FEF00         4  95327701         move    y:(r7+n7),b
P:01AA 2B0000         2  95527702         move    #0,b2
P:01AB 20006D         2  95727703         cmp     x1,b
P:01AC 0AF0A2 rrrrrr  6  96327704         jne     L102
                            27705 
                            27706 ; 160  |                                        if (ch == 0)
                            27707 
P:01AE 045FA0         2  96527709 L97:    movec   m0,n7
P:01AF 000000         2  96727710         nop
P:01B0 5FEF00         4  97127711         move    y:(r7+n7),b
P:01B1 2B0000         2  97327712         move    #0,b2
P:01B2 20000B         2  97527713         tst     b
P:01B3 0AF0A2 rrrrrr  6  98127714         jne     L98
                            27715 
                            27716 ; 161  |                                                last_dst = dst;
                            27717 
P:01B5 77F400 FFFFFB  3  98427719         move    #-5,n7
P:01B7 000000         2  98627720         nop
P:01B8 4EEF00         4  99027721         move    y:(r7+n7),y0
                            27722 
                            27723 ; 162  |                                        if((width > LCD_SIZE_X)||(dst >= LYRICS_ROW_BUF_SI
                                  ZE))
                            27724 
P:01B9 44F400 000080  3  99327726 L98:    move    #>$80,x0
P:01BB 77F400 FFFFFA  3  99627727         move    #-6,n7
P:01BD 000000         2  99827728         nop
P:01BE 5FEF00         4 100227729         move    y:(r7+n7),b
P:01BF 2B0000         2 100427730         move    #0,b2
P:01C0 20004D         2 100627731         cmp     x0,b
P:01C1 0AF0A7 rrrrrr  6 101227734         jgt     L99
P:01C3 77F400 FFFFFB  3 101527735         move    #-5,n7
P:01C5 000000         2 101727736         nop
P:01C6 5FEF00         4 102127737         move    y:(r7+n7),b
P:01C7 44F400 000021  3 102427738         move    #>$21,x0
P:01C9 2B0000         2 102627739         move    #0,b2
P:01CA 20004D         2 102827740         cmp     x0,b
P:01CB 0AF0A9 rrrrrr  6 103427741         jlt     L100
                            27742 
                            27743 ; 163  |                                        {
                            27744 ; 164  |                                            last_src = src - 1;         // Point to space 
                                  character
                            27745 
P:01CD 77F400 FFFFFE  3 103727747 L99:    move    #-2,n7
P:01CF 000000         2 103927748         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 456

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01D0 5FEF00         4 104327749         move    y:(r7+n7),b
P:01D1 46F400 000001  3 104627750         move    #>1,y0
P:01D3 20005C         2 104827751         sub     y0,b
P:01D4 77F400 FFFFFD  3 105127757         move    #-3,n7
P:01D6 000000         2 105327758         nop
P:01D7 5D6F00         4 105727759         move    b1,y:(r7+n7)
                            27760 
                            27761 ; 165  |                                                last_dst = dst - 1;
                            27762 
P:01D8 77F400 FFFFFB  3 106027764         move    #-5,n7
P:01DA 000000         2 106227765         nop
P:01DB 5FEF00         4 106627766         move    y:(r7+n7),b
P:01DC 20005C         2 106827767         sub     y0,b
P:01DD 21A600         2 107027771         move    b1,y0
                            27773 
                            27774 ; 166  |                                        }
                            27775 ; 167  |                                        src = last_src;
                            27776 
P:01DE 77F400 FFFFFD  3 107327778 L100:   move    #-3,n7
P:01E0 000000         2 107527779         nop
P:01E1 4DEF00         4 107927780         move    y:(r7+n7),x1
P:01E2 77F400 FFFFFE  3 108227782         move    #-2,n7
P:01E4 000000         2 108427783         nop
P:01E5 4D6F00         4 108827784         move    x1,y:(r7+n7)
                            27787 
                            27788 ; 168  |                                        RowBuf[last_dst] = 0x0;
                            27789 
P:01E6 20DE00         2 109027791         move    y0,n6
P:01E7 000000         2 109227792         nop
P:01E8 044E15         4 109627793         lua     (r6)+n6,r5
P:01E9 20001B         2 109827794         clr     b   
P:01EA 5F6500         2 110027795         move    b,y:(r5)
                            27796 
                            27797 ; 169  |                            SysPostMessage(5,LCD_PRINT_STRING_UNICODE_ADDR,LYRICS_DISPLAY_
                                  X_POS,LYRICS_DISPLAY_Y_POS+y*LYRICS_DISPLAY_HEIGHT,RowBuf);
                            27798 
P:01EB 77F400 FFFFFC  3 110327800         move    #-4,n7
P:01ED 000000         2 110527801         nop
P:01EE 4CEF00         4 110927802         move    y:(r7+n7),x0
P:01EF 46F400 00000A  3 111227803         move    #>10,y0
P:01F1 291000         2 111427804         move    #16,b0
P:01F2 20003A         2 111627805         asl     b
P:01F3 2000DA         2 111827806         mac     x0,y0,b
P:01F4 20002A         2 112027807         asr     b
P:01F5 200013         2 112227808         clr     a   
P:01F6 6E5F00         2 112427809         move    r6,y:(r7)+
P:01F7 595F00         2 112627811         move    b0,y:(r7)+
P:01F8 5E5F00         2 112827813         move    a,y:(r7)+
P:01F9 47F400 030017  3 113127815         move    #196631,y1
P:01FB 4F5F00         2 113327816         move    y1,y:(r7)+
P:01FC 290500         2 113527818         move    #5,b0
P:01FD 595F00         2 113727819         move    b0,y:(r7)+
P:01FE 0BF080 rrrrrr  6 114327821         jsr     FSysPostMessage
P:0200 3F0500         2 114527822         move    #5,n7
P:0201 000000         2 114727823         nop
P:0202 204700         2 114927824         move    (r7)-n7
                            27828 
                            27829 ; 170  |                            SysWaitOnEvent(0,0,0);
                            27830 
P:0203 300000         2 115127832         move    #0,r0
P:0204 200013         2 115327833         clr     a   
P:0205 20001B         2 115527834         clr     b   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 457

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0206 0BF080 rrrrrr  6 116127835         jsr     SysWaitOnEvent
P:0208 045FA0         2 116327836         movec   m0,n7
P:0209 000000         2 116527837         nop
P:020A 5FEF00         4 116927838         move    y:(r7+n7),b
                            27841 
                            27842 ; 171  |                            if (ch == 0)
                            27843 
P:020B 2B0000         2 117127845         move    #0,b2
P:020C 20000B         2 117327846         tst     b
P:020D 77F400 FFFFFC  3 117627847         move    #-4,n7
P:020F 000000         2 117827848         nop
P:0210 5EEF00         4 118227849         move    y:(r7+n7),a
P:0211 45F400 00000D  3 118527852         move    #>13,x1
P:0213 77F400 FFFF74  3 118827853         move    #-140,n7
P:0215 000000         2 119027854         nop
P:0216 044F16         4 119427855         lua     (r7)+n7,r6
P:0217 47F400 000020  3 119727856         move    #>$20,y1
P:0219 0AF0AA rrrrrr  6 120327857         jeq     L104
                            27858 
                            27859 ; 172  |                                break;
                            27860 ; 173  |                            dst = 0;
                            27861 
P:021B 260000         2 120527863         move    #0,y0
P:021C 77F400 FFFFFB  3 120827865         move    #-5,n7
P:021E 000000         2 121027866         nop
P:021F 4E6F00         4 121427867         move    y0,y:(r7+n7)
                            27870 
                            27871 ; 174  |                                        last_dst = 0;
                            27872 ; 175  |                            width = 0;
                            27873 
P:0220 240000         2 121627875         move    #0,x0
P:0221 77F400 FFFFFA  3 121927877         move    #-6,n7
P:0223 000000         2 122127878         nop
P:0224 4C6F00         4 122527879         move    x0,y:(r7+n7)
                            27882 
                            27883 ; 176  |                            y++;
                            27884 
P:0225 46F400 000001  3 122827886         move    #>1,y0
P:0227 200050         2 123027887         add     y0,a
                            27888 
                            27889 ; 177  |                            if (y >= 3)
                            27890 
P:0228 77F400 FFFFFC  3 123327892         move    #-4,n7
P:022A 000000         2 123527893         nop
P:022B 5C6F00         4 123927894         move    a1,y:(r7+n7)
P:022C 46F400 000003  3 124227895         move    #>3,y0
P:022E 2A0000         2 124427896         move    #0,a2
P:022F 200055         2 124627897         cmp     y0,a
P:0230 0AF0A1 rrrrrr  6 125227900         jge     L104
P:0232 77F400 FFFFFE  3 125527902 L102:   move    #-2,n7
P:0234 000000         2 125727903         nop
P:0235 5FEF00         4 126127904         move    y:(r7+n7),b
P:0236 77F400 FFFFF9  3 126427905         move    #-7,n7
P:0238 000000         2 126627906         nop
P:0239 5EEF00         4 127027907         move    y:(r7+n7),a
P:023A 2A0000         2 127227908         move    #0,a2
P:023B 2B0000         2 127427909         move    #0,b2
P:023C 20000D         2 127627910         cmp     a,b
P:023D 0AF0AF rrrrrr  6 128227911         jle     L80
                            27912 
                            27913 ; 178  |                                break;
                            27914 ; 179  |                        }
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 458

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27915 ; 180  |                        }
                            27916 ; 181  |                        SysWaitOnEvent(0,0,0);
                            27917 
P:023F 300000         2 128427919 L104:   move    #0,r0
P:0240 200013         2 128627920         clr     a   
P:0241 20001B         2 128827921         clr     b   
P:0242 0BF080 rrrrrr  6 129427922         jsr     SysWaitOnEvent
                            27924 
                            27925 ; 182  |                        return TRUE;
                            27926 
P:0244 56F400 000001  3 129727928         move    #>1,a
P:0246 0AF080 rrrrrr  6 130327929         jmp     L109
P:0248 210E00         2 130527931 L105:   move    a0,a
P:0249 0BF080 rrrrrr  6 131127932         jsr     FLyricsSetTimer
                            27933 
                            27934 ; 183  |                }
                            27935 ; 184  |        }
                            27936 ; 185  |        return FALSE;
                            27937 
P:024B 200013         2 131327939 L108:   clr     a   
                            27940 
                            27941 ; 186  |}
                            27942 
P:024C 77F400 FFFF73  3 131627944 L109:   move    #-141,n7
P:024E 000000         2 131827945         nop
P:024F 05EF7C         4 132227946         movec   y:(r7+n7),ssh
P:0250 204F00         2 132427948         move    (r7)+n7
P:0251 00000C         4 132827950         rts
                            27958 
                            27959 ; 187  |#endif
                            27960 ; 188  |
                            27961 ; 189  |#ifdef JPEG_ALBUM_ART
                            27962 ; 190  |#include "JpegDecodeDisplay.h"
                            27963 ; 191  |#include "sysspeed.h"
                            27964 ; 192  |#include "playerlib.h"
                            27965 ; 193  |#include "..\..\..\..\..\system\common\metadata\attachedpictureframe.h"
                            27966 ; 194  |
                            27967 ; 195  |extern _X BOOL  g_bApicFrameFound;                                      // declared in "at
                                  tachedpictureframe.c"
                            27968 ; 196  |extern _X BYTE  g_btMIMEType;
                            27969 ; 197  |int _reentrant DisplayAlbumArtClose(int a, int b, int *pPtr);
                            27970 ; 198  |void _reentrant StartJpegCallbackTimer(void);           // defined in "jpegdisplaycommon.c
                                  "
                            27971 ; 199  |void _reentrant KillJpegCallbackTimer(void);
                            27972 ; 200  |void _reentrant Jpeg_LoadDecoder(void);
                            27973 ; 201  |extern _asmfunc void DecoderForceInit(void);            // defined in "syscoder.asm"
                            27974 ; 202  |RETCODE _reentrant ApicGetPicturePostion(INT a, INT b, INT *pDataOffset);       // defined
                                   in "attachedpictureframe.c"
                            27975 ; 203  |
                            27976 ; 204  |// defined here for local use
                            27977 ; 205  |int _reentrant DisplayAlbumArtInit(int a, int b, int *pPtr)
                            27978 ; 206  |{
                            27979 ; 207  |        DWORD   dwDataOffset;
                            27980 ; 208  |
                            27981 ; 209  |#ifdef BACKLIGHT
                            27982 ; 210  |        // keep backlight always on.
                            27983 ; 211  |        if (g_iBackLightState == BACKLIGHT_ON) {
                            27984 ; 212  |        SysPostMessage(2,LCD_BACKLIGHT_ON);
                            27985 ; 213  |            SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME,MENU_MS
                                  G_TURN_OFF_BACKLIGHT);
                            27986 ; 214  |        SysWaitOnEvent(0,0,0);
                            27987 ; 215  |        }
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 459

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27988 ; 216  |#endif
                            27989 ; 217  |        // Get picture's file position
                            27990 ; 218  |        SysCallFunction(RSRC_APIC_FRAME_CODEBANK, ApicGetPicturePostion, 0, 0, (INT *)&dwD
                                  ataOffset);
                            27991 ; 219  |
                            27992 ; 220  |        SysSpeedIncrease(SPEED_PEAK, SPEED_CLIENT_JPEG_DEC);
                            27993 ; 221  |
                            27994 ; 222  |        //*** sequence to be followed before each new file is decoded and displayed ***
                            27995 ; 223  |        SysCallFunction(RSRC_ALBUM_ART_MENU_CODE_BANK, Jpeg_LoadDecoder, 0, 0, NULL);
                            27996 ; 224  |
                            27997 ; 225  |        if (g_btMIMEType == MIME_TYPE_BMP)
                            27998 ; 226  |                b = BMP_SetFile(g_CurrentSongName, (WORD)dwDataOffset);
                            27999 ; 227  |        else
                            28000 ; 228  |                b = Jpeg_SetFile(g_CurrentSongName, (WORD)dwDataOffset);
                            28001 ; 229  |
                            28002 ; 230  |        if (b == JPEG_SUCCESS) {
                            28003 ; 231  |                Jpeg_DisplayGrayScale(FALSE);
                            28004 ; 232  |                Jpeg_UpdateDisplayParams(ALBUM_ART_X_POS, ALBUM_ART_Y_POS, ALBUM_ART_X_SIZ
                                  E, ALBUM_ART_Y_SIZE);
                            28005 ; 233  |                if (Jpeg_InitDecoder() == JPEG_SUCCESS) {       //This will update the dim
                                  ensions of input image in JpegApp structure
                            28006 ; 234  |                    Jpeg_ResetDecoder(); //stmp00012780
                            28007 ; 235  |                        //*** start the callback timer ***
                            28008 ; 236  |                        SysCallFunction(RSRC_ALBUM_ART_MENU_CODE_BANK, StartJpegCallbackTi
                                  mer, 0, 0, NULL);
                            28009 ; 237  |                        g_AlbumArtInProgress =  TRUE;
                            28010 ; 238  |                        return SUCCESS;
                            28011 ; 239  |                }
                            28012 ; 240  |        }
                            28013 ; 241  |
                            28014 ; 242  |     g_AlbumArtInProgress = TRUE;
                            28015 ; 243  |     DisplayAlbumArtClose(0,0,0);
                            28016 ; 244  |        return ERROR;
                            28017 ; 245  |}
                            28018 ; 246  |
                            28019 ; 247  |int _reentrant DisplayAlbumArtClose(int a, int b, int *pPtr)
                            28020 ; 248  |{
                            28021 ; 249  |        if(g_AlbumArtInProgress)
                            28022 ; 250  |        {
                            28023 ; 251  |                //***** stop call back function for the decoder ***
                            28024 ; 252  |                Jpeg_StopDecoder();
                            28025 ; 253  |                SysCallFunction(RSRC_ALBUM_ART_MENU_CODE_BANK, KillJpegCallbackTimer, 0, 0
                                  , NULL);
                            28026 ; 254  |                SysSpeedClockFree(SPEED_CLIENT_JPEG_DEC);
                            28027 ; 255  |                g_AlbumArtInProgress =  FALSE;
                            28028 ; 256  |
                            28029 ; 257  |                // Reload audio decoder
                            28030 ; 258  |                DecoderForceInit();
                            28031 ; 259  |                SysPostMessage(2, DECODER_RESET);
                            28032 ; 260  |
                            28033 ; 261  |#ifdef USE_PLAYLIST3
                            28034 ; 262  |                SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,ML_browsing_app_init,0,0
                                  ,0);
                            28035 ; 263  |#endif
                            28036 ; 264  |                // Resume playback
                            28037 ; 265  |                SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK, PlayerLib_SetState, DEC
                                  ODER_STATE_PLAY, TRUE, NULL);
                            28038 ; 266  |        }
                            28039 ; 267  |        return 0;
                            28040 ; 268  |}
                            28041 ; 269  |
                            28042 ; 270  |//this function just stops the album art without resuming playback
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 460

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28043 ; 271  |int _reentrant StopAlbumArtProcess(int a, int b, int *pPtr)
                            28044 ; 272  |{
                            28045 ; 273  |        //***** stop call back function for the decoder ***
                            28046 ; 274  |        if(g_AlbumArtInProgress)
                            28047 ; 275  |        {
                            28048 ; 276  |                Jpeg_StopDecoder();
                            28049 ; 277  |                SysCallFunction(RSRC_ALBUM_ART_MENU_CODE_BANK, KillJpegCallbackTimer, 0, 0
                                  , NULL);
                            28050 ; 278  |                SysSpeedClockFree(SPEED_CLIENT_JPEG_DEC);
                            28051 ; 279  |                g_AlbumArtInProgress =  FALSE;
                            28052 ; 280  |                // Reload audio decoder
                            28053 ; 281  |                DecoderForceInit();
                            28054 ; 282  |                SysPostMessage(2, DECODER_RESET);
                            28055 ; 283  |
                            28056 ; 284  |#ifdef USE_PLAYLIST3
                            28057 ; 285  |                SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,ML_browsing_app_init,0,0
                                  ,0);
                            28058 ; 286  |#endif
                            28059 ; 287  |
                            28060 ; 288  |        }
                            28061 ; 289  |        return 0;
                            28062 ; 290  |}
                            28063 ; 291  |
                            28064 ; 292  |#endif
                            28065 ; 293  |
                            28066 
                            28093 
                            28096 
Y:0000                      28097         org     y,".ybssmusicmenu_extra",bss:
                            28098 Fg_AlbumArtInProgress:
Y:0000 RESERVED             28099         ds      1
Y:0000
                            28102 
                            28103         extern  Mp3DecGetSongPos, Rdiv_ululul, SysCallFunction
                            28104         extern  SysWaitOnEvent, strcpyDstYSrcX, strlen
                            28105         extern  FGetUnicodeCharacterBitmap, FLyricsGetFirstLyricsTime
                            28106         extern  FLyricsGetNext, FLyricsIsValid, FLyricsSetTimer
                            28107         extern  FLyricsSkipping, y:FMp3DecoderStartFrameFilePosition
                            28108         extern  FSysPostMessage, x:Fg_iPlayerState, x:Fg_iSeeking
                            28109         extern  y:Fg_iSongType, x:Fg_pSongLyrics, y:Fg_wAccumulatedMSecs
                            28110         extern  y:Fg_wAccumulatedSecs, y:Fg_wBitRateFound
                            28111         extern  y:Fg_wSongCurrentMinutes, y:Fg_wSongCurrentSeconds
                            28112         extern  y:Fg_wVBRSignature
                            28113 
                            28114         global  FDisplaySongLyrics, Fg_AlbumArtInProgress
                            28115 
                            28116         local   FLyricsGetCurrentTimeInMs, L3, L4, L5, L7, L8, L77, L78
                            28117         local   L79, L80, L81, L82, L83, L85, L90, L91, L92, L93, L94, L97
                            28118         local   L98, L99, L100, L102, L104, L105, L108, L109
                            28119 
                            28120         calls   "DisplaySongLyrics", "GetUnicodeCharacterBitmap"
                            28121         calls   "DisplaySongLyrics", "musicmenu_extra.LyricsGetCurrentTimeInMs"
                            28122         calls   "DisplaySongLyrics", "LyricsGetFirstLyricsTime"
                            28123         calls   "DisplaySongLyrics", "LyricsIsValid", "LyricsSetTimer"
                            28124         calls   "DisplaySongLyrics", "SysCallFunction", "SysPostMessage"
                            28125         calls   "DisplaySongLyrics", "SysWaitOnEvent", "strcpyDstYSrcX"
                            28126         calls   "DisplaySongLyrics", "strlen"
                            28127         calls   "musicmenu_extra.LyricsGetCurrentTimeInMs", "Mp3DecGetSongPos"
                            28128         calls   "musicmenu_extra.LyricsGetCurrentTimeInMs", "Rdiv_ululul"
                            28129 
