Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'keyGen'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s200-tq144-4 -cm area -detail -ir off
-pr off -c 100 -o keyGen_map.ncd keyGen.ngd keyGen.pcf 
Target Device  : xc3s200
Target Package : tq144
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Tue Jan 30 00:43:43 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:            22 out of   3,840    1%
  Number of 4 input LUTs:                64 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:             47 out of   1,920    2%
    Number of Slices containing only related logic:      47 out of      47 100%
    Number of Slices containing unrelated logic:          0 out of      47   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:          64 out of   3,840    1%
    Number used as logic:                53
    Number used as Shift registers:      11

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of      97   20%
  Number of RAMB16s:                      1 out of      12    8%
  Number of BUFGMUXs:                     1 out of       8   12%

Average Fanout of Non-Clock Nets:                2.52

Peak Memory Usage:  373 MB
Total REAL time to MAP completion:  0 secs 
Total CPU time to MAP completion:   0 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
   9 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		QMux<7>/LUT4_L_BUF
LOCALBUF 		QMux<6>/LUT4_L_BUF
LOCALBUF 		QMux<5>/LUT4_L_BUF
LOCALBUF 		QMux<4>/LUT4_L_BUF
LOCALBUF 		QMux<3>/LUT4_L_BUF
LOCALBUF 		QMux<2>/LUT4_L_BUF
LOCALBUF 		QMux<1>/LUT4_L_BUF
LOCALBUF 		QMux<0>/LUT4_L_BUF
INV 		addr_generator/Mcount_counter_xor<0>11_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| RST                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Start                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<0>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<1>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<2>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<3>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<4>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<5>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<6>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyIn<7>                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyInEn                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| keyout<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| keyout<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| keyout<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| keyout<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| keyout<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| keyout<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| keyout<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| keyout<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
BUFGMUX "CLK_BUFGP/BUFG":
DISABLE_ATTR:LOW



RAMB16 "subByte/Mrom_invout_rom0000":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = B2EE40FFCCFD3F585F602B994BAAB474C7E5E1B0C0294FE8D17B52CBF68D0100
INIT_01 = 1959BB776F2035F2426639F36C92452CC2A2443015980AC1C9A84D55F15A6E3A
INIT_02 = 1761EC51F0223E18BF87244CCA055CED09E9255413AB64A769F5312D6737FE1D
INIT_03 = 8281FAA106D070B63CBAB5108597B7793B219333DF9147F44336A649D3AF5E16
INIT_04 = 9A89DCF9889F142A72848AD86D326ADEA4B902F7D9959E9B56BE7396807F7E83
INIT_05 = 5786BCBD3D768EA571787511EF1FE00C62D2E7CE4A12C8264865B88FC32E7CFB
INIT_06 = 6B90F89DD5C48B94EAE2DBC563AE077AE6ACFC1B045327A90FE4D4DAA32F280B
INIT_07 = 1C411ACDA07D9CDD8C0346683438235BB31E505DE3D74E08ADCF0EC6EBD60DB1
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:2048X9
WRITEMODEA:WRITE_FIRST
INIT_A = 000
SRVAL_A = 000



Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Name |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| keyGen/            |           | 13/48         | 0/22          | 25/64         | 0/11          | 0/1       | 0/0       | 1/1   | 0/0   | keyGen                 |
| +RCon_generator    |           | 4/4           | 8/8           | 7/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | keyGen/RCon_generator  |
| +addr_generator    |           | 4/4           | 3/3           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | keyGen/addr_generator  |
| +controller        |           | 9/9           | 3/3           | 7/7           | 3/3           | 0/0       | 0/0       | 0/0   | 0/0   | keyGen/controller      |
| +keyStore          |           | 8/8           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | keyGen/keyStore        |
| +subByte           |           | 10/10         | 8/8           | 11/11         | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | keyGen/subByte         |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
