empgc1	,	V_9
empgc0	,	V_8
PM_SUSPEND_ON	,	V_38
data	,	V_42
mxc_cpu_pwr_mode	,	V_3
STOP_POWER_OFF	,	V_25
__iomem	,	T_2
MXC_CORTEXA8_PLAT_LPC_DSM	,	V_13
mode	,	V_4
local_flush_tlb_all	,	F_7
MXC_CCM_CLPCR_LPM_OFFSET	,	V_23
STOP_POWER_ON	,	V_30
PM_SUSPEND_MAX	,	V_39
WAIT_CLOCKED	,	V_21
u32	,	T_3
pr_warn	,	F_23
state	,	V_33
arm_srpgcr	,	V_6
PM_SUSPEND_MEM	,	V_34
ret	,	V_40
cortex_base	,	V_11
likely	,	F_13
MXC_CCM_CLPCR_SBYOS	,	V_28
KERN_WARNING	,	V_31
clk	,	V_43
PM_SUSPEND_STANDBY	,	V_35
MXC_CCM_CLPCR_STBY_COUNT_OFFSET	,	V_29
mx5_pm_valid	,	F_10
SZ_16K	,	V_47
MXC_CORTEXA8_PLAT_LPC_DBG_DSM	,	V_26
PTR_ERR	,	F_18
ioremap	,	F_20
MXC_SRPG_ARM_SRPGCR	,	V_17
flush_cache_all	,	F_8
__func__	,	V_49
MXC_SRPGCR_PCR	,	V_18
suspend_set_ops	,	F_24
MXC_SRPG_EMPGC1_SRPGCR	,	V_20
gpc_dvfs_clk	,	V_44
MXC_CCM_CLPCR	,	V_14
mx5_cpu_lp_set	,	F_2
suspend_state_t	,	T_4
cortex_addr	,	V_46
imx53_pm_data	,	V_52
ccm_base	,	V_2
imx5_pm_set_ccm_base	,	F_1
MXC_SRPG_NEON_SRPGCR	,	V_32
imx5_pm_data	,	V_41
arm_pm_idle	,	V_45
printk	,	F_4
imx51_pm_data	,	V_51
tzic_enable_wake	,	F_12
__raw_writel	,	F_5
IMX5_DEFAULT_CPU_IDLE_STATE	,	V_37
MXC_CCM_CLPCR_LPM_MASK	,	V_15
WAIT_UNCLOCKED_POWER_OFF	,	V_24
imx51_pm_init	,	F_25
__raw_readl	,	F_3
WAIT_UNCLOCKED	,	V_22
clk_get	,	F_16
gpc_addr	,	V_48
clk_prepare_enable	,	F_19
cpu_do_idle	,	F_9
"%s: cpuidle init failed %d\n"	,	L_3
imx5_cpu_do_idle	,	F_11
imx53_pm_init	,	F_26
stop_mode	,	V_10
mx5_suspend_enter	,	F_6
WARN_ON	,	F_21
mx5_suspend_ops	,	V_50
MXC_CCM_CLPCR_VSTBY	,	V_27
"UNKNOWN cpu power mode: %d\n"	,	L_1
ccm_clpcr	,	V_7
EINVAL	,	V_36
imx5_pm_idle	,	F_14
MXC_CORTEXA8_PLAT_LPC	,	V_12
plat_lpc	,	V_5
"gpc_dvfs"	,	L_2
__init	,	T_1
imx5_cpuidle_init	,	F_22
gpc_base	,	V_16
MXC_SRPG_EMPGC0_SRPGCR	,	V_19
imx5_pm_common_init	,	F_15
base	,	V_1
IS_ERR	,	F_17
