{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570640827234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570640827240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 12:07:07 2019 " "Processing started: Wed Oct 09 12:07:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570640827240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570640827240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum_rest -c sum_rest " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum_rest -c sum_rest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570640827240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570640828225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570640828225 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum_rest.vhd 2 1 " "Using design file sum_rest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_rest-beh " "Found design unit 1: sum_rest-beh" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840737 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_rest " "Found entity 1: sum_rest" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570640840737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum_rest " "Elaborating entity \"sum_rest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570640840748 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o0 sum_rest.vhd(30) " "VHDL Signal Declaration warning at sum_rest.vhd(30): used implicit default value for signal \"o0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o1 sum_rest.vhd(30) " "VHDL Signal Declaration warning at sum_rest.vhd(30): used implicit default value for signal \"o1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o2 sum_rest.vhd(30) " "VHDL Signal Declaration warning at sum_rest.vhd(30): used implicit default value for signal \"o2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o3 sum_rest.vhd(30) " "VHDL Signal Declaration warning at sum_rest.vhd(30): used implicit default value for signal \"o3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel sum_rest.vhd(37) " "VHDL Process Statement warning at sum_rest.vhd(37): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel sum_rest.vhd(38) " "VHDL Process Statement warning at sum_rest.vhd(38): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel sum_rest.vhd(39) " "VHDL Process Statement warning at sum_rest.vhd(39): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel sum_rest.vhd(40) " "VHDL Process Statement warning at sum_rest.vhd(40): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 sum_rest.vhd(47) " "VHDL Process Statement warning at sum_rest.vhd(47): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selnot sum_rest.vhd(47) " "VHDL Process Statement warning at sum_rest.vhd(47): signal \"selnot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 sum_rest.vhd(48) " "VHDL Process Statement warning at sum_rest.vhd(48): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1not sum_rest.vhd(49) " "VHDL Process Statement warning at sum_rest.vhd(49): signal \"c1not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o0 sum_rest.vhd(51) " "VHDL Process Statement warning at sum_rest.vhd(51): signal \"o0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o1 sum_rest.vhd(52) " "VHDL Process Statement warning at sum_rest.vhd(52): signal \"o1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840750 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o2 sum_rest.vhd(53) " "VHDL Process Statement warning at sum_rest.vhd(53): signal \"o2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840751 "|sum_rest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o3 sum_rest.vhd(54) " "VHDL Process Statement warning at sum_rest.vhd(54): signal \"o3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570640840751 "|sum_rest"}
{ "Warning" "WSGN_SEARCH_FILE" "sumador4bitsb.vhd 2 1 " "Using design file sumador4bitsb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador4BitsB-Beh " "Found design unit 1: Sumador4BitsB-Beh" {  } { { "sumador4bitsb.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sumador4bitsb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador4BitsB " "Found entity 1: Sumador4BitsB" {  } { { "sumador4bitsb.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sumador4bitsb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570640840767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador4BitsB Sumador4BitsB:u0 " "Elaborating entity \"Sumador4BitsB\" for hierarchy \"Sumador4BitsB:u0\"" {  } { { "sum_rest.vhd" "u0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570640840769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladderb.vhd 2 1 " "Using design file fulladderb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderB-Beh " "Found design unit 1: fullAdderB-Beh" {  } { { "fulladderb.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/fulladderb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840787 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdderB " "Found entity 1: fullAdderB" {  } { { "fulladderb.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/fulladderb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570640840787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderB Sumador4BitsB:u0\|fullAdderB:U0 " "Elaborating entity \"fullAdderB\" for hierarchy \"Sumador4BitsB:u0\|fullAdderB:U0\"" {  } { { "sumador4bitsb.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sumador4bitsb.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570640840788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadderb.vhd 2 1 " "Using design file halfadderb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdderB-Beh " "Found design unit 1: halfAdderB-Beh" {  } { { "halfadderb.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/halfadderb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840806 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdderB " "Found entity 1: halfAdderB" {  } { { "halfadderb.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/halfadderb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570640840806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570640840806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdderB Sumador4BitsB:u0\|fullAdderB:U0\|halfAdderB:U0 " "Elaborating entity \"halfAdderB\" for hierarchy \"Sumador4BitsB:u0\|fullAdderB:U0\|halfAdderB:U0\"" {  } { { "fulladderb.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/fulladderb.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570640840807 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "z0 GND " "Pin \"z0\" is stuck at GND" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570640841316 "|sum_rest|z0"} { "Warning" "WMLS_MLS_STUCK_PIN" "z1 GND " "Pin \"z1\" is stuck at GND" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570640841316 "|sum_rest|z1"} { "Warning" "WMLS_MLS_STUCK_PIN" "z2 GND " "Pin \"z2\" is stuck at GND" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570640841316 "|sum_rest|z2"} { "Warning" "WMLS_MLS_STUCK_PIN" "z3 GND " "Pin \"z3\" is stuck at GND" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570640841316 "|sum_rest|z3"} { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570640841316 "|sum_rest|co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570640841316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570640841398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570640842060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570640842060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1 " "No output dependent on input pin \"x1\"" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570640842127 "|sum_rest|x1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2 " "No output dependent on input pin \"x2\"" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570640842127 "|sum_rest|x2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x3 " "No output dependent on input pin \"x3\"" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570640842127 "|sum_rest|x3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1 " "No output dependent on input pin \"y1\"" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570640842127 "|sum_rest|y1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2 " "No output dependent on input pin \"y2\"" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570640842127 "|sum_rest|y2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y3 " "No output dependent on input pin \"y3\"" {  } { { "sum_rest.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/sum_rest/sum_rest.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570640842127 "|sum_rest|y3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570640842127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570640842128 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570640842128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570640842128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570640842128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570640842220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 12:07:22 2019 " "Processing ended: Wed Oct 09 12:07:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570640842220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570640842220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570640842220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570640842220 ""}
