<!DOCTYPE html>
<html>
<head>
   <title>Specation&nbsp;</title>
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
   <meta name="generator" content="Help &amp; Manual" />
   <meta name="keywords" content="" />
   <meta name="description" content="===============================================================================" />
   <link type="text/css" href="default.css" rel="stylesheet" />
   <link type="text/css" href="custom.css" rel="stylesheet" />

   <style TYPE="text/css" media="screen"> 
      html, body { margin:0; 
        padding:0; 
        background: #ffffff; 
      } 
      div#printheader { display: none; }
      #idheader { 
        width:100%; 
        min-height: 60px; 
        padding: 0; 
        margin: 0;
        position: fixed;
        top: 0;
        background: #F0F0F0;
        z-index: 2;
      } 
      /* The "min-height" for "#idheader table" ensures that the (blue) header of the topic
         has at least the same height as the header of the navigation panel left of it */
      #idheader table { min-height: 59px;}             
      #idheader h1 span { color: #000000 }     
      #idnav {
        text-align: right;
        width: 126px;
        vertical-align: middle;        
      } 
      #idnav a { text-decoration: none }
      #idnav span {
        display: inline-block;
        width: 24px;
        height: 24px;
        margin-left: 4px;
        background:url('hm_webhelp_buttons_white.png') top left no-repeat;
      } 
      #idnav a span {
        background-image:url('hm_webhelp_buttons_grey.png');
      } 
      #idnav a span:hover {
        background-image:url('hm_webhelp_buttons_yellow.png');
      } 
      #idnav span.hmbtnprev { background-position: 0 -32px }
      #idnav span.hmbtnnext { background-position: -24px -32px }
      #idnav span.hmbtntop  { background-position: -48px -32px }
      #idnav span.hmbtntoggle  { width: 20px; background-position: -70px -32px }
      #idnav span.hmbtnprint  { background-position: -88px -32px }

      #callout-table, #overview-table {display:block; position:relative; top:0; left:0;}
      #callout-icon {display:block; position:absolute; top:-11px; left:-11px;}
      #callout-icon-flag {display:block; position:absolute; top:-11px; left:-8px;}
      #callout-table a {text-decoration: none; color: blue;}
      #callout-table a:visited {text-decoration: none; color: blue;}
      #overview-table a {text-decoration: none; color: black;}
      #overview-table a:visited {text-decoration: none; color: black;}
      #callout-table a:hover, #overview-table a:hover {text-decoration: underline;}       
      p.help-url { margin: 20px 0 5px 0; text-align: center; }
	  p.help-url a:link { font-size: 50%; text-decoration: none; color: black; }
	  p.help-url a:visited { color: black; }
	  p.help-url a:hover { font-size: 95%; text-decoration: underline; }
      #switchtoggles { text-align: right; padding: 0 2px 0 0; font-size: 90%; } 
      .sync-toc { color: #000000; font-size: 8pt; font-weight: bold; display: none; }
      .sync-toc a { color: #000000; text-decoration: none; font-weight: bold;}
      .sync-toc a:visited { color: #000000; }
      .sync-toc a:hover { text-decoration: underline; }
	  a#printbuttonlink { cursor: pointer; }
      a.hmanchor { display: inline-block; margin-top: -4em; padding-top: 4em; }  
   </style>
   <style TYPE="text/css" media="print">
      div#idheader, img.dropdown-toggle-icon, p.help-url { display:none } 
   </style>
   
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript" src="helpman_topicinit.js"></script>

   <script type="text/javascript">
     HMSyncTOC("index.html", "specation-pipeline.html");
   </script>
   <script type="text/javascript" src="highlight.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){highlight();});
   </script>
</head>
<body>


<div id="printheader"><h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Specation </span></h1>
</div>
<div id="idheader">
<div id="idheaderbg">
<table style="width:100%;border:none;margin:0px;" cellspacing="0" cellpadding="0"> 
  <tr>
    <td class="topichead" style="text-align:left; vertical-align:middle">
      <p class="sync-toc">&lt;&lt; <a rel="nofollow" href="index.html?specation-pipeline.html" target="_top">Click to Display Table of Contents</a> &gt;&gt;</p>
      <p class="crumbs"><b>Navigation:</b>&nbsp;
      &raquo;No topics above this level&laquo;
      </p>
   
      <h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Specation </span></h1>

    </td>
    <td class="topichead" id="idnav">
      
      <span class="hmbtnprev"></span>
      <a href="appendix---trait-examples.html" title="Parent Chapter"><span class="hmbtntop"></span></a>
      <span class="hmbtnnext"></span>
      
    </td>
  </tr>  
</table>
</div>
</div>  

<div id="idcontent"><div id="innerdiv">
<!-- Ask Internet Explorer 6.users to update their obsolete and dangerous browser --> 
<!--[if lt IE 7]><div style=' clear: both; height: 59px; padding:0 0 0 15px; position: relative;'><a href="http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode"><img src="http://storage.ie6countdown.com/assets/100/images/banners/warning_bar_0000_us.jpg" border="0" height="42" width="820" alt="You are using an outdated browser. For a faster, safer browsing experience, upgrade for free today." /></a></div><![endif]-->

<!--ZOOMRESTART-->
<p class="p_Normal">===============================================================================</p>
<p class="p_Normal">ALPHA AXP PIPELINE EXECUTION SPECIFICATION</p>
<p class="p_Normal">Authoritative Coding Specification (Pipeline-Centric)</p>
<p class="p_Normal">===============================================================================</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">1. PURPOSE AND SCOPE</p>
<p class="p_Normal">--------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This specification defines the authoritative execution model for the Alpha AXP</p>
<p class="p_Normal">emulator pipeline. &nbsp;The pipeline is the single source of truth during instruction</p>
<p class="p_Normal">execution. &nbsp;AlphaCPU serves as the orchestration and control boundary only.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This document specifies:</p>
<p class="p_Normal">- Required control flow</p>
<p class="p_Normal">- Mandatory stage entry/exit behavior</p>
<p class="p_Normal">- Stall and fault semantics</p>
<p class="p_Normal">- Box responsibilities</p>
<p class="p_Normal">- Precise exception and redo guarantees</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">The specification is pipeline-centric and applies to all instruction classes.</p>
<p class="p_Normal">Detailed execution is illustrated using MBox (memory) operations, which subsume</p>
<p class="p_Normal">the control requirements of EBox, FBox, CBox, and PalBox.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">2. ARCHITECTURAL ROLES</p>
<p class="p_Normal">---------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">2.1 AlphaCPU</p>
<p class="p_Normal">------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">AlphaCPU:</p>
<p class="p_Normal">- Owns the run loop</p>
<p class="p_Normal">- Owns architectural state (PC, registers, IPRs)</p>
<p class="p_Normal">- Owns FaultDispatcher / faultSink</p>
<p class="p_Normal">- Enters and exits PAL mode</p>
<p class="p_Normal">- Does NOT execute instruction semantics</p>
<p class="p_Normal">- Does NOT resolve stalls</p>
<p class="p_Normal">- Does NOT advance PC speculatively</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">AlphaCPU SHALL:</p>
<p class="p_Normal">- Call IBox::stepPipeline()</p>
<p class="p_Normal">- Call Pipeline::step()</p>
<p class="p_Normal">- Observe pipeline termination conditions</p>
<p class="p_Normal">- Deliver pending faults into PAL</p>
<p class="p_Normal">- Resume execution at the PC specified by the architecture</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">2.2 IBox (Frontend)</p>
<p class="p_Normal">-------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">IBox:</p>
<p class="p_Normal">- Fetches instruction grains</p>
<p class="p_Normal">- Performs ITB translation for fetch</p>
<p class="p_Normal">- Performs decode cache lookup</p>
<p class="p_Normal">- Produces FetchResult objects</p>
<p class="p_Normal">- Never commits architectural state</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">IBox SHALL:</p>
<p class="p_Normal">- Respect frontend stall indications</p>
<p class="p_Normal">- Stop fetching immediately on stall or fault</p>
<p class="p_Normal">- Return control to AlphaCPU without side effects</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">2.3 AlphaPipeline (Authoritative Execution Engine)</p>
<p class="p_Normal">--------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">The pipeline:</p>
<p class="p_Normal">- Is the sole authority for instruction progression</p>
<p class="p_Normal">- Owns PipelineSlot state</p>
<p class="p_Normal">- Owns stall and fault propagation</p>
<p class="p_Normal">- Determines whether instructions retire, stall, or fault</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">No other component may override pipeline decisions.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">3. PIPELINE CONTROL INVARIANTS</p>
<p class="p_Normal">-----------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">INV-1: The pipeline is the source of truth for instruction state.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">INV-2: A faulting instruction MUST NOT retire.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">INV-3: On synchronous fault, the architectural PC MUST remain at the faulting</p>
<p class="p_Normal"> &nbsp; &nbsp; &nbsp; instruction.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">INV-4: Redo semantics are mandatory for ITB/DTB misses.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">INV-5: A stall is a microarchitectural condition; a fault is an architectural</p>
<p class="p_Normal"> &nbsp; &nbsp; &nbsp; condition. &nbsp;They MUST NOT be conflated.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">INV-6: Boxes may detect faults but may not advance PC or retire instructions.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">4. PIPELINE SLOT STATE</p>
<p class="p_Normal">---------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Each PipelineSlot SHALL contain, at minimum:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">- valid &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : instruction present</p>
<p class="p_Normal">- stalled &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : microarchitectural stall latch</p>
<p class="p_Normal">- faultPending &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: architectural fault latch</p>
<p class="p_Normal">- execUnit &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: EBox / FBox / MBox / CBox / PalBox</p>
<p class="p_Normal">- needsWriteback &nbsp; &nbsp; &nbsp; &nbsp;: indicates architectural result</p>
<p class="p_Normal">- payload &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : computed result (if any)</p>
<p class="p_Normal">- memResultValid &nbsp; &nbsp; &nbsp; &nbsp;: memory result latch</p>
<p class="p_Normal">- stagedITB / stagedDTB : speculative PTE artifacts</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Rules:</p>
<p class="p_Normal">- faultPending dominates stalled</p>
<p class="p_Normal">- faultPending MUST be sticky until consumed by AlphaCPU</p>
<p class="p_Normal">- stalled MUST block advancement but not raise PAL</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">5. FRONTEND STALL SEMANTICS</p>
<p class="p_Normal">--------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Frontend stall is a derived condition and SHALL be computed as:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">FrontendStalled :=</p>
<p class="p_Normal"> &nbsp; &nbsp;stage(0).valid &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OR</p>
<p class="p_Normal"> &nbsp; &nbsp;stage(1).stalled &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OR</p>
<p class="p_Normal"> &nbsp; &nbsp;stage(2).stalled &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OR</p>
<p class="p_Normal"> &nbsp; &nbsp;stage(3).stalled &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OR</p>
<p class="p_Normal"> &nbsp; &nbsp;stage(4).stalled &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OR</p>
<p class="p_Normal"> &nbsp; &nbsp;stage(5).stalled</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">If FrontendStalled is true:</p>
<p class="p_Normal">- IBox SHALL NOT fetch</p>
<p class="p_Normal">- No new FetchResult SHALL be consumed</p>
<p class="p_Normal">- Pipeline SHALL continue resolving internal stalls</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Frontend stall does NOT:</p>
<p class="p_Normal">- Raise faults</p>
<p class="p_Normal">- Enter PAL</p>
<p class="p_Normal">- Flush pipeline</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">6. FAULT SEMANTICS</p>
<p class="p_Normal">-----------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Faults are architectural and synchronous.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">6.1 Fault Detection</p>
<p class="p_Normal">-------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Any box detecting a fault SHALL:</p>
<p class="p_Normal">- Set slot.faultPending = true</p>
<p class="p_Normal">- Populate faultSink with a PendingEvent</p>
<p class="p_Normal">- Return immediately</p>
<p class="p_Normal">- Perform NO further semantic work</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This includes:</p>
<p class="p_Normal">- EA calculation failure</p>
<p class="p_Normal">- Alignment faults</p>
<p class="p_Normal">- ITB/DTB miss</p>
<p class="p_Normal">- Access violation</p>
<p class="p_Normal">- Memory bus error</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">6.2 Fault Propagation</p>
<p class="p_Normal">--------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Once slot.faultPending is set:</p>
<p class="p_Normal">- No further pipeline advancement SHALL occur</p>
<p class="p_Normal">- No retirement SHALL occur</p>
<p class="p_Normal">- Younger slots SHALL be flushed</p>
<p class="p_Normal">- Pipeline::step() SHALL terminate immediately</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">6.3 Fault Consumption</p>
<p class="p_Normal">--------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">AlphaCPU SHALL:</p>
<p class="p_Normal">- Observe faultPending via pipeline return status</p>
<p class="p_Normal">- Enter PAL</p>
<p class="p_Normal">- Resume execution at the architectural continuation PC</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">7. PIPELINE STEP CONTRACT</p>
<p class="p_Normal">-------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Pipeline::step() represents ONE PIPELINE CYCLE.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Pipeline::step() SHALL:</p>
<p class="p_Normal">1. Execute stages in reverse order: WB -&gt; MEM -&gt; EX -&gt; IS -&gt; DE -&gt; IF</p>
<p class="p_Normal">2. Abort immediately if faultPending is observed</p>
<p class="p_Normal">3. Block advancement if any stage is stalled</p>
<p class="p_Normal">4. Advance the ring ONLY if no stall and no fault</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Pipeline::step() SHALL return control to AlphaCPU after:</p>
<p class="p_Normal">- Fault detection</p>
<p class="p_Normal">- Stall resolution</p>
<p class="p_Normal">- Retirement</p>
<p class="p_Normal">- Idle cycle</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">8. STAGE SPECIFICATIONS</p>
<p class="p_Normal">----------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">8.1 STAGE WB (Writeback / Retirement)</p>
<p class="p_Normal">-------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Responsibilities:</p>
<p class="p_Normal">- Detect retirement eligibility</p>
<p class="p_Normal">- Commit architectural state</p>
<p class="p_Normal">- Advance PC exactly once per retired instruction</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Rules:</p>
<p class="p_Normal">- If slot.faultPending == true:</p>
<p class="p_Normal"> &nbsp; &nbsp;- Clear slot</p>
<p class="p_Normal"> &nbsp; &nbsp;- Return immediately</p>
<p class="p_Normal">- If needsWriteback == true:</p>
<p class="p_Normal"> &nbsp; &nbsp;- Commit payload to FP or INT register</p>
<p class="p_Normal">- Advance PC ONLY here</p>
<p class="p_Normal">- Clear slot.valid after retirement</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">8.2 STAGE MEM (Memory Phase 2)</p>
<p class="p_Normal">------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Responsibilities:</p>
<p class="p_Normal">- Perform physical memory access</p>
<p class="p_Normal">- Finalize load/store results</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Rules:</p>
<p class="p_Normal">- If stalled: hold state</p>
<p class="p_Normal">- If faultPending: propagate upward</p>
<p class="p_Normal">- Loads set memResultValid</p>
<p class="p_Normal">- Stores perform commit or fault</p>
<p class="p_Normal">- No PC updates allowed</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">8.3 STAGE EX (Execution)</p>
<p class="p_Normal">------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Responsibilities:</p>
<p class="p_Normal">- Dispatch to execution box</p>
<p class="p_Normal">- Perform semantic execution</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">For MBox:</p>
<p class="p_Normal">- Calculate effective address</p>
<p class="p_Normal">- Perform DTB translation</p>
<p class="p_Normal">- Stage PTEs</p>
<p class="p_Normal">- Detect faults</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Rules:</p>
<p class="p_Normal">- On fault: set faultPending and return</p>
<p class="p_Normal">- On stall (e.g., resource busy): set stalled</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">8.4 STAGE IS (Issue)</p>
<p class="p_Normal">--------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Responsibilities:</p>
<p class="p_Normal">- Detect register hazards</p>
<p class="p_Normal">- Perform scoreboard updates</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Rules:</p>
<p class="p_Normal">- On hazard: set stalled</p>
<p class="p_Normal">- Do not advance on stall</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">8.5 STAGE DE (Decode)</p>
<p class="p_Normal">---------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Responsibilities:</p>
<p class="p_Normal">- Decode instruction format</p>
<p class="p_Normal">- Extract operands</p>
<p class="p_Normal">- Determine execUnit</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Rules:</p>
<p class="p_Normal">- No architectural side effects</p>
<p class="p_Normal">- Decode MUST precede execution</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">8.6 STAGE IF (Fetch Injection)</p>
<p class="p_Normal">------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Responsibilities:</p>
<p class="p_Normal">- Consume FetchResult</p>
<p class="p_Normal">- Populate slot(0)</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Rules:</p>
<p class="p_Normal">- If frontend stalled: do nothing</p>
<p class="p_Normal">- If faultPending: do nothing</p>
<p class="p_Normal">- Advance ring ONLY if slot accepted</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">9. MBOX EXECUTION (REFERENCE MODEL)</p>
<p class="p_Normal">----------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">MBox is the reference execution model.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">MBox SHALL:</p>
<p class="p_Normal">- Read operand values from AlphaProcessorContext</p>
<p class="p_Normal">- Never treat register indices as values</p>
<p class="p_Normal">- Use staged DTB PTEs if present</p>
<p class="p_Normal">- Perform SPAM lookup if not staged</p>
<p class="p_Normal">- Set slot.stalled on retryable conditions</p>
<p class="p_Normal">- Set slot.faultPending on faults</p>
<p class="p_Normal">- Never advance PC</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">All memory faults MUST be precise and restartable.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">10. PAL AND CONTROL FLOW</p>
<p class="p_Normal">-----------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">- PAL entry is initiated ONLY by AlphaCPU</p>
<p class="p_Normal">- Pipeline MUST quiesce before PAL</p>
<p class="p_Normal">- Continuation PC MUST point to faulting instruction</p>
<p class="p_Normal">- On PAL return, pipeline restarts at that PC</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">11. REQUIRED PIPELINE CHANGES (ASSESSMENT)</p>
<p class="p_Normal">------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Based on current implementation, the following changes are REQUIRED:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">- Pipeline::step() must return immediately on faultPending</p>
<p class="p_Normal">- advanceRing() must be conditional</p>
<p class="p_Normal">- PC advancement must exist ONLY in WB</p>
<p class="p_Normal">- faultPending must be set by all faulting boxes</p>
<p class="p_Normal">- stalled must block advancement but not raise PAL</p>
<p class="p_Normal">- Frontend stall must be consumed by AlphaCPU/IBox</p>
<p class="p_Normal">- MBox must read register values, not indices</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">-------------------------------------------------------------------------------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">12. SUMMARY</p>
<p class="p_Normal">-----------</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This specification establishes a strict, pipeline-authoritative execution model.</p>
<p class="p_Normal">All boxes operate as semantic engines only. &nbsp;All control decisions flow through</p>
<p class="p_Normal">the pipeline and terminate in the AlphaCPU run loop.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">MBox execution fully exercises this model; correctness here implies correctness</p>
<p class="p_Normal">for all other boxes.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">===============================================================================</p>
<p class="p_Normal">END OF SPECIFICATION</p>
<p class="p_Normal">===============================================================================</p>
<p class="p_Normal">&nbsp;</p>

<!--ZOOMSTOP-->
</div></div>
<script type="text/javascript">



function normHeaders() {
 var topicHeadHeight =  $("#idheaderbg > table").first().height() + 1,
	 $topicHeaderBox = $("#idheader"),
	 $topicContentBox = $("#idcontent"),
	 $navHeader = $("#navbar", parent.document),			 
	$navBox = $("div#hmnavframe", parent.document),
	 navHeaderHeight = $navHeader.height();
 if (topicHeadHeight != navHeaderHeight) {
	 $navHeader.css("height",topicHeadHeight + "px");
	 $navBox.css("top", topicHeadHeight + "px");
	 $topicHeaderBox.css("height", topicHeadHeight + "px");
		if ($topicHeaderBox.css("position") == "fixed"){
			$topicContentBox.css("margin-top", topicHeadHeight + "px");
			}
		}
    }
			 
  $(document).ready(function(){
    $(window).on('resize', function() {
      var y = $('#idheader').height(); 
      $('#idcontent').css('margin-top', y);
      var par = window.parent;
      if ($( par ).width() <= $( window ).width()+20) {
        $('#idheader').css('position', 'relative');
        $('#idcontent').css('margin-top', 0);
        $('#idbacktotop').css('display', 'block');
        $('.hmanchor').css('margin-top', -20);
	$('.hmanchor').css('padding-top', 20);
      }
      else {
        $('#idheader').css('position', 'fixed');
        $('#idcontent').css('margin-top', $('#idheader').height());
        $('#idbacktotop').css('display', 'none');
        $('.hmanchor').css('margin-top', -y-20);
		$('.hmanchor').css('padding-top', y+20);
		$("div#hmsplitter", parent.document).css('width', '3px');
      }
	normHeaders();
    });
    
	 $(window).resize(); //trigger event for initially small displays
  });
 

if ((!parent.hmNavigationFrame) && (parent.location) && (parent.location.href)) { $('.sync-toc').show();$('p.crumbs').hide();}

</script>
</body>
</html>
