

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sat Jul 12 11:40:05 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4520 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000FE0                     bsr             equ	4064
    51   000FE9                     fsr0            equ	4073
    52   000FEA                     fsr0h           equ	4074
    53   000FE9                     fsr0l           equ	4073
    54   000FE1                     fsr1            equ	4065
    55   000FE2                     fsr1h           equ	4066
    56   000FE1                     fsr1l           equ	4065
    57   000FD9                     fsr2            equ	4057
    58   000FDA                     fsr2h           equ	4058
    59   000FD9                     fsr2l           equ	4057
    60   000FEF                     indf0           equ	4079
    61   000FE7                     indf1           equ	4071
    62   000FDF                     indf2           equ	4063
    63   000FF2                     intcon          equ	4082
    64   000000                     nvmcon          equ	0
    65   000FF9                     pcl             equ	4089
    66   000FFA                     pclath          equ	4090
    67   000FFB                     pclatu          equ	4091
    68   000FEB                     plusw0          equ	4075
    69   000FE3                     plusw1          equ	4067
    70   000FDB                     plusw2          equ	4059
    71   000FED                     postdec0        equ	4077
    72   000FE5                     postdec1        equ	4069
    73   000FDD                     postdec2        equ	4061
    74   000FEE                     postinc0        equ	4078
    75   000FE6                     postinc1        equ	4070
    76   000FDE                     postinc2        equ	4062
    77   000FEC                     preinc0         equ	4076
    78   000FE4                     preinc1         equ	4068
    79   000FDC                     preinc2         equ	4060
    80   000FF3                     prod            equ	4083
    81   000FF4                     prodh           equ	4084
    82   000FF3                     prodl           equ	4083
    83   000FD8                     status          equ	4056
    84   000FF5                     tablat          equ	4085
    85   000FF6                     tblptr          equ	4086
    86   000FF7                     tblptrh         equ	4087
    87   000FF6                     tblptrl         equ	4086
    88   000FF8                     tblptru         equ	4088
    89   000FFD                     tosl            equ	4093
    90   000FE8                     wreg            equ	4072
    91   000F80                     PORTA           equ	3968	;# 
    92   000F81                     PORTB           equ	3969	;# 
    93   000F82                     PORTC           equ	3970	;# 
    94   000F83                     PORTD           equ	3971	;# 
    95   000F84                     PORTE           equ	3972	;# 
    96   000F89                     LATA            equ	3977	;# 
    97   000F8A                     LATB            equ	3978	;# 
    98   000F8B                     LATC            equ	3979	;# 
    99   000F8C                     LATD            equ	3980	;# 
   100   000F8D                     LATE            equ	3981	;# 
   101   000F92                     TRISA           equ	3986	;# 
   102   000F92                     DDRA            equ	3986	;# 
   103   000F93                     TRISB           equ	3987	;# 
   104   000F93                     DDRB            equ	3987	;# 
   105   000F94                     TRISC           equ	3988	;# 
   106   000F94                     DDRC            equ	3988	;# 
   107   000F95                     TRISD           equ	3989	;# 
   108   000F95                     DDRD            equ	3989	;# 
   109   000F96                     TRISE           equ	3990	;# 
   110   000F96                     DDRE            equ	3990	;# 
   111   000F9B                     OSCTUNE         equ	3995	;# 
   112   000F9D                     PIE1            equ	3997	;# 
   113   000F9E                     PIR1            equ	3998	;# 
   114   000F9F                     IPR1            equ	3999	;# 
   115   000FA0                     PIE2            equ	4000	;# 
   116   000FA1                     PIR2            equ	4001	;# 
   117   000FA2                     IPR2            equ	4002	;# 
   118   000FA6                     EECON1          equ	4006	;# 
   119   000FA7                     EECON2          equ	4007	;# 
   120   000FA8                     EEDATA          equ	4008	;# 
   121   000FA9                     EEADR           equ	4009	;# 
   122   000FAB                     RCSTA           equ	4011	;# 
   123   000FAB                     RCSTA1          equ	4011	;# 
   124   000FAC                     TXSTA           equ	4012	;# 
   125   000FAC                     TXSTA1          equ	4012	;# 
   126   000FAD                     TXREG           equ	4013	;# 
   127   000FAD                     TXREG1          equ	4013	;# 
   128   000FAE                     RCREG           equ	4014	;# 
   129   000FAE                     RCREG1          equ	4014	;# 
   130   000FAF                     SPBRG           equ	4015	;# 
   131   000FAF                     SPBRG1          equ	4015	;# 
   132   000FB0                     SPBRGH          equ	4016	;# 
   133   000FB1                     T3CON           equ	4017	;# 
   134   000FB2                     TMR3            equ	4018	;# 
   135   000FB2                     TMR3L           equ	4018	;# 
   136   000FB3                     TMR3H           equ	4019	;# 
   137   000FB4                     CMCON           equ	4020	;# 
   138   000FB5                     CVRCON          equ	4021	;# 
   139   000FB6                     ECCP1AS         equ	4022	;# 
   140   000FB6                     ECCPAS          equ	4022	;# 
   141   000FB7                     PWM1CON         equ	4023	;# 
   142   000FB7                     ECCP1DEL        equ	4023	;# 
   143   000FB8                     BAUDCON         equ	4024	;# 
   144   000FB8                     BAUDCTL         equ	4024	;# 
   145   000FBA                     CCP2CON         equ	4026	;# 
   146   000FBB                     CCPR2           equ	4027	;# 
   147   000FBB                     CCPR2L          equ	4027	;# 
   148   000FBC                     CCPR2H          equ	4028	;# 
   149   000FBD                     CCP1CON         equ	4029	;# 
   150   000FBE                     CCPR1           equ	4030	;# 
   151   000FBE                     CCPR1L          equ	4030	;# 
   152   000FBF                     CCPR1H          equ	4031	;# 
   153   000FC0                     ADCON2          equ	4032	;# 
   154   000FC1                     ADCON1          equ	4033	;# 
   155   000FC2                     ADCON0          equ	4034	;# 
   156   000FC3                     ADRES           equ	4035	;# 
   157   000FC3                     ADRESL          equ	4035	;# 
   158   000FC4                     ADRESH          equ	4036	;# 
   159   000FC5                     SSPCON2         equ	4037	;# 
   160   000FC6                     SSPCON1         equ	4038	;# 
   161   000FC7                     SSPSTAT         equ	4039	;# 
   162   000FC8                     SSPADD          equ	4040	;# 
   163   000FC9                     SSPBUF          equ	4041	;# 
   164   000FCA                     T2CON           equ	4042	;# 
   165   000FCB                     PR2             equ	4043	;# 
   166   000FCB                     MEMCON          equ	4043	;# 
   167   000FCC                     TMR2            equ	4044	;# 
   168   000FCD                     T1CON           equ	4045	;# 
   169   000FCE                     TMR1            equ	4046	;# 
   170   000FCE                     TMR1L           equ	4046	;# 
   171   000FCF                     TMR1H           equ	4047	;# 
   172   000FD0                     RCON            equ	4048	;# 
   173   000FD1                     WDTCON          equ	4049	;# 
   174   000FD2                     HLVDCON         equ	4050	;# 
   175   000FD2                     LVDCON          equ	4050	;# 
   176   000FD3                     OSCCON          equ	4051	;# 
   177   000FD5                     T0CON           equ	4053	;# 
   178   000FD6                     TMR0            equ	4054	;# 
   179   000FD6                     TMR0L           equ	4054	;# 
   180   000FD7                     TMR0H           equ	4055	;# 
   181   000FD8                     STATUS          equ	4056	;# 
   182   000FD9                     FSR2            equ	4057	;# 
   183   000FD9                     FSR2L           equ	4057	;# 
   184   000FDA                     FSR2H           equ	4058	;# 
   185   000FDB                     PLUSW2          equ	4059	;# 
   186   000FDC                     PREINC2         equ	4060	;# 
   187   000FDD                     POSTDEC2        equ	4061	;# 
   188   000FDE                     POSTINC2        equ	4062	;# 
   189   000FDF                     INDF2           equ	4063	;# 
   190   000FE0                     BSR             equ	4064	;# 
   191   000FE1                     FSR1            equ	4065	;# 
   192   000FE1                     FSR1L           equ	4065	;# 
   193   000FE2                     FSR1H           equ	4066	;# 
   194   000FE3                     PLUSW1          equ	4067	;# 
   195   000FE4                     PREINC1         equ	4068	;# 
   196   000FE5                     POSTDEC1        equ	4069	;# 
   197   000FE6                     POSTINC1        equ	4070	;# 
   198   000FE7                     INDF1           equ	4071	;# 
   199   000FE8                     WREG            equ	4072	;# 
   200   000FE9                     FSR0            equ	4073	;# 
   201   000FE9                     FSR0L           equ	4073	;# 
   202   000FEA                     FSR0H           equ	4074	;# 
   203   000FEB                     PLUSW0          equ	4075	;# 
   204   000FEC                     PREINC0         equ	4076	;# 
   205   000FED                     POSTDEC0        equ	4077	;# 
   206   000FEE                     POSTINC0        equ	4078	;# 
   207   000FEF                     INDF0           equ	4079	;# 
   208   000FF0                     INTCON3         equ	4080	;# 
   209   000FF1                     INTCON2         equ	4081	;# 
   210   000FF2                     INTCON          equ	4082	;# 
   211   000FF3                     PROD            equ	4083	;# 
   212   000FF3                     PRODL           equ	4083	;# 
   213   000FF4                     PRODH           equ	4084	;# 
   214   000FF5                     TABLAT          equ	4085	;# 
   215   000FF6                     TBLPTR          equ	4086	;# 
   216   000FF6                     TBLPTRL         equ	4086	;# 
   217   000FF7                     TBLPTRH         equ	4087	;# 
   218   000FF8                     TBLPTRU         equ	4088	;# 
   219   000FF9                     PCLAT           equ	4089	;# 
   220   000FF9                     PC              equ	4089	;# 
   221   000FF9                     PCL             equ	4089	;# 
   222   000FFA                     PCLATH          equ	4090	;# 
   223   000FFB                     PCLATU          equ	4091	;# 
   224   000FFC                     STKPTR          equ	4092	;# 
   225   000FFD                     TOS             equ	4093	;# 
   226   000FFD                     TOSL            equ	4093	;# 
   227   000FFE                     TOSH            equ	4094	;# 
   228   000FFF                     TOSU            equ	4095	;# 
   229   007C60                     _LATD0          set	31840
   230   007CA8                     _TRISD0         set	31912
   231   000FD3                     _OSCCONbits     set	4051
   232                           
   233                           ; #config settings
   234                           
   235                           	psect	cinit
   236   000648                     __pcinit:
   237                           	callstack 0
   238   000648                     start_initialization:
   239                           	callstack 0
   240   000648                     __initialization:
   241                           	callstack 0
   242                           
   243                           ; Clear objects allocated to COMRAM (2 bytes)
   244   000648  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
   245   00064A  6A01               	clrf	__pbssCOMRAM& (0+255),c
   246   00064C                     end_of_initialization:
   247                           	callstack 0
   248   00064C                     __end_of__initialization:
   249                           	callstack 0
   250   00064C  0100               	movlb	0
   251   00064E  EF01  F003         	goto	_main	;jump to C main() function
   252                           
   253                           	psect	bssCOMRAM
   254   000001                     __pbssCOMRAM:
   255                           	callstack 0
   256   000001                     _count:
   257                           	callstack 0
   258   000001                     	ds	2
   259                           
   260                           	psect	cstackCOMRAM
   261   000003                     __pcstackCOMRAM:
   262                           	callstack 0
   263   000003                     ??_main:
   264                           
   265                           ; 1 bytes @ 0x0
   266   000003                     	ds	2
   267                           
   268 ;;
   269 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   270 ;;
   271 ;; *************** function _main *****************
   272 ;; Defined at:
   273 ;;		line 13 in file "LED_BLINK.c"
   274 ;; Parameters:    Size  Location     Type
   275 ;;		None
   276 ;; Auto vars:     Size  Location     Type
   277 ;;		None
   278 ;; Return value:  Size  Location     Type
   279 ;;                  1    wreg      void 
   280 ;; Registers used:
   281 ;;		wreg, status,2
   282 ;; Tracked objects:
   283 ;;		On entry : 0/0
   284 ;;		On exit  : 0/0
   285 ;;		Unchanged: 0/0
   286 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   287 ;;      Params:         0       0       0       0       0       0       0
   288 ;;      Locals:         0       0       0       0       0       0       0
   289 ;;      Temps:          2       0       0       0       0       0       0
   290 ;;      Totals:         2       0       0       0       0       0       0
   291 ;;Total ram usage:        2 bytes
   292 ;; This function calls:
   293 ;;		Nothing
   294 ;; This function is called by:
   295 ;;		Startup code after reset
   296 ;; This function uses a non-reentrant model
   297 ;;
   298                           
   299                           	psect	text0
   300   000602                     __ptext0:
   301                           	callstack 0
   302   000602                     _main:
   303                           	callstack 31
   304   000602                     
   305                           ;LED_BLINK.c: 14:     }
   306   000602  0E70               	movlw	112
   307   000604  12D3               	iorwf	211,f,c	;volatile
   308                           
   309                           ;LED_BLINK.c: 15: 
   310   000606  50D3               	movf	211,w,c	;volatile
   311   000608  0BFC               	andlw	-4
   312   00060A  0902               	iorlw	2
   313   00060C  6ED3               	movwf	211,c	;volatile
   314   00060E  9095               	bcf	3989,0,c	;volatile
   315   000610                     l698:
   316   000610  808C               	bsf	3980,0,c	;volatile
   317   000612  0E06               	movlw	6
   318   000614  6E04               	movwf	(??_main+1)^0,c
   319   000616  0E13               	movlw	19
   320   000618  6E03               	movwf	??_main^0,c
   321   00061A  0EAE               	movlw	174
   322   00061C                     u17:
   323   00061C  2EE8               	decfsz	wreg,f,c
   324   00061E  D7FE               	bra	u17
   325   000620  2E03               	decfsz	??_main^0,f,c
   326   000622  D7FC               	bra	u17
   327   000624  2E04               	decfsz	(??_main+1)^0,f,c
   328   000626  D7FA               	bra	u17
   329   000628  908C               	bcf	3980,0,c	;volatile
   330   00062A  0E06               	movlw	6
   331   00062C  6E04               	movwf	(??_main+1)^0,c
   332   00062E  0E13               	movlw	19
   333   000630  6E03               	movwf	??_main^0,c
   334   000632  0EAE               	movlw	174
   335   000634                     u27:
   336   000634  2EE8               	decfsz	wreg,f,c
   337   000636  D7FE               	bra	u27
   338   000638  2E03               	decfsz	??_main^0,f,c
   339   00063A  D7FC               	bra	u27
   340   00063C  2E04               	decfsz	(??_main+1)^0,f,c
   341   00063E  D7FA               	bra	u27
   342   000640  EF08  F003         	goto	l698
   343   000644  EFFE  F03F         	goto	start
   344   000648                     __end_of_main:
   345                           	callstack 0
   346                           
   347                           	psect	smallconst
   348   000600                     __psmallconst:
   349                           	callstack 0
   350   000600  00                 	db	0
   351   000601  00                 	db	0	; dummy byte at the end
   352   000600                     __smallconst    set	__psmallconst
   353   000600                     __mediumconst   set	__psmallconst
   354   000000                     __activetblptr  equ	0
   355                           
   356                           	psect	rparam
   357   000001                     ___rparam_used  equ	1
   358   000000                     ___param_bank   equ	0
   359   000000                     __Lparam        equ	__Lrparam
   360   000000                     __Hparam        equ	__Hrparam
   361                           
   362                           	psect	idloc
   363                           
   364                           ;Config register IDLOC0 @ 0x200000
   365                           ;	unspecified, using default values
   366   200000                     	org	2097152
   367   200000  FF                 	db	255
   368                           
   369                           ;Config register IDLOC1 @ 0x200001
   370                           ;	unspecified, using default values
   371   200001                     	org	2097153
   372   200001  FF                 	db	255
   373                           
   374                           ;Config register IDLOC2 @ 0x200002
   375                           ;	unspecified, using default values
   376   200002                     	org	2097154
   377   200002  FF                 	db	255
   378                           
   379                           ;Config register IDLOC3 @ 0x200003
   380                           ;	unspecified, using default values
   381   200003                     	org	2097155
   382   200003  FF                 	db	255
   383                           
   384                           ;Config register IDLOC4 @ 0x200004
   385                           ;	unspecified, using default values
   386   200004                     	org	2097156
   387   200004  FF                 	db	255
   388                           
   389                           ;Config register IDLOC5 @ 0x200005
   390                           ;	unspecified, using default values
   391   200005                     	org	2097157
   392   200005  FF                 	db	255
   393                           
   394                           ;Config register IDLOC6 @ 0x200006
   395                           ;	unspecified, using default values
   396   200006                     	org	2097158
   397   200006  FF                 	db	255
   398                           
   399                           ;Config register IDLOC7 @ 0x200007
   400                           ;	unspecified, using default values
   401   200007                     	org	2097159
   402   200007  FF                 	db	255
   403                           
   404                           	psect	config
   405                           
   406                           ; Padding undefined space
   407   300000                     	org	3145728
   408   300000  FF                 	db	255
   409                           
   410                           ;Config register CONFIG1H @ 0x300001
   411                           ;	Oscillator Selection bits
   412                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   413                           ;	Fail-Safe Clock Monitor Enable bit
   414                           ;	FCMEN = 0x0, unprogrammed default
   415                           ;	Internal/External Oscillator Switchover bit
   416                           ;	IESO = 0x0, unprogrammed default
   417   300001                     	org	3145729
   418   300001  08                 	db	8
   419                           
   420                           ;Config register CONFIG2L @ 0x300002
   421                           ;	unspecified, using default values
   422                           ;	Power-up Timer Enable bit
   423                           ;	PWRT = 0x1, unprogrammed default
   424                           ;	Brown-out Reset Enable bits
   425                           ;	BOREN = 0x3, unprogrammed default
   426                           ;	Brown Out Reset Voltage bits
   427                           ;	BORV = 0x3, unprogrammed default
   428   300002                     	org	3145730
   429   300002  1F                 	db	31
   430                           
   431                           ;Config register CONFIG2H @ 0x300003
   432                           ;	Watchdog Timer Enable bit
   433                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   434                           ;	Watchdog Timer Postscale Select bits
   435                           ;	WDTPS = 0xF, unprogrammed default
   436   300003                     	org	3145731
   437   300003  1E                 	db	30
   438                           
   439                           ; Padding undefined space
   440   300004                     	org	3145732
   441   300004  FF                 	db	255
   442                           
   443                           ;Config register CONFIG3H @ 0x300005
   444                           ;	CCP2 MUX bit
   445                           ;	CCP2MX = 0x1, unprogrammed default
   446                           ;	PORTB A/D Enable bit
   447                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   448                           ;	Low-Power Timer1 Oscillator Enable bit
   449                           ;	LPT1OSC = 0x0, unprogrammed default
   450                           ;	MCLR Pin Enable bit
   451                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   452   300005                     	org	3145733
   453   300005  01                 	db	1
   454                           
   455                           ;Config register CONFIG4L @ 0x300006
   456                           ;	Stack Full/Underflow Reset Enable bit
   457                           ;	STVREN = 0x1, unprogrammed default
   458                           ;	Single-Supply ICSP Enable bit
   459                           ;	LVP = OFF, Single-Supply ICSP disabled
   460                           ;	Extended Instruction Set Enable bit
   461                           ;	XINST = 0x0, unprogrammed default
   462                           ;	Background Debugger Enable bit
   463                           ;	DEBUG = 0x1, unprogrammed default
   464   300006                     	org	3145734
   465   300006  81                 	db	129
   466                           
   467                           ; Padding undefined space
   468   300007                     	org	3145735
   469   300007  FF                 	db	255
   470                           
   471                           ;Config register CONFIG5L @ 0x300008
   472                           ;	unspecified, using default values
   473                           ;	Code Protection bit
   474                           ;	CP0 = 0x1, unprogrammed default
   475                           ;	Code Protection bit
   476                           ;	CP1 = 0x1, unprogrammed default
   477                           ;	Code Protection bit
   478                           ;	CP2 = 0x1, unprogrammed default
   479                           ;	Code Protection bit
   480                           ;	CP3 = 0x1, unprogrammed default
   481   300008                     	org	3145736
   482   300008  0F                 	db	15
   483                           
   484                           ;Config register CONFIG5H @ 0x300009
   485                           ;	unspecified, using default values
   486                           ;	Boot Block Code Protection bit
   487                           ;	CPB = 0x1, unprogrammed default
   488                           ;	Data EEPROM Code Protection bit
   489                           ;	CPD = 0x1, unprogrammed default
   490   300009                     	org	3145737
   491   300009  C0                 	db	192
   492                           
   493                           ;Config register CONFIG6L @ 0x30000A
   494                           ;	unspecified, using default values
   495                           ;	Write Protection bit
   496                           ;	WRT0 = 0x1, unprogrammed default
   497                           ;	Write Protection bit
   498                           ;	WRT1 = 0x1, unprogrammed default
   499                           ;	Write Protection bit
   500                           ;	WRT2 = 0x1, unprogrammed default
   501                           ;	Write Protection bit
   502                           ;	WRT3 = 0x1, unprogrammed default
   503   30000A                     	org	3145738
   504   30000A  0F                 	db	15
   505                           
   506                           ;Config register CONFIG6H @ 0x30000B
   507                           ;	unspecified, using default values
   508                           ;	Configuration Register Write Protection bit
   509                           ;	WRTC = 0x1, unprogrammed default
   510                           ;	Boot Block Write Protection bit
   511                           ;	WRTB = 0x1, unprogrammed default
   512                           ;	Data EEPROM Write Protection bit
   513                           ;	WRTD = 0x1, unprogrammed default
   514   30000B                     	org	3145739
   515   30000B  E0                 	db	224
   516                           
   517                           ;Config register CONFIG7L @ 0x30000C
   518                           ;	unspecified, using default values
   519                           ;	Table Read Protection bit
   520                           ;	EBTR0 = 0x1, unprogrammed default
   521                           ;	Table Read Protection bit
   522                           ;	EBTR1 = 0x1, unprogrammed default
   523                           ;	Table Read Protection bit
   524                           ;	EBTR2 = 0x1, unprogrammed default
   525                           ;	Table Read Protection bit
   526                           ;	EBTR3 = 0x1, unprogrammed default
   527   30000C                     	org	3145740
   528   30000C  0F                 	db	15
   529                           
   530                           ;Config register CONFIG7H @ 0x30000D
   531                           ;	unspecified, using default values
   532                           ;	Boot Block Table Read Protection bit
   533                           ;	EBTRB = 0x1, unprogrammed default
   534   30000D                     	org	3145741
   535   30000D  40                 	db	64
   536                           tosu	equ	0xFFF
   537                           tosh	equ	0xFFE
   538                           tosl	equ	0xFFD
   539                           stkptr	equ	0xFFC
   540                           pclatu	equ	0xFFB
   541                           pclath	equ	0xFFA
   542                           pcl	equ	0xFF9
   543                           tblptru	equ	0xFF8
   544                           tblptrh	equ	0xFF7
   545                           tblptrl	equ	0xFF6
   546                           tablat	equ	0xFF5
   547                           prodh	equ	0xFF4
   548                           prodl	equ	0xFF3
   549                           indf0	equ	0xFEF
   550                           postinc0	equ	0xFEE
   551                           postdec0	equ	0xFED
   552                           preinc0	equ	0xFEC
   553                           plusw0	equ	0xFEB
   554                           fsr0h	equ	0xFEA
   555                           fsr0l	equ	0xFE9
   556                           wreg	equ	0xFE8
   557                           indf1	equ	0xFE7
   558                           postinc1	equ	0xFE6
   559                           postdec1	equ	0xFE5
   560                           preinc1	equ	0xFE4
   561                           plusw1	equ	0xFE3
   562                           fsr1h	equ	0xFE2
   563                           fsr1l	equ	0xFE1
   564                           bsr	equ	0xFE0
   565                           indf2	equ	0xFDF
   566                           postinc2	equ	0xFDE
   567                           postdec2	equ	0xFDD
   568                           preinc2	equ	0xFDC
   569                           plusw2	equ	0xFDB
   570                           fsr2h	equ	0xFDA
   571                           fsr2l	equ	0xFD9
   572                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       4
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1535      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          127      0       0      0.0%
COMRAM             127      2       4      3.1%
BITBIGSFRh         106      0       0      0.0%
BITBIGSFRll         12      0       0      0.0%
BITBIGSFRlh          8      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sat Jul 12 11:40:05 2025

                     u17 061C                       u27 0634                      l700 0612  
                    l702 0628                      l704 062A                      l694 0602  
                    l696 060E                      l698 0610                      wreg 0FE8  
                   _main 0602                     start 7FFC             ___param_bank 0000  
                  ?_main 0003                    _LATD0 7C60                    _count 0001  
        __initialization 0648             __end_of_main 0648                   ??_main 0003  
          __activetblptr 0000                   _TRISD0 7CA8                   isa$std 0001  
           __mediumconst 0600               __accesstop 0080  __end_of__initialization 064C  
          ___rparam_used 0001           __pcstackCOMRAM 0003                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0600                  __pcinit 0648  
                __ramtop 0600                  __ptext0 0602     end_of_initialization 064C  
    start_initialization 0648              __pbssCOMRAM 0001              __smallconst 0600  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
             _OSCCONbits 0FD3  
