

================================================================
== Vitis HLS Report for 'init_block_AB_proc478'
================================================================
* Date:           Tue Sep  5 22:43:06 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4610|     4610| 15.365 us | 15.365 us |  4610|  4610|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |     4608|     4608|         7|          6|          1|   768|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv47_0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %indvars_iv47_0"   --->   Operation 10 'read' 'indvars_iv47_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i9 %indvars_iv47_0_read"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_4_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_5_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_6_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_7_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_8_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_9_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_10_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_11_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_4_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_5_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_6_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_7_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_8_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_9_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_10_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_11_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indvars_iv47_0_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.i8P, i8 %indvars_iv47_0_c, i8 %empty" [gemm_systolic_array.cpp:210]   --->   Operation 37 'write' 'write_ln210' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_11_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_10_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_9_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_8_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_7_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_6_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_5_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_4_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_11_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_10_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_9_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_8_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_7_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_6_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_5_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_4_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10" [gemm_systolic_array.cpp:216]   --->   Operation 62 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_65_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8" [gemm_systolic_array.cpp:216]   --->   Operation 63 'bitconcatenate' 'tmp_65_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i16 %tmp_65_i" [gemm_systolic_array.cpp:216]   --->   Operation 64 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.58ns)   --->   "%sub_ln216 = sub i18 %tmp_i, i18 %zext_ln216" [gemm_systolic_array.cpp:216]   --->   Operation 65 'sub' 'sub_ln216' <Predicate = true> <Delay = 0.58> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvars_iv36_0_i_i_i = phi i10 %add_ln210, void %.split4.0.0.i.i.i, i10, void %entry" [gemm_systolic_array.cpp:210]   --->   Operation 67 'phi' 'indvars_iv36_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm_systolic_array.cpp:210]   --->   Operation 68 'specloopname' 'specloopname_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln210 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:210]   --->   Operation 69 'specpipeline' 'specpipeline_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.60ns)   --->   "%icmp_ln210 = icmp_eq  i10 %indvars_iv36_0_i_i_i, i10" [gemm_systolic_array.cpp:210]   --->   Operation 70 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_1190 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 71 'speclooptripcount' 'empty_1190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.54ns)   --->   "%add_ln210 = add i10 %indvars_iv36_0_i_i_i, i10" [gemm_systolic_array.cpp:210]   --->   Operation 72 'add' 'add_ln210' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %.split4.0.0.i.i.i, void %init_block_AB_proc478.exit" [gemm_systolic_array.cpp:210]   --->   Operation 73 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:210]   --->   Operation 74 'zext' 'zext_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:213]   --->   Operation 75 'zext' 'zext_ln213' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln213_4 = zext i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:213]   --->   Operation 76 'zext' 'zext_ln213_4' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%v177_V_addr = getelementptr i24 %v177_V, i64, i64 %zext_ln210" [gemm_systolic_array.cpp:213]   --->   Operation 77 'getelementptr' 'v177_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.53ns)   --->   "%add_ln213 = add i11 %zext_ln213_4, i11" [gemm_systolic_array.cpp:213]   --->   Operation 78 'add' 'add_ln213' <Predicate = (!icmp_ln210)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln213_5 = zext i11 %add_ln213" [gemm_systolic_array.cpp:213]   --->   Operation 79 'zext' 'zext_ln213_5' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%v177_V_addr_1 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_5" [gemm_systolic_array.cpp:213]   --->   Operation 80 'getelementptr' 'v177_V_addr_1' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.58ns)   --->   "%add_ln216 = add i18 %zext_ln213, i18 %sub_ln216" [gemm_systolic_array.cpp:216]   --->   Operation 81 'add' 'add_ln216' <Predicate = (!icmp_ln210)> <Delay = 0.58> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i18 %add_ln216" [gemm_systolic_array.cpp:216]   --->   Operation 82 'zext' 'zext_ln216_1' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%v178_V_addr = getelementptr i24 %v178_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 83 'getelementptr' 'v178_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%v178_1_V_addr = getelementptr i24 %v178_1_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 84 'getelementptr' 'v178_1_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%v178_2_V_addr = getelementptr i24 %v178_2_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 85 'getelementptr' 'v178_2_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%v178_3_V_addr = getelementptr i24 %v178_3_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 86 'getelementptr' 'v178_3_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%v178_4_V_addr = getelementptr i24 %v178_4_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 87 'getelementptr' 'v178_4_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%v178_5_V_addr = getelementptr i24 %v178_5_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 88 'getelementptr' 'v178_5_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%v178_6_V_addr = getelementptr i24 %v178_6_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 89 'getelementptr' 'v178_6_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%v178_7_V_addr = getelementptr i24 %v178_7_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 90 'getelementptr' 'v178_7_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%v178_8_V_addr = getelementptr i24 %v178_8_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 91 'getelementptr' 'v178_8_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%v178_9_V_addr = getelementptr i24 %v178_9_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 92 'getelementptr' 'v178_9_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%v178_10_V_addr = getelementptr i24 %v178_10_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 93 'getelementptr' 'v178_10_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%v178_11_V_addr = getelementptr i24 %v178_11_V, i64, i64 %zext_ln216_1" [gemm_systolic_array.cpp:216]   --->   Operation 94 'getelementptr' 'v178_11_V_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.15ns)   --->   "%v177_V_load = load i14 %v177_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 95 'load' 'v177_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 96 [2/2] (1.15ns)   --->   "%v177_V_load_1 = load i14 %v177_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 96 'load' 'v177_V_load_1' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 97 [2/2] (1.15ns)   --->   "%v178_V_load = load i18 %v178_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 97 'load' 'v178_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 98 [2/2] (1.15ns)   --->   "%v178_1_V_load = load i18 %v178_1_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 98 'load' 'v178_1_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 99 [2/2] (1.15ns)   --->   "%v178_2_V_load = load i18 %v178_2_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 99 'load' 'v178_2_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 100 [2/2] (1.15ns)   --->   "%v178_3_V_load = load i18 %v178_3_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 100 'load' 'v178_3_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 101 [2/2] (1.15ns)   --->   "%v178_4_V_load = load i18 %v178_4_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 101 'load' 'v178_4_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 102 [2/2] (1.15ns)   --->   "%v178_5_V_load = load i18 %v178_5_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 102 'load' 'v178_5_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 103 [2/2] (1.15ns)   --->   "%v178_6_V_load = load i18 %v178_6_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 103 'load' 'v178_6_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 104 [2/2] (1.15ns)   --->   "%v178_7_V_load = load i18 %v178_7_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 104 'load' 'v178_7_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 105 [2/2] (1.15ns)   --->   "%v178_8_V_load = load i18 %v178_8_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 105 'load' 'v178_8_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 106 [2/2] (1.15ns)   --->   "%v178_9_V_load = load i18 %v178_9_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 106 'load' 'v178_9_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 107 [2/2] (1.15ns)   --->   "%v178_10_V_load = load i18 %v178_10_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 107 'load' 'v178_10_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_2 : Operation 108 [2/2] (1.15ns)   --->   "%v178_11_V_load = load i18 %v178_11_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 108 'load' 'v178_11_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln213_3 = zext i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:213]   --->   Operation 109 'zext' 'zext_ln213_3' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.52ns)   --->   "%add_ln213_1 = add i12 %zext_ln213_3, i12" [gemm_systolic_array.cpp:213]   --->   Operation 110 'add' 'add_ln213_1' <Predicate = (!icmp_ln210)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln213_6 = zext i12 %add_ln213_1" [gemm_systolic_array.cpp:213]   --->   Operation 111 'zext' 'zext_ln213_6' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%v177_V_addr_2 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_6" [gemm_systolic_array.cpp:213]   --->   Operation 112 'getelementptr' 'v177_V_addr_2' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.52ns)   --->   "%add_ln213_2 = add i12 %zext_ln213_3, i12" [gemm_systolic_array.cpp:213]   --->   Operation 113 'add' 'add_ln213_2' <Predicate = (!icmp_ln210)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln213_7 = zext i12 %add_ln213_2" [gemm_systolic_array.cpp:213]   --->   Operation 114 'zext' 'zext_ln213_7' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%v177_V_addr_3 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_7" [gemm_systolic_array.cpp:213]   --->   Operation 115 'getelementptr' 'v177_V_addr_3' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_3 : Operation 116 [1/2] (1.15ns)   --->   "%v177_V_load = load i14 %v177_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 116 'load' 'v177_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 117 [1/2] (1.15ns)   --->   "%v177_V_load_1 = load i14 %v177_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 117 'load' 'v177_V_load_1' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 118 [2/2] (1.15ns)   --->   "%v177_V_load_2 = load i14 %v177_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 118 'load' 'v177_V_load_2' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 119 [2/2] (1.15ns)   --->   "%v177_V_load_3 = load i14 %v177_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 119 'load' 'v177_V_load_3' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 120 [1/2] (1.15ns)   --->   "%v178_V_load = load i18 %v178_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 120 'load' 'v178_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 121 [1/2] (1.15ns)   --->   "%v178_1_V_load = load i18 %v178_1_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 121 'load' 'v178_1_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 122 [1/2] (1.15ns)   --->   "%v178_2_V_load = load i18 %v178_2_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 122 'load' 'v178_2_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 123 [1/2] (1.15ns)   --->   "%v178_3_V_load = load i18 %v178_3_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 123 'load' 'v178_3_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 124 [1/2] (1.15ns)   --->   "%v178_4_V_load = load i18 %v178_4_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 124 'load' 'v178_4_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 125 [1/2] (1.15ns)   --->   "%v178_5_V_load = load i18 %v178_5_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 125 'load' 'v178_5_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 126 [1/2] (1.15ns)   --->   "%v178_6_V_load = load i18 %v178_6_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 126 'load' 'v178_6_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 127 [1/2] (1.15ns)   --->   "%v178_7_V_load = load i18 %v178_7_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 127 'load' 'v178_7_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 128 [1/2] (1.15ns)   --->   "%v178_8_V_load = load i18 %v178_8_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 128 'load' 'v178_8_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 129 [1/2] (1.15ns)   --->   "%v178_9_V_load = load i18 %v178_9_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 129 'load' 'v178_9_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 130 [1/2] (1.15ns)   --->   "%v178_10_V_load = load i18 %v178_10_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 130 'load' 'v178_10_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_3 : Operation 131 [1/2] (1.15ns)   --->   "%v178_11_V_load = load i18 %v178_11_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 131 'load' 'v178_11_V_load' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:213]   --->   Operation 132 'zext' 'zext_ln213_2' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_66_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54, i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:213]   --->   Operation 133 'bitconcatenate' 'tmp_66_i' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%v177_V_addr_4 = getelementptr i24 %v177_V, i64, i64 %tmp_66_i" [gemm_systolic_array.cpp:213]   --->   Operation 134 'getelementptr' 'v177_V_addr_4' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.54ns)   --->   "%add_ln213_3 = add i13 %zext_ln213_2, i13" [gemm_systolic_array.cpp:213]   --->   Operation 135 'add' 'add_ln213_3' <Predicate = (!icmp_ln210)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln213_8 = zext i13 %add_ln213_3" [gemm_systolic_array.cpp:213]   --->   Operation 136 'zext' 'zext_ln213_8' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%v177_V_addr_5 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_8" [gemm_systolic_array.cpp:213]   --->   Operation 137 'getelementptr' 'v177_V_addr_5' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_4 : Operation 138 [1/2] (1.15ns)   --->   "%v177_V_load_2 = load i14 %v177_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 138 'load' 'v177_V_load_2' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_4 : Operation 139 [1/2] (1.15ns)   --->   "%v177_V_load_3 = load i14 %v177_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 139 'load' 'v177_V_load_3' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_4 : Operation 140 [2/2] (1.15ns)   --->   "%v177_V_load_4 = load i14 %v177_V_addr_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 140 'load' 'v177_V_load_4' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_4 : Operation 141 [2/2] (1.15ns)   --->   "%v177_V_load_5 = load i14 %v177_V_addr_5" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 141 'load' 'v177_V_load_5' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>

State 5 <SV = 4> <Delay = 1.69>
ST_5 : Operation 142 [1/1] (0.54ns)   --->   "%add_ln213_4 = add i13 %zext_ln213_2, i13" [gemm_systolic_array.cpp:213]   --->   Operation 142 'add' 'add_ln213_4' <Predicate = (!icmp_ln210)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln213_9 = zext i13 %add_ln213_4" [gemm_systolic_array.cpp:213]   --->   Operation 143 'zext' 'zext_ln213_9' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%v177_V_addr_6 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_9" [gemm_systolic_array.cpp:213]   --->   Operation 144 'getelementptr' 'v177_V_addr_6' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.54ns)   --->   "%add_ln213_5 = add i13 %zext_ln213_2, i13" [gemm_systolic_array.cpp:213]   --->   Operation 145 'add' 'add_ln213_5' <Predicate = (!icmp_ln210)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln213_10 = zext i13 %add_ln213_5" [gemm_systolic_array.cpp:213]   --->   Operation 146 'zext' 'zext_ln213_10' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%v177_V_addr_7 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_10" [gemm_systolic_array.cpp:213]   --->   Operation 147 'getelementptr' 'v177_V_addr_7' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_5 : Operation 148 [1/2] (1.15ns)   --->   "%v177_V_load_4 = load i14 %v177_V_addr_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 148 'load' 'v177_V_load_4' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_5 : Operation 149 [1/2] (1.15ns)   --->   "%v177_V_load_5 = load i14 %v177_V_addr_5" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 149 'load' 'v177_V_load_5' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_5 : Operation 150 [2/2] (1.15ns)   --->   "%v177_V_load_6 = load i14 %v177_V_addr_6" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 150 'load' 'v177_V_load_6' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_5 : Operation 151 [2/2] (1.15ns)   --->   "%v177_V_load_7 = load i14 %v177_V_addr_7" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 151 'load' 'v177_V_load_7' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:213]   --->   Operation 152 'zext' 'zext_ln213_1' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_67_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54, i10 %indvars_iv36_0_i_i_i" [gemm_systolic_array.cpp:213]   --->   Operation 153 'bitconcatenate' 'tmp_67_i' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%v177_V_addr_8 = getelementptr i24 %v177_V, i64, i64 %tmp_67_i" [gemm_systolic_array.cpp:213]   --->   Operation 154 'getelementptr' 'v177_V_addr_8' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.52ns)   --->   "%add_ln213_6 = add i12 %zext_ln213_3, i12" [gemm_systolic_array.cpp:213]   --->   Operation 155 'add' 'add_ln213_6' <Predicate = (!icmp_ln210)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i12 %add_ln213_6" [gemm_systolic_array.cpp:213]   --->   Operation 156 'sext' 'sext_ln213' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln213_11 = zext i13 %sext_ln213" [gemm_systolic_array.cpp:213]   --->   Operation 157 'zext' 'zext_ln213_11' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%v177_V_addr_9 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_11" [gemm_systolic_array.cpp:213]   --->   Operation 158 'getelementptr' 'v177_V_addr_9' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_6 : Operation 159 [1/2] (1.15ns)   --->   "%v177_V_load_6 = load i14 %v177_V_addr_6" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 159 'load' 'v177_V_load_6' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_6 : Operation 160 [1/2] (1.15ns)   --->   "%v177_V_load_7 = load i14 %v177_V_addr_7" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 160 'load' 'v177_V_load_7' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_6 : Operation 161 [2/2] (1.15ns)   --->   "%v177_V_load_8 = load i14 %v177_V_addr_8" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 161 'load' 'v177_V_load_8' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_6 : Operation 162 [2/2] (1.15ns)   --->   "%v177_V_load_9 = load i14 %v177_V_addr_9" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 162 'load' 'v177_V_load_9' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 163 [1/1] (0.55ns)   --->   "%add_ln213_7 = add i14 %zext_ln213_1, i14" [gemm_systolic_array.cpp:213]   --->   Operation 163 'add' 'add_ln213_7' <Predicate = (!icmp_ln210)> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln213_12 = zext i14 %add_ln213_7" [gemm_systolic_array.cpp:213]   --->   Operation 164 'zext' 'zext_ln213_12' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%v177_V_addr_10 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_12" [gemm_systolic_array.cpp:213]   --->   Operation 165 'getelementptr' 'v177_V_addr_10' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.55ns)   --->   "%add_ln213_8 = add i14 %zext_ln213_1, i14" [gemm_systolic_array.cpp:213]   --->   Operation 166 'add' 'add_ln213_8' <Predicate = (!icmp_ln210)> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln213_13 = zext i14 %add_ln213_8" [gemm_systolic_array.cpp:213]   --->   Operation 167 'zext' 'zext_ln213_13' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%v177_V_addr_11 = getelementptr i24 %v177_V, i64, i64 %zext_ln213_13" [gemm_systolic_array.cpp:213]   --->   Operation 168 'getelementptr' 'v177_V_addr_11' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_7 : Operation 169 [1/2] (1.15ns)   --->   "%v177_V_load_8 = load i14 %v177_V_addr_8" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 169 'load' 'v177_V_load_8' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_7 : Operation 170 [1/2] (1.15ns)   --->   "%v177_V_load_9 = load i14 %v177_V_addr_9" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 170 'load' 'v177_V_load_9' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_7 : Operation 171 [2/2] (1.15ns)   --->   "%v177_V_load_10 = load i14 %v177_V_addr_10" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 171 'load' 'v177_V_load_10' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_7 : Operation 172 [2/2] (1.15ns)   --->   "%v177_V_load_11 = load i14 %v177_V_addr_11" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 172 'load' 'v177_V_load_11' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>

State 8 <SV = 7> <Delay = 2.37>
ST_8 : Operation 173 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_0_V_V, i24 %v177_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 173 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_1_V_V, i24 %v177_V_load_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 174 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 175 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_2_V_V, i24 %v177_V_load_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 175 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 176 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_3_V_V, i24 %v177_V_load_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 176 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 177 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_4_V_V, i24 %v177_V_load_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 177 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 178 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_5_V_V, i24 %v177_V_load_5" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 178 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 179 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_6_V_V, i24 %v177_V_load_6" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 179 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 180 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_7_V_V, i24 %v177_V_load_7" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 180 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 181 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_8_V_V, i24 %v177_V_load_8" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 181 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 182 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_9_V_V, i24 %v177_V_load_9" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 182 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 183 [1/2] (1.15ns)   --->   "%v177_V_load_10 = load i14 %v177_V_addr_10" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 183 'load' 'v177_V_load_10' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_8 : Operation 184 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_10_V_V, i24 %v177_V_load_10" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 184 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 185 [1/2] (1.15ns)   --->   "%v177_V_load_11 = load i14 %v177_V_addr_11" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 185 'load' 'v177_V_load_11' <Predicate = (!icmp_ln210)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196608> <RAM>
ST_8 : Operation 186 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_11_V_V, i24 %v177_V_load_11" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 186 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 187 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_0_V_V, i24 %v178_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 187 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 188 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_1_V_V, i24 %v178_1_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 188 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 189 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_2_V_V, i24 %v178_2_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 189 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 190 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_3_V_V, i24 %v178_3_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 190 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 191 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_4_V_V, i24 %v178_4_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 191 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 192 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_5_V_V, i24 %v178_5_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 192 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 193 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_6_V_V, i24 %v178_6_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 193 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 194 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_7_V_V, i24 %v178_7_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 194 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 195 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_8_V_V, i24 %v178_8_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 195 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 196 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_9_V_V, i24 %v178_9_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 196 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 197 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_10_V_V, i24 %v178_10_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 197 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 198 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_11_V_V, i24 %v178_11_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 198 'write' 'write_ln108' <Predicate = (!icmp_ln210)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln210 = br void" [gemm_systolic_array.cpp:210]   --->   Operation 199 'br' 'br_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 200 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read on port 'indvars_iv47_0' [40]  (0 ns)
	fifo write on port 'indvars_iv47_0_c' (gemm_systolic_array.cpp:210) [67]  (1.22 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('indvars_iv36_0_i_i_i', gemm_systolic_array.cpp:210) with incoming values : ('add_ln210', gemm_systolic_array.cpp:210) [98]  (0 ns)
	'add' operation ('add_ln216', gemm_systolic_array.cpp:216) [145]  (0.582 ns)
	'getelementptr' operation ('v178_V_addr', gemm_systolic_array.cpp:216) [147]  (0 ns)
	'load' operation ('v178_V_load', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v178_V' [183]  (1.16 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'add' operation ('add_ln213_1', gemm_systolic_array.cpp:213) [116]  (0.526 ns)
	'getelementptr' operation ('v177_V_addr_2', gemm_systolic_array.cpp:213) [118]  (0 ns)
	'load' operation ('v177_V_load_2', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v177_V' [163]  (1.16 ns)

 <State 4>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln213_3', gemm_systolic_array.cpp:213) [124]  (0.54 ns)
	'getelementptr' operation ('v177_V_addr_5', gemm_systolic_array.cpp:213) [126]  (0 ns)
	'load' operation ('v177_V_load_5', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v177_V' [169]  (1.16 ns)

 <State 5>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln213_4', gemm_systolic_array.cpp:213) [127]  (0.54 ns)
	'getelementptr' operation ('v177_V_addr_6', gemm_systolic_array.cpp:213) [129]  (0 ns)
	'load' operation ('v177_V_load_6', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v177_V' [171]  (1.16 ns)

 <State 6>: 1.68ns
The critical path consists of the following:
	'add' operation ('add_ln213_6', gemm_systolic_array.cpp:213) [135]  (0.526 ns)
	'getelementptr' operation ('v177_V_addr_9', gemm_systolic_array.cpp:213) [138]  (0 ns)
	'load' operation ('v177_V_load_9', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v177_V' [177]  (1.16 ns)

 <State 7>: 1.71ns
The critical path consists of the following:
	'add' operation ('add_ln213_7', gemm_systolic_array.cpp:213) [139]  (0.555 ns)
	'getelementptr' operation ('v177_V_addr_10', gemm_systolic_array.cpp:213) [141]  (0 ns)
	'load' operation ('v177_V_load_10', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v177_V' [179]  (1.16 ns)

 <State 8>: 2.37ns
The critical path consists of the following:
	'load' operation ('v177_V_load_10', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v177_V' [179]  (1.16 ns)
	fifo write on port 'block_A_loader_10_V_V' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) [180]  (1.22 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
