# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 14:13:40  June 30, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Ex1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Block2
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:13:40  JUNE 30, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE Led_Sw.vhd
set_global_assignment -name VHDL_FILE Mux_2_To_1.vhd
set_global_assignment -name VHDL_FILE Mux_5_To_1.vhd
set_global_assignment -name VHDL_FILE Decoder_7Segment.vhd
set_global_assignment -name VHDL_FILE Letter_Sequence.vhd
set_global_assignment -name BDF_FILE Ex1.bdf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AB28 -to Sw[0]
set_location_assignment PIN_AC28 -to Sw[1]
set_location_assignment PIN_AC27 -to Sw[2]
set_location_assignment PIN_Y22 -to disp1[1]
set_location_assignment PIN_W21 -to disp1[2]
set_location_assignment PIN_W22 -to disp1[3]
set_location_assignment PIN_W25 -to disp1[4]
set_location_assignment PIN_U23 -to disp1[5]
set_location_assignment PIN_U24 -to disp1[6]
set_location_assignment PIN_M24 -to disp1[0]
set_location_assignment PIN_AA25 -to disp2[0]
set_location_assignment PIN_AA26 -to disp2[1]
set_location_assignment PIN_Y25 -to disp2[2]
set_location_assignment PIN_W26 -to disp2[3]
set_location_assignment PIN_Y26 -to disp2[4]
set_location_assignment PIN_W27 -to disp2[5]
set_location_assignment PIN_W28 -to disp2[6]
set_location_assignment PIN_V21 -to disp3[0]
set_location_assignment PIN_U21 -to disp3[1]
set_location_assignment PIN_AB20 -to disp3[2]
set_location_assignment PIN_AA21 -to disp3[3]
set_location_assignment PIN_AD24 -to disp3[4]
set_location_assignment PIN_AF23 -to disp3[5]
set_location_assignment PIN_Y19 -to disp3[6]
set_location_assignment PIN_AB19 -to disp4[0]
set_location_assignment PIN_AA19 -to disp4[1]
set_location_assignment PIN_AG21 -to disp4[2]
set_location_assignment PIN_AH21 -to disp4[3]
set_location_assignment PIN_AE19 -to disp4[4]
set_location_assignment PIN_AF19 -to disp4[5]
set_location_assignment PIN_AE18 -to disp4[6]
set_location_assignment PIN_AD18 -to disp5[0]
set_location_assignment PIN_AC18 -to disp5[1]
set_location_assignment PIN_AB18 -to disp5[2]
set_location_assignment PIN_AH19 -to disp5[3]
set_location_assignment PIN_AG19 -to disp5[4]
set_location_assignment PIN_AF18 -to disp5[5]
set_location_assignment PIN_AH18 -to disp5[6]
set_global_assignment -name VHDL_FILE counter.vhd
set_global_assignment -name VHDL_FILE myDemux.vhd
set_location_assignment PIN_Y2 -to clk
set_global_assignment -name VHDL_FILE Decoder_Segments.vhd
set_global_assignment -name VHDL_FILE FA_4Bits.vhd
set_global_assignment -name VHDL_FILE BCD_Conv.vhd
set_global_assignment -name VHDL_FILE part1.vhd
set_global_assignment -name BDF_FILE Block2.bdf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top