 
****************************************
Report : area
Design : UART_receiver
Version: K-2015.06
Date   : Fri Mar 10 02:32:44 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          150
Number of nets:                           417
Number of cells:                          278
Number of combinational cells:            242
Number of sequential cells:                27
Number of macros/black boxes:               0
Number of buf/inv:                         67
Number of references:                      14

Combinational area:               2098.056131
Buf/Inv area:                      456.559610
Noncombinational area:             910.765781
Macro/Black Box area:                0.000000
Net Interconnect area:           94920.480011

Total cell area:                  3008.821912
Total area:                      97929.301923

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------
UART_receiver                     3008.8219    100.0    42.3612     0.0000  0.0000  UART_receiver
U_UART_receiver_FSM                898.9988     29.9   660.1287   238.8701  0.0000  UART_receiver_FSM_test_1
U_clock_multiplexer                 15.2971      0.5    15.2971     0.0000  0.0000  multiplexer_2x1_0
U_data_sampler                     818.9832     27.2   687.1928   131.7904  0.0000  data_sampler_test_1
U_deserializer                     598.9403     19.9   330.6527   268.2876  0.0000  deserializer_test_1
U_edge_counter                     344.7731     11.5   174.1516   170.6215  0.0000  edge_counter_test_1
U_parity_bit_checker               167.0914      5.6   132.9671    34.1243  0.0000  parity_bit_checker_test_1
U_reset_multiplexer                 11.7670      0.4    11.7670     0.0000  0.0000  multiplexer_2x1_1
U_start_bit_checker                 44.7146      1.5    11.7670    32.9476  0.0000  start_bit_checker_test_1
U_stop_bit_checker                  65.8952      2.2    31.7709    34.1243  0.0000  stop_bit_checker_test_1
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------
Total                                                 2098.0561   910.7658  0.0000

1
