xpm_cdc.sv,systemverilog,xpm,A:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_1.srcs/sources_1/ip/clk_5Mhz"
xpm_VCOMP.vhd,vhdl,xpm,A:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_1.srcs/sources_1/ip/clk_5Mhz"
clk_5Mhz_sim_netlist.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz_sim_netlist.v,incdir="../../../../project_1.srcs/sources_1/ip/clk_5Mhz"
glbl.v,Verilog,xil_defaultlib,glbl.v
