
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -48.88

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.49

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.49

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   8.42 source latency if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK ^
  -1.27 target latency gen_regfile_ff.register_file_i.rf_reg[467]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   7.15 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.23    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.05    0.02    0.02 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.13 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.13 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.24 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.25 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.36 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.36 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.47 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.47 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.59 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.59 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.24    0.22    0.81 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.25    0.03    0.83 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.20    0.24    1.07 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.21    0.02    1.09 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.48    0.19    0.23    1.32 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.19    0.02    1.34 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.13    1.48 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.48 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.00    0.04    0.29    1.77 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    1.77 ^ hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    2.66 ^ hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.09    0.00    2.66 ^ hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    3.56 ^ hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.09    0.00    3.56 ^ hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.09    0.90    4.46 ^ hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.09    0.00    4.46 ^ hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.91    5.37 ^ hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.10    0.00    5.37 ^ _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  5.37   data arrival time

                          5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock source latency
     2    0.23    0.00    0.00    5.00 v clk_i (in)
                                         clk_i (net)
                  0.04    0.02    5.02 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    5.13 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    5.13 v clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    5.22 v clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    5.23 v _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.23   clock reconvergence pessimism
                          0.00    5.23   clock gating hold time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                 -5.37   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.pc_id_o[23]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.23    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.13 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.23 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.45    0.36    0.59 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.45    0.01    0.61 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.24    0.28    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.03    0.92 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.20    0.24    1.16 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.21    0.02    1.18 ^ clkbuf_6_56__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.57    0.22    0.25    1.42 ^ clkbuf_6_56__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_56__leaf_clk (net)
                  0.22    0.01    1.43 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.05    0.13    0.47    1.89 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         cs_registers_i.pc_if_i[23] (net)
                  0.13    0.00    1.89 v _22181_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.21    2.11 v _22181_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01834_ (net)
                  0.06    0.00    2.11 v if_stage_i.pc_id_o[23]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.11   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.23    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.13 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.23 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.45    0.36    0.59 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.45    0.01    0.61 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.24    0.28    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.03    0.92 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.20    0.24    1.16 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.21    0.02    1.18 ^ clkbuf_6_58__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.62    0.24    0.25    1.43 ^ clkbuf_6_58__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_58__leaf_clk (net)
                  0.24    0.01    1.45 ^ clkbuf_leaf_243_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.14    1.59 ^ clkbuf_leaf_243_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_243_clk (net)
                  0.04    0.00    1.59 ^ if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.59   clock reconvergence pessimism
                          0.08    1.67   library hold time
                                  1.67   data required time
-----------------------------------------------------------------------------
                                  1.67   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.23    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.05    0.02    0.02 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.13 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.13 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.24 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.25 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.36 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.36 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.47 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.47 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.59 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.59 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.24    0.22    0.81 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.25    0.03    0.83 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.20    0.24    1.07 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.21    0.02    1.09 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.48    0.19    0.23    1.32 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.19    0.02    1.34 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.13    1.48 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.48 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                          1.89    3.36   time given to startpoint
                  0.11    0.00    3.36 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.00    0.04    0.39    3.76 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    3.76 v hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.03    4.78 v hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.17    0.00    4.78 v hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06    5.85 v hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.16    0.00    5.85 v hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.16    1.06    6.91 v hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.16    0.00    6.91 v hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.07    7.98 v hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.17    0.00    7.98 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  7.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.23    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.13 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10   10.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.23 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.00   10.23   clock gating setup time
                                 10.23   data required time
-----------------------------------------------------------------------------
                                 10.23   data required time
                                 -7.98   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[5]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.23    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.13 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.23 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.45    0.36    0.59 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.45    0.01    0.61 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.24    0.28    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.02    0.91 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.52    0.20    0.24    1.14 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.20    0.02    1.16 ^ clkbuf_6_22__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.30    0.13    0.20    1.36 ^ clkbuf_6_22__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_22__leaf_clk (net)
                  0.13    0.00    1.36 ^ clkbuf_leaf_543_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.12    1.48 ^ clkbuf_leaf_543_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_543_clk (net)
                  0.04    0.00    1.48 ^ if_stage_i.instr_rdata_id_o[5]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.10    0.13    0.46    1.94 v if_stage_i.instr_rdata_id_o[5]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.13    0.00    1.94 v _11683_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.19    2.13 v _11683_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06214_ (net)
                  0.09    0.00    2.14 v _11723_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     4    0.06    0.13    0.21    2.35 v _11723_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _06254_ (net)
                  0.13    0.00    2.35 v _12459_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.02    0.06    0.15    2.49 v _12459_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06954_ (net)
                  0.06    0.00    2.49 v _12460_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.09    0.23    2.72 v _12460_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06955_ (net)
                  0.09    0.00    2.72 v _12461_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.02    0.06    0.16    2.88 v _12461_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06956_ (net)
                  0.06    0.00    2.88 v _12466_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     2    0.03    0.24    0.16    3.04 ^ _12466_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _11003_[0] (net)
                  0.24    0.00    3.04 ^ _12467_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.05    0.16    0.14    3.18 v _12467_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _11006_[0] (net)
                  0.16    0.00    3.18 v _22699_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     2    0.02    0.07    0.18    3.36 v _22699_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _11007_[0] (net)
                  0.07    0.00    3.36 v _12504_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.10    0.24    3.60 v _12504_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _06995_ (net)
                  0.10    0.00    3.60 v _12505_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.03    0.10    0.23    3.84 v _12505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _06996_ (net)
                  0.10    0.00    3.84 v _12506_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.11    0.23    4.07 v _12506_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06997_ (net)
                  0.11    0.00    4.07 v _12518_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.09    0.35    0.23    4.30 ^ _12518_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07009_ (net)
                  0.35    0.00    4.30 ^ _12522_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     8    0.12    0.24    0.18    4.48 v _12522_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _07013_ (net)
                  0.24    0.01    4.49 v place3195/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.10    0.08    0.18    4.67 v place3195/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net3195 (net)
                  0.08    0.00    4.68 v rebuffer54/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.04    0.07    0.14    4.82 v rebuffer54/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net309 (net)
                  0.07    0.00    4.82 v _15012_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.05    0.15    0.28    5.10 v _15012_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08839_ (net)
                  0.15    0.00    5.10 v _15013_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.19    0.14    5.25 ^ _15013_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _11098_[0] (net)
                  0.19    0.00    5.25 ^ _22723_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.08    0.21    0.41    5.66 v _22723_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11101_[0] (net)
                  0.21    0.00    5.66 v _13498_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     4    0.07    0.11    0.23    5.90 v _13498_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _07879_ (net)
                  0.11    0.00    5.90 v _13499_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.04    0.08    0.18    6.08 v _13499_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _07880_ (net)
                  0.08    0.00    6.08 v _13703_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.03    0.07    0.15    6.22 v _13703_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _08060_ (net)
                  0.07    0.00    6.22 v _13704_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.17    0.13    6.35 ^ _13704_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _08061_ (net)
                  0.17    0.00    6.35 ^ _13708_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.06    0.18    0.12    6.47 v _13708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08065_ (net)
                  0.18    0.00    6.47 v _13914_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.07    0.32    0.21    6.68 ^ _13914_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _08248_ (net)
                  0.32    0.00    6.68 ^ _13917_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.04    0.21    0.09    6.78 v _13917_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08251_ (net)
                  0.21    0.00    6.78 v _13919_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.12    0.23    7.01 v _13919_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08253_ (net)
                  0.12    0.00    7.01 v _13920_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.03    0.17    0.13    7.14 ^ _13920_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08254_ (net)
                  0.17    0.00    7.14 ^ place3094/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.15    0.15    0.20    7.34 ^ place3094/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net3094 (net)
                  0.16    0.01    7.35 ^ _13921_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
     5    0.18    0.11    0.09    7.44 v _13921_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
                                         net173 (net)
                  0.12    0.02    7.46 v _20792_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.08    0.64    0.33    7.79 ^ _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _05035_ (net)
                  0.64    0.01    7.80 ^ _20793_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.08    0.16    0.21    8.01 ^ _20793_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _05036_ (net)
                  0.16    0.00    8.02 ^ _20795_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.02    0.08    0.06    8.08 v _20795_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _05038_ (net)
                  0.08    0.00    8.08 v _21493_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.25    8.33 v _21493_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net241 (net)
                  0.11    0.00    8.33 v output241/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.04    0.09    0.15    8.49 v output241/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         instr_addr_o[31] (net)
                  0.09    0.00    8.49 v instr_addr_o[31] (out)
                                  8.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.49   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.23    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.05    0.02    0.02 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.13 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.13 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.24 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.25 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.36 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.36 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.47 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.47 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.59 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.59 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.24    0.22    0.81 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.25    0.03    0.83 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.20    0.24    1.07 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.21    0.02    1.09 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.48    0.19    0.23    1.32 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.19    0.02    1.34 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.13    1.48 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.48 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                          1.89    3.36   time given to startpoint
                  0.11    0.00    3.36 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.00    0.04    0.39    3.76 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    3.76 v hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.03    4.78 v hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.17    0.00    4.78 v hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06    5.85 v hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.16    0.00    5.85 v hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.16    1.06    6.91 v hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.16    0.00    6.91 v hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.07    7.98 v hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.17    0.00    7.98 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  7.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.23    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.13 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10   10.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.23 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.00   10.23   clock gating setup time
                                 10.23   data required time
-----------------------------------------------------------------------------
                                 10.23   data required time
                                 -7.98   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[5]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.23    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.13 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.23 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.45    0.36    0.59 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.45    0.01    0.61 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.24    0.28    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.02    0.91 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.52    0.20    0.24    1.14 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.20    0.02    1.16 ^ clkbuf_6_22__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.30    0.13    0.20    1.36 ^ clkbuf_6_22__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_22__leaf_clk (net)
                  0.13    0.00    1.36 ^ clkbuf_leaf_543_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.12    1.48 ^ clkbuf_leaf_543_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_543_clk (net)
                  0.04    0.00    1.48 ^ if_stage_i.instr_rdata_id_o[5]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.10    0.13    0.46    1.94 v if_stage_i.instr_rdata_id_o[5]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.13    0.00    1.94 v _11683_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.19    2.13 v _11683_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06214_ (net)
                  0.09    0.00    2.14 v _11723_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     4    0.06    0.13    0.21    2.35 v _11723_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _06254_ (net)
                  0.13    0.00    2.35 v _12459_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.02    0.06    0.15    2.49 v _12459_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06954_ (net)
                  0.06    0.00    2.49 v _12460_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.09    0.23    2.72 v _12460_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06955_ (net)
                  0.09    0.00    2.72 v _12461_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.02    0.06    0.16    2.88 v _12461_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06956_ (net)
                  0.06    0.00    2.88 v _12466_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     2    0.03    0.24    0.16    3.04 ^ _12466_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _11003_[0] (net)
                  0.24    0.00    3.04 ^ _12467_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.05    0.16    0.14    3.18 v _12467_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _11006_[0] (net)
                  0.16    0.00    3.18 v _22699_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     2    0.02    0.07    0.18    3.36 v _22699_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _11007_[0] (net)
                  0.07    0.00    3.36 v _12504_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.10    0.24    3.60 v _12504_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _06995_ (net)
                  0.10    0.00    3.60 v _12505_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.03    0.10    0.23    3.84 v _12505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _06996_ (net)
                  0.10    0.00    3.84 v _12506_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.11    0.23    4.07 v _12506_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06997_ (net)
                  0.11    0.00    4.07 v _12518_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.09    0.35    0.23    4.30 ^ _12518_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07009_ (net)
                  0.35    0.00    4.30 ^ _12522_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     8    0.12    0.24    0.18    4.48 v _12522_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _07013_ (net)
                  0.24    0.01    4.49 v place3195/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.10    0.08    0.18    4.67 v place3195/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net3195 (net)
                  0.08    0.00    4.68 v rebuffer54/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.04    0.07    0.14    4.82 v rebuffer54/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net309 (net)
                  0.07    0.00    4.82 v _15012_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.05    0.15    0.28    5.10 v _15012_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08839_ (net)
                  0.15    0.00    5.10 v _15013_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.19    0.14    5.25 ^ _15013_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _11098_[0] (net)
                  0.19    0.00    5.25 ^ _22723_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.08    0.21    0.41    5.66 v _22723_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11101_[0] (net)
                  0.21    0.00    5.66 v _13498_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     4    0.07    0.11    0.23    5.90 v _13498_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _07879_ (net)
                  0.11    0.00    5.90 v _13499_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.04    0.08    0.18    6.08 v _13499_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _07880_ (net)
                  0.08    0.00    6.08 v _13703_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.03    0.07    0.15    6.22 v _13703_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _08060_ (net)
                  0.07    0.00    6.22 v _13704_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.17    0.13    6.35 ^ _13704_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _08061_ (net)
                  0.17    0.00    6.35 ^ _13708_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.06    0.18    0.12    6.47 v _13708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08065_ (net)
                  0.18    0.00    6.47 v _13914_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.07    0.32    0.21    6.68 ^ _13914_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _08248_ (net)
                  0.32    0.00    6.68 ^ _13917_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.04    0.21    0.09    6.78 v _13917_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08251_ (net)
                  0.21    0.00    6.78 v _13919_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.12    0.23    7.01 v _13919_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08253_ (net)
                  0.12    0.00    7.01 v _13920_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.03    0.17    0.13    7.14 ^ _13920_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08254_ (net)
                  0.17    0.00    7.14 ^ place3094/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.15    0.15    0.20    7.34 ^ place3094/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net3094 (net)
                  0.16    0.01    7.35 ^ _13921_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
     5    0.18    0.11    0.09    7.44 v _13921_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
                                         net173 (net)
                  0.12    0.02    7.46 v _20792_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.08    0.64    0.33    7.79 ^ _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _05035_ (net)
                  0.64    0.01    7.80 ^ _20793_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.08    0.16    0.21    8.01 ^ _20793_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _05036_ (net)
                  0.16    0.00    8.02 ^ _20795_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.02    0.08    0.06    8.08 v _20795_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _05038_ (net)
                  0.08    0.00    8.08 v _21493_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.25    8.33 v _21493_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net241 (net)
                  0.11    0.00    8.33 v output241/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.04    0.09    0.15    8.49 v output241/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         instr_addr_o[31] (net)
                  0.09    0.00    8.49 v instr_addr_o[31] (out)
                                  8.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.49   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
cs_registers_i.mcycle_counter_i.counter_val_o[59]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[57]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[61]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[63]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[29]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[24]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[31]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[29]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[56]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[27]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[55]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[54]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[58]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[56]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[55]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[54]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[59]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[58]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[57]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[60]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[62]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[60]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[30]$_DFFE_PN0P_/RN    2.80    3.00   -0.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[28]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[62]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[63]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[61]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[27]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[27]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[26]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[26]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[22]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[30]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[31]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[24]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[26]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[24]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[23]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_mie_csr.rd_data_o[10]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[18]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[25]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[18]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[24]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_mie_csr.rd_data_o[8]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[26]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[23]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[24]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[29]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[25]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[28]$_DFFE_PN0P_/RN    2.80    2.98   -0.18 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[27]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[16]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[17]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[19]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[18]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[21]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[20]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[21]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[27]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[26]$_DFFE_PN0P_/RN    2.80    2.97   -0.17 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[22]$_DFFE_PN0P_/RN    2.80    2.96   -0.16 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[25]$_DFFE_PN0P_/RN    2.80    2.96   -0.16 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[28]$_DFFE_PN0P_/RN    2.80    2.96   -0.16 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[20]$_DFFE_PN0P_/RN    2.80    2.96   -0.16 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[48]$_DFFE_PN0P_/RN    2.80    2.95   -0.15 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[52]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
cs_registers_i.u_mie_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    2.92   -0.12 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[20]$_DFFE_PN0P_/RN    2.80    2.91   -0.11 (VIOLATED)
cs_registers_i.u_mie_csr.rd_data_o[11]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[26]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mie_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mie_csr.rd_data_o[13]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[28]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[18]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[27]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[18]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mie_csr.rd_data_o[2]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[20]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[20]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
cs_registers_i.u_mtvec_csr.rd_data_o[20]$_DFFE_PN0P_/RN    2.80    2.88   -0.08 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[51]$_DFFE_PN0P_/RN    2.80    2.88   -0.08 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[50]$_DFFE_PN0P_/RN    2.80    2.88   -0.08 (VIOLATED)
cs_registers_i.u_depc_csr.rd_data_o[20]$_DFFE_PN0P_/RN    2.80    2.88   -0.08 (VIOLATED)
cs_registers_i.u_mepc_csr.rd_data_o[20]$_DFFE_PN0P_/RN    2.80    2.88   -0.08 (VIOLATED)
place3664/I                             2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[574]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[542]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[606]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[638]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[798]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
cs_registers_i.u_mstack_epc_csr.rd_data_o[20]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[830]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[894]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[862]$_DFFE_PN0P_/RN    2.80    2.87   -0.07 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[926]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[958]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[1022]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[990]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[636]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[572]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[540]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[604]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[828]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[796]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[892]$_DFFE_PN0P_/RN    2.80    2.85   -0.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[860]$_DFFE_PN0P_/RN    2.80    2.85   -0.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[988]$_DFFE_PN0P_/RN    2.80    2.85   -0.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[500]$_DFFE_PN0P_/RN    2.80    2.85   -0.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[404]$_DFFE_PN0P_/RN    2.80    2.85   -0.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[468]$_DFFE_PN0P_/RN    2.80    2.85   -0.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[436]$_DFFE_PN0P_/RN    2.80    2.85   -0.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[340]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[372]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[637]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[605]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[734]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[573]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[670]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[276]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[308]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[541]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
cs_registers_i.u_depc_csr.rd_data_o[15]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[702]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[158]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[190]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[668]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[254]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[700]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[222]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[1020]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[318]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[732]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[956]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[924]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[764]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[382]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[669]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[286]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[478]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[350]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[15]$_DFFE_PN0P_/RN    2.80    2.82   -0.02 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[701]$_DFFE_PN0P_/RN    2.80    2.82   -0.02 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[157]$_DFFE_PN0P_/RN    2.80    2.82   -0.02 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[253]$_DFFE_PN0P_/RN    2.80    2.82   -0.02 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[221]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[285]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[733]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[765]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[317]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
cs_registers_i.u_mepc_csr.rd_data_o[15]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
cs_registers_i.u_mtvec_csr.rd_data_o[15]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[48]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[49]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[53]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[45]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[381]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[349]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[925]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[47]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[47]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[46]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
-0.1987989842891693

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0710

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.18905487656593323

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8474

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 161

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 328

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.13    0.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.59 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.29    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    1.14 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    1.36 ^ clkbuf_6_20__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    1.48 ^ clkbuf_leaf_497_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.48 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.56    2.05 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.16    2.21 ^ rebuffer185/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.19    2.40 ^ clone59/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    2.60 ^ place3531/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.23    2.82 ^ place3532/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.34    3.16 v _12074_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.30    3.46 ^ _12077_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.33    3.79 v _13943_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.41    4.20 v _14408_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    4.41 v place3298/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.21    4.62 v place3300/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.20    4.82 v _14419_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.52    5.34 ^ _22580_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.10    5.44 v _14807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.59    6.04 ^ _22595_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.13    6.17 v _15108_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.57    6.74 ^ _22596_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.09    6.84 v _14810_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.55    7.39 ^ _22601_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.45    7.84 v _22605_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.53    8.37 ^ _22606_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.06    8.44 v _15171_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.21    8.65 v _22812_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.17    8.82 v _18535_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.21    9.03 ^ _18536_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.13    9.16 v _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.25    9.40 ^ _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.13    9.53 v _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.22    9.75 v _18671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.22    9.96 ^ _18672_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.28   10.24 v _18673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20   10.44 ^ _18677_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.16   10.60 v _18679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.21   10.82 v _18680_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.21   11.02 ^ _18681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.24   11.27 ^ rebuffer205/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14   11.41 ^ rebuffer12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.15   11.55 ^ clone204/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.17   11.72 ^ _19333_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   11.72 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          11.72   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_i (in)
   0.13   10.13 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.24 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.36 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.47 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.59 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22   10.81 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26   11.06 ^ clkbuf_3_4_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23   11.30 ^ clkbuf_6_32__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   11.43 ^ clkbuf_leaf_233_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   11.43 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   11.43   clock reconvergence pessimism
  -0.14   11.29   library setup time
          11.29   data required time
---------------------------------------------------------
          11.29   data required time
         -11.72   data arrival time
---------------------------------------------------------
          -0.43   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.pc_id_o[23]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.13    0.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.59 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.29    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    1.16 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    1.42 ^ clkbuf_6_56__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    1.43 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.47    1.89 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.21    2.11 v _22181_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.11 v if_stage_i.pc_id_o[23]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.13    0.13 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.23 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.59 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.29    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    1.16 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.28    1.43 ^ clkbuf_6_58__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    1.59 ^ clkbuf_leaf_243_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.59 ^ if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.59   clock reconvergence pessimism
   0.08    1.67   library hold time
           1.67   data required time
---------------------------------------------------------
           1.67   data required time
          -2.11   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
1.4755

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
1.4955

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
8.4892

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.4892

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-5.762616

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.55e-01   7.21e-02   1.12e-06   4.27e-01  10.7%
Combinational          1.51e+00   1.16e+00   3.15e-06   2.67e+00  66.7%
Clock                  6.81e-01   2.22e-01   2.28e-06   9.03e-01  22.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.55e+00   1.45e+00   6.55e-06   4.00e+00 100.0%
                          63.7%      36.3%       0.0%
