; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -o - -mtriple=i686-unknown-unknown -mcpu=sapphirerapids -verify-machineinstrs -disable-block-placement %s | FileCheck %s

define dso_local void @test_load(i8 %arg1, i16 %arg2, i64 %arg3, i8 %arg4, i8* %ptr1, i32* %ptr2, i32 %x) nounwind {
; CHECK-LABEL: test_load:
; CHECK:       # %bb.0: # %bb
; CHECK-NEXT:    pushl %ebp
; CHECK-NEXT:    pushl %ebx
; CHECK-NEXT:    pushl %edi
; CHECK-NEXT:    pushl %esi
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebp
; CHECK-NEXT:    movb {{[0-9]+}}(%esp), %cl
; CHECK-NEXT:    movzbl {{[0-9]+}}(%esp), %edi
; CHECK-NEXT:  .LBB0_1: # %bb1
; CHECK-NEXT:    # =>This Inner Loop Header: Depth=1
; CHECK-NEXT:    movsbl %cl, %eax
; CHECK-NEXT:    movl %eax, %edx
; CHECK-NEXT:    sarl $31, %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %esi
; CHECK-NEXT:    cmpl %eax, %esi
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    sbbl %edx, %eax
; CHECK-NEXT:    setl %al
; CHECK-NEXT:    setl %dl
; CHECK-NEXT:    movzbl %dl, %esi
; CHECK-NEXT:    negl %esi
; CHECK-NEXT:    movzbl %cl, %ecx
; CHECK-NEXT:    testb %al, %al
; CHECK-NEXT:    cmovel %edi, %ecx
; CHECK-NEXT:    movb %cl, (%ebp)
; CHECK-NEXT:    testb %al, %al
; CHECK-NEXT:    cmovel (%ebx), %esi
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    cltd
; CHECK-NEXT:    idivl %esi
; CHECK-NEXT:    jmp .LBB0_1
bb:
  br label %bb1

bb1:
  %tmp = phi i8 [ %tmp8, %bb1 ], [ %arg1, %bb ]
  %tmp2 = phi i16 [ %tmp12, %bb1 ], [ %arg2, %bb ]
  %tmp3 = icmp sgt i16 %tmp2, 7
  %tmp4 = select i1 %tmp3, i16 %tmp2, i16 7
  %tmp5 = sext i8 %tmp to i64
  %tmp6 = icmp slt i64 %arg3, %tmp5
  %tmp7 = sext i1 %tmp6 to i32
  %tmp8 = select i1 %tmp6, i8 %tmp, i8 %arg4
  store volatile i8 %tmp8, i8* %ptr1
  %tmp9 = load volatile i32, i32* %ptr2
  %tmp10 = select i1 %tmp6, i32 %tmp7, i32 %tmp9
  %tmp11 = srem i32 %x, %tmp10
  %tmp12 = trunc i32 %tmp11 to i16
  br label %bb1
}

define zeroext i1 @test_rmw(i128 %v1, i128 %v2, i128* %res) {
; CHECK-LABEL: test_rmw:
; CHECK:       # %bb.0:
; CHECK-NEXT:    pushl %ebp
; CHECK-NEXT:    .cfi_def_cfa_offset 8
; CHECK-NEXT:    pushl %ebx
; CHECK-NEXT:    .cfi_def_cfa_offset 12
; CHECK-NEXT:    pushl %edi
; CHECK-NEXT:    .cfi_def_cfa_offset 16
; CHECK-NEXT:    pushl %esi
; CHECK-NEXT:    .cfi_def_cfa_offset 20
; CHECK-NEXT:    subl $52, %esp
; CHECK-NEXT:    .cfi_def_cfa_offset 72
; CHECK-NEXT:    .cfi_offset %esi, -20
; CHECK-NEXT:    .cfi_offset %edi, -16
; CHECK-NEXT:    .cfi_offset %ebx, -12
; CHECK-NEXT:    .cfi_offset %ebp, -8
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebp
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    movl %ebx, %edx
; CHECK-NEXT:    mulxl %ecx, %edx, %esi
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl %ebp, %edx
; CHECK-NEXT:    mulxl %ecx, %edi, %eax
; CHECK-NEXT:    addl %esi, %edi
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    adcl $0, %eax
; CHECK-NEXT:    movl %ebx, %edx
; CHECK-NEXT:    mulxl %ecx, %esi, %ebx
; CHECK-NEXT:    movl %ebp, %edx
; CHECK-NEXT:    mulxl %ecx, %ebp, %edx
; CHECK-NEXT:    addl %edi, %esi
; CHECK-NEXT:    adcl %eax, %ebx
; CHECK-NEXT:    setb %al
; CHECK-NEXT:    addl %ebx, %ebp
; CHECK-NEXT:    movl %ebp, (%esp) # 4-byte Spill
; CHECK-NEXT:    movzbl %al, %eax
; CHECK-NEXT:    adcl %eax, %edx
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebp
; CHECK-NEXT:    movl %ebp, %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    mulxl %eax, %edx, %ecx
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    mulxl %eax, %edi, %ebx
; CHECK-NEXT:    movl %ebp, %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    mulxl %eax, %edx, %ebp
; CHECK-NEXT:    addl %ecx, %edi
; CHECK-NEXT:    adcl $0, %ebx
; CHECK-NEXT:    addl %edi, %edx
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    mulxl %eax, %edi, %eax
; CHECK-NEXT:    adcl %ebx, %ebp
; CHECK-NEXT:    setb %dl
; CHECK-NEXT:    addl %ebp, %edi
; CHECK-NEXT:    movzbl %dl, %edx
; CHECK-NEXT:    adcl %edx, %eax
; CHECK-NEXT:    addl {{[-0-9]+}}(%e{{[sb]}}p), %edi # 4-byte Folded Reload
; CHECK-NEXT:    adcl %esi, %eax
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebx
; CHECK-NEXT:    movl %ebx, %edx
; CHECK-NEXT:    mulxl {{[0-9]+}}(%esp), %edx, %ecx
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    adcl $0, (%esp) # 4-byte Folded Spill
; CHECK-NEXT:    adcl $0, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Folded Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    mulxl {{[0-9]+}}(%esp), %esi, %ebp
; CHECK-NEXT:    addl %ecx, %esi
; CHECK-NEXT:    adcl $0, %ebp
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    movl %ebx, %edx
; CHECK-NEXT:    mulxl %ecx, %edx, %ebx
; CHECK-NEXT:    addl %esi, %edx
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    adcl %ebp, %ebx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    mulxl %ecx, %ebp, %esi
; CHECK-NEXT:    setb %dl
; CHECK-NEXT:    addl %ebx, %ebp
; CHECK-NEXT:    movzbl %dl, %edx
; CHECK-NEXT:    adcl %edx, %esi
; CHECK-NEXT:    addl %edi, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Folded Spill
; CHECK-NEXT:    movl {{[-0-9]+}}(%e{{[sb]}}p), %edx # 4-byte Reload
; CHECK-NEXT:    adcl %eax, %edx
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    adcl $0, %ebp
; CHECK-NEXT:    adcl $0, %esi
; CHECK-NEXT:    addl (%esp), %ebp # 4-byte Folded Reload
; CHECK-NEXT:    adcl {{[-0-9]+}}(%e{{[sb]}}p), %esi # 4-byte Folded Reload
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edi
; CHECK-NEXT:    mulxl %edi, %eax, %ecx
; CHECK-NEXT:    movl %ecx, (%esp) # 4-byte Spill
; CHECK-NEXT:    movl %eax, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    movl %ecx, %edx
; CHECK-NEXT:    mulxl %edi, %ebx, %eax
; CHECK-NEXT:    setb {{[-0-9]+}}(%e{{[sb]}}p) # 1-byte Folded Spill
; CHECK-NEXT:    addl (%esp), %ebx # 4-byte Folded Reload
; CHECK-NEXT:    adcl $0, %eax
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    mulxl {{[0-9]+}}(%esp), %edx, %edi
; CHECK-NEXT:    addl %ebx, %edx
; CHECK-NEXT:    movl %edx, %ebx
; CHECK-NEXT:    adcl %eax, %edi
; CHECK-NEXT:    movl %ecx, %edx
; CHECK-NEXT:    mulxl {{[0-9]+}}(%esp), %ecx, %edx
; CHECK-NEXT:    setb %al
; CHECK-NEXT:    addl %edi, %ecx
; CHECK-NEXT:    movzbl %al, %eax
; CHECK-NEXT:    adcl %eax, %edx
; CHECK-NEXT:    addl %ebp, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Folded Spill
; CHECK-NEXT:    adcl %esi, %ebx
; CHECK-NEXT:    movl %ebx, (%esp) # 4-byte Spill
; CHECK-NEXT:    movzbl {{[-0-9]+}}(%e{{[sb]}}p), %eax # 1-byte Folded Reload
; CHECK-NEXT:    adcl %eax, %ecx
; CHECK-NEXT:    movl %ecx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    adcl $0, %edx
; CHECK-NEXT:    movl %edx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    sarl $31, %eax
; CHECK-NEXT:    movl %eax, %esi
; CHECK-NEXT:    imull {{[0-9]+}}(%esp), %esi
; CHECK-NEXT:    movl %eax, %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    mulxl %ecx, %edi, %edx
; CHECK-NEXT:    movl %edi, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    addl %esi, %edx
; CHECK-NEXT:    imull %eax, %ecx
; CHECK-NEXT:    addl %edx, %ecx
; CHECK-NEXT:    movl %eax, %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebp
; CHECK-NEXT:    mulxl %ebp, %esi, %ebx
; CHECK-NEXT:    movl %eax, %edi
; CHECK-NEXT:    imull {{[0-9]+}}(%esp), %edi
; CHECK-NEXT:    addl %edi, %ebx
; CHECK-NEXT:    movl %eax, %edi
; CHECK-NEXT:    imull %ebp, %edi
; CHECK-NEXT:    addl %ebx, %edi
; CHECK-NEXT:    addl {{[-0-9]+}}(%e{{[sb]}}p), %esi # 4-byte Folded Reload
; CHECK-NEXT:    movl %esi, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    adcl %ecx, %edi
; CHECK-NEXT:    movl %ebp, %edx
; CHECK-NEXT:    mulxl %eax, %ecx, %ebp
; CHECK-NEXT:    movl %ecx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    mulxl %eax, %edx, %esi
; CHECK-NEXT:    movl %edx, %ebx
; CHECK-NEXT:    addl %ebp, %ebx
; CHECK-NEXT:    movl %esi, %eax
; CHECK-NEXT:    adcl $0, %eax
; CHECK-NEXT:    addl %ecx, %ebx
; CHECK-NEXT:    movl %ebx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    adcl %ebp, %eax
; CHECK-NEXT:    setb %cl
; CHECK-NEXT:    addl %edx, %eax
; CHECK-NEXT:    movzbl %cl, %ecx
; CHECK-NEXT:    adcl %esi, %ecx
; CHECK-NEXT:    addl {{[-0-9]+}}(%e{{[sb]}}p), %eax # 4-byte Folded Reload
; CHECK-NEXT:    movl %eax, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    adcl %edi, %ecx
; CHECK-NEXT:    movl %ecx, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    sarl $31, %ecx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    movl %edx, %eax
; CHECK-NEXT:    imull %ecx, %eax
; CHECK-NEXT:    mulxl %ecx, %esi, %edx
; CHECK-NEXT:    movl %esi, {{[-0-9]+}}(%e{{[sb]}}p) # 4-byte Spill
; CHECK-NEXT:    addl %eax, %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    imull %ecx, %eax
; CHECK-NEXT:    addl %edx, %eax
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    movl %edx, %edi
; CHECK-NEXT:    imull %ecx, %edi
; CHECK-NEXT:    mulxl %ecx, %ebx, %esi
; CHECK-NEXT:    movl %ecx, %edx
; CHECK-NEXT:    addl %edi, %esi
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ebp
; CHECK-NEXT:    imull %ecx, %ebp
; CHECK-NEXT:    addl %esi, %ebp
; CHECK-NEXT:    addl {{[-0-9]+}}(%e{{[sb]}}p), %ebx # 4-byte Folded Reload
; CHECK-NEXT:    mulxl {{[0-9]+}}(%esp), %esi, %edi
; CHECK-NEXT:    adcl %eax, %ebp
; CHECK-NEXT:    mulxl {{[0-9]+}}(%esp), %edx, %eax
; CHECK-NEXT:    movl %esi, %ecx
; CHECK-NEXT:    addl %edi, %ecx
; CHECK-NEXT:    adcl $0, %edi
; CHECK-NEXT:    addl %edx, %ecx
; CHECK-NEXT:    adcl %eax, %edi
; CHECK-NEXT:    setb {{[-0-9]+}}(%e{{[sb]}}p) # 1-byte Folded Spill
; CHECK-NEXT:    addl %edx, %edi
; CHECK-NEXT:    movzbl {{[-0-9]+}}(%e{{[sb]}}p), %edx # 1-byte Folded Reload
; CHECK-NEXT:    adcl %eax, %edx
; CHECK-NEXT:    addl %ebx, %edi
; CHECK-NEXT:    adcl %ebp, %edx
; CHECK-NEXT:    addl {{[-0-9]+}}(%e{{[sb]}}p), %esi # 4-byte Folded Reload
; CHECK-NEXT:    adcl {{[-0-9]+}}(%e{{[sb]}}p), %ecx # 4-byte Folded Reload
; CHECK-NEXT:    adcl {{[-0-9]+}}(%e{{[sb]}}p), %edi # 4-byte Folded Reload
; CHECK-NEXT:    movl {{[-0-9]+}}(%e{{[sb]}}p), %eax # 4-byte Reload
; CHECK-NEXT:    adcl %eax, %edx
; CHECK-NEXT:    addl {{[-0-9]+}}(%e{{[sb]}}p), %esi # 4-byte Folded Reload
; CHECK-NEXT:    adcl (%esp), %ecx # 4-byte Folded Reload
; CHECK-NEXT:    adcl {{[-0-9]+}}(%e{{[sb]}}p), %edi # 4-byte Folded Reload
; CHECK-NEXT:    adcl {{[-0-9]+}}(%e{{[sb]}}p), %edx # 4-byte Folded Reload
; CHECK-NEXT:    movl {{[-0-9]+}}(%e{{[sb]}}p), %ebx # 4-byte Reload
; CHECK-NEXT:    movl %ebx, %eax
; CHECK-NEXT:    sarl $31, %eax
; CHECK-NEXT:    xorl %eax, %edx
; CHECK-NEXT:    xorl %eax, %ecx
; CHECK-NEXT:    orl %edx, %ecx
; CHECK-NEXT:    xorl %eax, %edi
; CHECK-NEXT:    xorl %esi, %eax
; CHECK-NEXT:    orl %edi, %eax
; CHECK-NEXT:    orl %ecx, %eax
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    movl %ebx, 12(%eax)
; CHECK-NEXT:    movl {{[-0-9]+}}(%e{{[sb]}}p), %ecx # 4-byte Reload
; CHECK-NEXT:    movl %ecx, (%eax)
; CHECK-NEXT:    movl {{[-0-9]+}}(%e{{[sb]}}p), %ecx # 4-byte Reload
; CHECK-NEXT:    movl %ecx, 4(%eax)
; CHECK-NEXT:    movl {{[-0-9]+}}(%e{{[sb]}}p), %ecx # 4-byte Reload
; CHECK-NEXT:    movl %ecx, 8(%eax)
; CHECK-NEXT:    setne %al
; CHECK-NEXT:    addl $52, %esp
; CHECK-NEXT:    .cfi_def_cfa_offset 20
; CHECK-NEXT:    popl %esi
; CHECK-NEXT:    .cfi_def_cfa_offset 16
; CHECK-NEXT:    popl %edi
; CHECK-NEXT:    .cfi_def_cfa_offset 12
; CHECK-NEXT:    popl %ebx
; CHECK-NEXT:    .cfi_def_cfa_offset 8
; CHECK-NEXT:    popl %ebp
; CHECK-NEXT:    .cfi_def_cfa_offset 4
; CHECK-NEXT:    retl
  %t = call {i128, i1} @llvm.smul.with.overflow.i128(i128 %v1, i128 %v2)
  %val = extractvalue {i128, i1} %t, 0
  %obit = extractvalue {i128, i1} %t, 1
  store i128 %val, i128* %res
  ret i1 %obit
}

declare {i128, i1} @llvm.smul.with.overflow.i128(i128, i128) nounwind readnone
