example-0: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
// endmodulemodule lfsr(clk, rst,q);
input clk, rst;
output [4:0] q;
reg [4:0] q;

always @(posedge clk or posedge rst)
	begin
	if (rst)
	q = 5'b00000;
	else
	q = q + 1'b1;
	// $display("%d: %b",$time,q);
	end


================================================================
example-1: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or posedge reset)
 if(reset)
 r_reg <= 1;
 else
 r_reg <= r_next;
assign q = r_reg;
assign feedback = (r_reg[2] ^ r_reg[4]) ^ q[4];
always @(posedge clk or posedge reset)
 if(reset)
 q <= 0;
 else
 q <= r_next;

================================================================
example-2: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @( posedge clk or posedge reset ) 
begin
if( reset )
	r_reg <= 5'b00001; 
else 
	r_reg <= r_next; 
end
assign feedback_value = r_reg[2] ^ r_reg[4]; 
assign r_next = {r_reg[3:0], feedback_value}; 
assign q = r_reg; 

================================================================
example-3: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk, posedge reset) begin 
if(reset)
 r_reg <= 5'b00000;
else 
 r_reg <= r_next;
end
assign q[0] = r_reg[0]; 
assign q[1] = r_reg[1]; 
assign q[2] = r_reg[2]; 
assign q[3] = r_reg[3]; 
assign q[4] = feedback_value ^ r_reg[4]; 
always @* 
begin 
r_next = q[1:4] ^ q[3:0]; 
//r_next[0] = q[0] ^ q[1] ^ q[4] ^ q[3] ^ q[2]; 
//r_next[1] = q[2] ^ q[1
================================================================
example-4: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk or posedge reset) begin
 if(reset)
 r_reg <= 1; //non-blocking assignment
 else
 r_reg <= r_next; //non-blocking assignment
end
assign feedback = q[0] ^ q[4];
assign r_next = {q[3:0], feedback}; //concatenation
assign q = r_reg; //blocking assignment

================================================================
