

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Sat Nov 30 13:37:39 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.900|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13857|  13857|  13857|  13857|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  13856|  13856|      1732|          -|          -|     8|    no    |
        | + Loop 1.1          |   1729|   1729|       247|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    245|    245|        35|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	10  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i9 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i9 %phi_mul1 to i10"   --->   Operation 14 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%next_mul2 = add i9 %phi_mul1, 49"   --->   Operation 15 'add' 'next_mul2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %out_d, -8" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%out_d_2 = add i4 %out_d, 1" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 18 'add' 'out_d_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i4 %out_d to i3" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 20 'trunc' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_20 = zext i4 %out_d to i64" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 21 'zext' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_2 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %tmp_20" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 22 'getelementptr' 'SeparableConv2D_2_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 23 'load' 'SeparableConv2D_2_b_3' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_11, i3 0)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 25 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 26 'load' 'SeparableConv2D_2_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_5 = sext i13 %SeparableConv2D_2_b_3 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'sext' 'SeparableConv2D_2_b_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = sext i13 %SeparableConv2D_2_b_3 to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 28 'sext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_h = phi i3 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 30 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %out_h, -1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 31 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 32 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.65ns)   --->   "%out_h_2 = add i3 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 33 'add' 'out_h_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_21_cast6 = zext i3 %out_h to i7" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 35 'zext' 'tmp_21_cast6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 37 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.82ns)   --->   "%tmp_22 = sub i7 %p_shl_cast, %tmp_21_cast6" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 38 'sub' 'tmp_22' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i7 %tmp_22 to i10" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 39 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 40 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%out_w = phi i3 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 42 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %out_w, -1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 43 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 44 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.65ns)   --->   "%out_w_2 = add i3 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 45 'add' 'out_w_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_23_cast4 = zext i3 %out_w to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 47 'zext' 'tmp_23_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i3 %out_w to i7" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 48 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.87ns)   --->   "%tmp = add i7 %tmp_22, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 49 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp to i10" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'sext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.82ns)   --->   "%tmp_24 = add i10 %tmp_cast, %phi_mul1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 51 'add' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i10 %tmp_24 to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 52 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %tmp_25_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 53 'zext' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_25" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 54 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 55 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 56 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.90>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %1 ], [ %tmp_s, %3 ]" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 57 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%in_d = phi i4 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 58 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %1 ], [ %next_mul, %3 ]"   --->   Operation 59 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 61 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %in_d, -8" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 61 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 62 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.73ns)   --->   "%in_d_1 = add i4 %in_d, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 63 'add' 'in_d_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %3" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_29_cast2 = zext i4 %in_d to i6" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 65 'zext' 'tmp_29_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, 49"   --->   Operation 66 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.82ns)   --->   "%tmp1 = add i9 %phi_mul, %tmp_23_cast4" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 67 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i9 %tmp1 to i10" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 68 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.82ns)   --->   "%tmp_27 = add i10 %tmp1_cast, %tmp_22_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 69 'add' 'tmp_27' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i10 %tmp_27 to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 70 'sext' 'tmp_32_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_28 = zext i32 %tmp_32_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 71 'zext' 'tmp_28' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_28" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 72 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 73 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 74 [1/1] (1.82ns)   --->   "%tmp_29 = add i6 %tmp_19, %tmp_29_cast2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 74 'add' 'tmp_29' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_30 = zext i6 %tmp_29 to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 75 'zext' 'tmp_30' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_w_2 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 76 'getelementptr' 'SeparableConv2D_2_w_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 77 'load' 'SeparableConv2D_2_w_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 78 'trunc' 'tmp_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.07ns)   --->   "%tmp_26 = add i16 %SeparableConv2D_2_b_5, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 79 'add' 'tmp_26' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 %tmp_12, %tmp_7" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 80 'add' 'tmp_27_cast' <Predicate = (exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_26, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 81 'bitselect' 'tmp_13' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_13, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 82 'select' 'p_tmp_s' <Predicate = (exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 83 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 83 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 84 'load' 'SeparableConv2D_2_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 85 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i15 %SeparableConv2D_2_w_3 to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 86 'sext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_31 = mul i30 %tmp_34_cast, %tmp_37_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 87 'mul' 'tmp_31' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_31, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 88 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 89 [1/1] (2.07ns)   --->   "%tmp_s = add i16 %output_load_1, %tmp_32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 89 'add' 'tmp_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 91 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11           (br               ) [ 01111111111]
out_d                 (phi              ) [ 00100000000]
phi_mul1              (phi              ) [ 00100000000]
phi_mul1_cast         (zext             ) [ 00011111111]
next_mul2             (add              ) [ 01111111111]
exitcond3             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d_2               (add              ) [ 01111111111]
StgValue_19           (br               ) [ 00000000000]
tmp_11                (trunc            ) [ 00010000000]
tmp_20                (zext             ) [ 00000000000]
SeparableConv2D_2_b_2 (getelementptr    ) [ 00010000000]
StgValue_24           (ret              ) [ 00000000000]
tmp_19                (bitconcatenate   ) [ 00001111111]
SeparableConv2D_2_b_3 (load             ) [ 00000000000]
SeparableConv2D_2_b_5 (sext             ) [ 00001111111]
tmp_7                 (sext             ) [ 00001111111]
StgValue_29           (br               ) [ 00111111111]
out_h                 (phi              ) [ 00001000000]
exitcond2             (icmp             ) [ 00111111111]
empty_16              (speclooptripcount) [ 00000000000]
out_h_2               (add              ) [ 00111111111]
StgValue_34           (br               ) [ 00000000000]
tmp_21_cast6          (zext             ) [ 00000000000]
p_shl                 (bitconcatenate   ) [ 00000000000]
p_shl_cast            (zext             ) [ 00000000000]
tmp_22                (sub              ) [ 00000111111]
tmp_22_cast           (sext             ) [ 00000111111]
StgValue_40           (br               ) [ 00111111111]
StgValue_41           (br               ) [ 01111111111]
out_w                 (phi              ) [ 00000100000]
exitcond1             (icmp             ) [ 00111111111]
empty_17              (speclooptripcount) [ 00000000000]
out_w_2               (add              ) [ 00111111111]
StgValue_46           (br               ) [ 00000000000]
tmp_23_cast4          (zext             ) [ 00000011110]
tmp_23_cast           (zext             ) [ 00000000000]
tmp                   (add              ) [ 00000000000]
tmp_cast              (sext             ) [ 00000000000]
tmp_24                (add              ) [ 00000000000]
tmp_25_cast           (sext             ) [ 00000000000]
tmp_25                (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000011111]
StgValue_55           (br               ) [ 00111111111]
StgValue_56           (br               ) [ 00111111111]
output_load_1         (phi              ) [ 00000011110]
in_d                  (phi              ) [ 00000010000]
phi_mul               (phi              ) [ 00000010000]
StgValue_60           (store            ) [ 00000000000]
exitcond              (icmp             ) [ 00111111111]
empty_18              (speclooptripcount) [ 00000000000]
in_d_1                (add              ) [ 00111111111]
StgValue_64           (br               ) [ 00000000000]
tmp_29_cast2          (zext             ) [ 00000000000]
next_mul              (add              ) [ 00111111111]
tmp1                  (add              ) [ 00000000000]
tmp1_cast             (zext             ) [ 00000000000]
tmp_27                (add              ) [ 00000000000]
tmp_32_cast           (sext             ) [ 00000000000]
tmp_28                (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000001000]
tmp_29                (add              ) [ 00000000000]
tmp_30                (zext             ) [ 00000000000]
SeparableConv2D_2_w_2 (getelementptr    ) [ 00000001000]
tmp_12                (trunc            ) [ 00000000000]
tmp_26                (add              ) [ 00000000000]
tmp_27_cast           (add              ) [ 00000000000]
tmp_13                (bitselect        ) [ 00000000000]
p_tmp_s               (select           ) [ 00000000001]
input_load            (load             ) [ 00000000100]
SeparableConv2D_2_w_3 (load             ) [ 00000000100]
tmp_34_cast           (sext             ) [ 00000000000]
tmp_37_cast           (sext             ) [ 00000000000]
tmp_31                (mul              ) [ 00000000000]
tmp_32                (partselect       ) [ 00000000010]
tmp_s                 (add              ) [ 00111111111]
StgValue_90           (br               ) [ 00111111111]
p_tmp_cast            (zext             ) [ 00000000000]
StgValue_92           (store            ) [ 00000000000]
StgValue_93           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="SeparableConv2D_2_b_2_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="13" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_b_2/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_b_3/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="output_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="1"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/6 StgValue_92/10 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="SeparableConv2D_2_w_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_w_2/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_w_3/6 "/>
</bind>
</comp>

<comp id="99" class="1005" name="out_d_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="out_d_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="phi_mul1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="1"/>
<pin id="112" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="phi_mul1_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="out_h_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="out_h_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="out_w_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="out_w_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="output_load_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="1"/>
<pin id="145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="output_load_1_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="16" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="in_d_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="in_d_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="167" class="1005" name="phi_mul_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="1"/>
<pin id="169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="phi_mul_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="phi_mul1_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="next_mul2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="out_d_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_11_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_20_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_19_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="1"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="SeparableConv2D_2_b_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="SeparableConv2D_2_b_5/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_7_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="out_h_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_21_cast6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast6/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_shl_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_22_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_22_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="exitcond1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_w_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_23_cast4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast4/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_23_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="1"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_24_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="3"/>
<pin id="294" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_25_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_25_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="in_d_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_29_cast2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast2/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="next_mul_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="1"/>
<pin id="330" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp1_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_27_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="2"/>
<pin id="339" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_32_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_28_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_29_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="3"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_30_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_12_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_26_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="3"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_27_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="15" slack="0"/>
<pin id="371" dir="0" index="1" bw="13" slack="3"/>
<pin id="372" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_cast/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_13_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_tmp_s_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="15" slack="0"/>
<pin id="386" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_34_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="1"/>
<pin id="392" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_37_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="1"/>
<pin id="395" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_32_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="30" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_s_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="3"/>
<pin id="407" dir="0" index="1" bw="16" slack="1"/>
<pin id="408" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_tmp_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/10 "/>
</bind>
</comp>

<comp id="414" class="1007" name="tmp_31_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="15" slack="0"/>
<pin id="417" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="phi_mul1_cast_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="3"/>
<pin id="423" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="426" class="1005" name="next_mul2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="out_d_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_11_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="444" class="1005" name="SeparableConv2D_2_b_2_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="1"/>
<pin id="446" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_19_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="3"/>
<pin id="451" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="454" class="1005" name="SeparableConv2D_2_b_5_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="3"/>
<pin id="456" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_5 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_7_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="3"/>
<pin id="461" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="467" class="1005" name="out_h_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_22_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="1"/>
<pin id="474" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_22_cast_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="2"/>
<pin id="479" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="485" class="1005" name="out_w_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_23_cast4_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="1"/>
<pin id="492" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast4 "/>
</bind>
</comp>

<comp id="495" class="1005" name="output_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="1"/>
<pin id="497" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="in_d_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="next_mul_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="513" class="1005" name="input_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="1"/>
<pin id="515" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="SeparableConv2D_2_w_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="1"/>
<pin id="520" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_w_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_tmp_s_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="1"/>
<pin id="525" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

<comp id="528" class="1005" name="input_load_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="1"/>
<pin id="530" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="533" class="1005" name="SeparableConv2D_2_w_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="1"/>
<pin id="535" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_w_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_32_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="1"/>
<pin id="540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_s_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="1"/>
<pin id="545" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="68" pin=1"/></net>

<net id="155"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="114" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="114" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="103" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="103" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="103" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="103" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="55" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="55" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="125" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="125" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="125" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="125" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="236" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="136" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="136" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="136" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="136" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="309"><net_src comp="160" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="14" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="160" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="160" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="171" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="171" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="354"><net_src comp="317" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="363"><net_src comp="147" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="147" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="360" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="364" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="369" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="143" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="418"><net_src comp="390" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="393" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="424"><net_src comp="178" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="429"><net_src comp="182" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="437"><net_src comp="194" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="442"><net_src comp="200" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="447"><net_src comp="48" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="452"><net_src comp="209" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="457"><net_src comp="216" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="462"><net_src comp="220" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="470"><net_src comp="230" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="475"><net_src comp="252" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="480"><net_src comp="258" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="488"><net_src comp="268" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="493"><net_src comp="274" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="498"><net_src comp="61" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="506"><net_src comp="311" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="511"><net_src comp="321" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="516"><net_src comp="73" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="521"><net_src comp="86" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="526"><net_src comp="382" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="531"><net_src comp="80" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="536"><net_src comp="93" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="541"><net_src comp="396" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="546"><net_src comp="405" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="147" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 10 }
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {6 7 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_b_s | {2 3 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_w_s | {6 7 }
  - Chain level:
	State 1
	State 2
		phi_mul1_cast : 1
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_19 : 2
		tmp_11 : 1
		tmp_20 : 1
		SeparableConv2D_2_b_2 : 2
		SeparableConv2D_2_b_3 : 3
	State 3
		SeparableConv2D_2_b_5 : 1
		tmp_7 : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_34 : 2
		tmp_21_cast6 : 1
		p_shl : 1
		p_shl_cast : 2
		tmp_22 : 3
		tmp_22_cast : 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_46 : 2
		tmp_23_cast4 : 1
		tmp_23_cast : 1
		tmp : 2
		tmp_cast : 3
		tmp_24 : 4
		tmp_25_cast : 5
		tmp_25 : 6
		output_addr : 7
	State 6
		StgValue_60 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_64 : 2
		tmp_29_cast2 : 1
		next_mul : 1
		tmp1 : 1
		tmp1_cast : 2
		tmp_27 : 3
		tmp_32_cast : 4
		tmp_28 : 5
		input_addr : 6
		input_load : 7
		tmp_29 : 2
		tmp_30 : 3
		SeparableConv2D_2_w_2 : 4
		SeparableConv2D_2_w_3 : 5
		tmp_12 : 1
		tmp_26 : 1
		tmp_27_cast : 2
		tmp_13 : 2
		p_tmp_s : 3
	State 7
	State 8
		tmp_31 : 1
		tmp_32 : 2
	State 9
	State 10
		StgValue_92 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       next_mul2_fu_182       |    0    |    0    |    15   |
|          |        out_d_2_fu_194        |    0    |    0    |    13   |
|          |        out_h_2_fu_230        |    0    |    0    |    12   |
|          |        out_w_2_fu_268        |    0    |    0    |    12   |
|          |          tmp_fu_282          |    0    |    0    |    15   |
|          |         tmp_24_fu_291        |    0    |    0    |    15   |
|    add   |         in_d_1_fu_311        |    0    |    0    |    13   |
|          |        next_mul_fu_321       |    0    |    0    |    15   |
|          |          tmp1_fu_327         |    0    |    0    |    15   |
|          |         tmp_27_fu_336        |    0    |    0    |    15   |
|          |         tmp_29_fu_350        |    0    |    0    |    15   |
|          |         tmp_26_fu_364        |    0    |    0    |    23   |
|          |      tmp_27_cast_fu_369      |    0    |    0    |    21   |
|          |         tmp_s_fu_405         |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_188       |    0    |    0    |    9    |
|   icmp   |       exitcond2_fu_224       |    0    |    0    |    9    |
|          |       exitcond1_fu_262       |    0    |    0    |    9    |
|          |        exitcond_fu_305       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_22_fu_252        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_382        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_31_fu_414        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     phi_mul1_cast_fu_178     |    0    |    0    |    0    |
|          |         tmp_20_fu_204        |    0    |    0    |    0    |
|          |      tmp_21_cast6_fu_236     |    0    |    0    |    0    |
|          |       p_shl_cast_fu_248      |    0    |    0    |    0    |
|          |      tmp_23_cast4_fu_274     |    0    |    0    |    0    |
|   zext   |      tmp_23_cast_fu_278      |    0    |    0    |    0    |
|          |         tmp_25_fu_300        |    0    |    0    |    0    |
|          |      tmp_29_cast2_fu_317     |    0    |    0    |    0    |
|          |       tmp1_cast_fu_332       |    0    |    0    |    0    |
|          |         tmp_28_fu_345        |    0    |    0    |    0    |
|          |         tmp_30_fu_355        |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_410      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_11_fu_200        |    0    |    0    |    0    |
|          |         tmp_12_fu_360        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_19_fu_209        |    0    |    0    |    0    |
|          |         p_shl_fu_240         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | SeparableConv2D_2_b_5_fu_216 |    0    |    0    |    0    |
|          |         tmp_7_fu_220         |    0    |    0    |    0    |
|          |      tmp_22_cast_fu_258      |    0    |    0    |    0    |
|   sext   |        tmp_cast_fu_287       |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_296      |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_341      |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_390      |    0    |    0    |    0    |
|          |      tmp_37_cast_fu_393      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_13_fu_374        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_32_fu_396        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   288   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_2_b_2_reg_444|    3   |
|SeparableConv2D_2_b_5_reg_454|   16   |
|SeparableConv2D_2_w_2_reg_518|    6   |
|SeparableConv2D_2_w_3_reg_533|   15   |
|        in_d_1_reg_503       |    4   |
|         in_d_reg_156        |    4   |
|      input_addr_reg_513     |   14   |
|      input_load_reg_528     |   16   |
|      next_mul2_reg_426      |    9   |
|       next_mul_reg_508      |    9   |
|       out_d_2_reg_434       |    4   |
|         out_d_reg_99        |    4   |
|       out_h_2_reg_467       |    3   |
|        out_h_reg_121        |    3   |
|       out_w_2_reg_485       |    3   |
|        out_w_reg_132        |    3   |
|     output_addr_reg_495     |   14   |
|    output_load_1_reg_143    |   16   |
|       p_tmp_s_reg_523       |   15   |
|    phi_mul1_cast_reg_421    |   10   |
|       phi_mul1_reg_110      |    9   |
|       phi_mul_reg_167       |    9   |
|        tmp_11_reg_439       |    3   |
|        tmp_19_reg_449       |    6   |
|     tmp_22_cast_reg_477     |   10   |
|        tmp_22_reg_472       |    7   |
|     tmp_23_cast4_reg_490    |    9   |
|        tmp_32_reg_538       |   16   |
|        tmp_7_reg_459        |   15   |
|        tmp_s_reg_543        |   16   |
+-----------------------------+--------+
|            Total            |   271  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_55   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_68   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_80   |  p0  |   2  |  14  |   28   ||    9    |
|    grp_access_fu_93   |  p0  |   2  |   6  |   12   ||    9    |
| output_load_1_reg_143 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   110  ||  8.845  ||    45   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   288  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   271  |   333  |
+-----------+--------+--------+--------+--------+
