library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity taktteiler is 


	port (
      clk         : in std_logic; --50 MHz
		clk_10Hz		: out std_logic			
		
		);
end entity taktteiler;

architecture arch of taktteiler is




begin






end architecture arch;
	
	
	
	
	
	
	
	