library IEEE;
use IEEE.std_logic_1164.ALL;

entity rammux is
   port(clk        :in    std_logic;
        d_out_muxed:out   std_logic_vector(7 downto 0);
        d_out      :in    std_logic_vector(31 downto 0);
        d_in_muxed :in    std_logic_vector(7 downto 0);
        d_in       :out   std_logic_vector(31 downto 0));
end rammux;


