# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/student_28/Files/Pulpino/rtl/config.sv" --include "../../../../../rtl" --include "../../../../../rtl/includes" --include "../../../../../submodules/apb/apb_event_unit/include" --include "../../../../../submodules/riscv/include" --include "../../../../../submodules/zero-riscy/include" --include "../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm" \
"../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm_clk_wiz.v" \
"../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.v" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_crc32.v" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_tap_top.v" \
"../../../../../submodules/axi/axi_slice_dc/dc_data_buffer.v" \
"../../../../../submodules/axi/axi_slice_dc/dc_full_detector.v" \
"../../../../../submodules/axi/axi_slice_dc/dc_synchronizer.v" \
"../../../../../submodules/axi/axi_slice_dc/dc_token_ring.v" \
"../../../../../submodules/axi/axi_slice_dc/dc_token_ring_fifo_din.v" \
"../../../../../submodules/axi/axi_slice_dc/dc_token_ring_fifo_dout.v" \
"../../../../../rtl/xilinx_spram.v" \

sv xil_defaultlib "/home/student_28/Files/Pulpino/rtl/config.sv" --include "../../../../../rtl" --include "../../../../../rtl/includes" --include "../../../../../submodules/apb/apb_event_unit/include" --include "../../../../../submodules/riscv/include" --include "../../../../../submodules/zero-riscy/include" --include "../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_axi_biu.sv" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_axi_module.sv" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_or1k_biu.sv" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_or1k_module.sv" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_or1k_status_reg.sv" \
"../../../../../submodules/adv_dbg_if/rtl/adbg_top.sv" \
"../../../../../submodules/adv_dbg_if/rtl/adv_dbg_if.sv" \
"../../../../../submodules/apb/apb2per/apb2per.sv" \
"../../../../../rtl/includes/apb_bus.sv" \
"../../../../../submodules/apb/apb_event_unit/apb_event_unit.sv" \
"../../../../../submodules/apb/apb_fll_if/apb_fll_if.sv" \
"../../../../../submodules/apb/apb_gpio/apb_gpio.sv" \
"../../../../../submodules/apb/apb_i2c/apb_i2c.sv" \
"../../../../../submodules/apb/apb_node/apb_node.sv" \
"../../../../../submodules/apb/apb_node/apb_node_wrap.sv" \
"../../../../../submodules/apb/apb_pulpino/apb_pulpino.sv" \
"../../../../../submodules/apb/apb_spi_master/apb_spi_master.sv" \
"../../../../../submodules/apb/apb_timer/apb_timer.sv" \
"../../../../../submodules/riscv/include/apu_core_package.sv" \
"../../../../../submodules/axi/axi2apb/axi2apb.sv" \
"../../../../../submodules/axi/axi2apb/axi2apb32.sv" \
"../../../../../rtl/axi2apb_wrap.sv" \
"../../../../../submodules/axi/axi_node/axi_AR_allocator.sv" \
"../../../../../submodules/axi/axi_node/axi_AW_allocator.sv" \
"../../../../../submodules/axi/axi_node/axi_ArbitrationTree.sv" \
"../../../../../submodules/axi/axi_node/axi_BR_allocator.sv" \
"../../../../../submodules/axi/axi_node/axi_BW_allocator.sv" \
"../../../../../submodules/axi/axi_node/axi_DW_allocator.sv" \
"../../../../../submodules/axi/axi_node/axi_FanInPrimitive_Req.sv" \
"../../../../../submodules/axi/axi_node/axi_RR_Flag_Req.sv" \
"../../../../../submodules/axi/axi_node/axi_address_decoder_AR.sv" \
"../../../../../submodules/axi/axi_node/axi_address_decoder_AW.sv" \
"../../../../../submodules/axi/axi_node/axi_address_decoder_BR.sv" \
"../../../../../submodules/axi/axi_node/axi_address_decoder_BW.sv" \
"../../../../../submodules/axi/axi_node/axi_address_decoder_DW.sv" \
"../../../../../submodules/axi/axi_slice/axi_ar_buffer.sv" \
"../../../../../submodules/axi/axi_slice/axi_aw_buffer.sv" \
"../../../../../submodules/axi/axi_slice/axi_b_buffer.sv" \
"../../../../../submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv" \
"../../../../../rtl/axi_mem_if_SP_wrap.sv" \
"../../../../../submodules/axi/axi_node/axi_multiplexer.sv" \
"../../../../../submodules/axi/axi_node/axi_node.sv" \
"../../../../../rtl/axi_node_intf_wrap.sv" \
"../../../../../submodules/axi/axi_slice/axi_r_buffer.sv" \
"../../../../../submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv" \
"../../../../../submodules/axi/axi_node/axi_request_block.sv" \
"../../../../../submodules/axi/axi_node/axi_response_block.sv" \
"../../../../../submodules/axi/axi_slice/axi_slice.sv" \
"../../../../../rtl/axi_slice_wrap.sv" \
"../../../../../submodules/axi/axi_spi_slave/axi_spi_slave.sv" \
"../../../../../rtl/axi_spi_slave_wrap.sv" \
"../../../../../submodules/axi/axi_slice/axi_w_buffer.sv" \
"../../../../../submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv" \
"../../../../../rtl/boot_code.sv" \
"../../../../../rtl/boot_rom_wrap.sv" \
"../../../../../rtl/clk_rst_gen.sv" \
"../../../../../rtl/components/cluster_clock_gating.sv" \
"../../../../../rtl/components/cluster_clock_inverter.sv" \
"../../../../../rtl/components/cluster_clock_mux2.sv" \
"../../../../../submodules/axi/core2axi/core2axi.sv" \
"../../../../../rtl/core2axi_wrap.sv" \
"../../../../../rtl/core_region.sv" \
"../../../../../rtl/includes/debug_bus.sv" \
"../../../../../rtl/components/generic_fifo.sv" \
"../../../../../submodules/apb/apb_event_unit/generic_service_unit.sv" \
"../../../../../submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv" \
"../../../../../submodules/apb/apb_i2c/i2c_master_byte_ctrl.sv" \
"../../../../../rtl/instr_ram_wrap.sv" \
"../../../../../rtl/kuznechik_cipher.sv" \
"../../../../../rtl/kuznechik_cipher_apb_wrapper.sv" \
"../../../../../rtl/periph_bus_wrap.sv" \
"../../../../../rtl/peripherals.sv" \
"../../../../../rtl/components/pulp_clock_inverter.sv" \
"../../../../../rtl/components/pulp_clock_mux2.sv" \
"../../../../../rtl/pulpino_nexys_a7.sv" \
"../../../../../rtl/pulpino_top.sv" \
"../../../../../rtl/ram_mux.sv" \
"../../../../../submodules/riscv/riscv_L0_buffer.sv" \
"../../../../../submodules/riscv/include/riscv_defines.sv" \
"../../../../../submodules/riscv/riscv_alu.sv" \
"../../../../../submodules/riscv/riscv_alu_div.sv" \
"../../../../../submodules/riscv/riscv_apu_disp.sv" \
"../../../../../submodules/riscv/riscv_compressed_decoder.sv" \
"../../../../../submodules/riscv/riscv_controller.sv" \
"../../../../../submodules/riscv/riscv_core.sv" \
"../../../../../submodules/riscv/riscv_cs_registers.sv" \
"../../../../../submodules/riscv/riscv_debug_unit.sv" \
"../../../../../submodules/riscv/riscv_decoder.sv" \
"../../../../../submodules/riscv/riscv_ex_stage.sv" \
"../../../../../submodules/riscv/riscv_fetch_fifo.sv" \
"../../../../../submodules/riscv/riscv_hwloop_controller.sv" \
"../../../../../submodules/riscv/riscv_hwloop_regs.sv" \
"../../../../../submodules/riscv/riscv_id_stage.sv" \
"../../../../../submodules/riscv/riscv_if_stage.sv" \
"../../../../../submodules/riscv/riscv_int_controller.sv" \
"../../../../../submodules/riscv/riscv_load_store_unit.sv" \
"../../../../../submodules/riscv/riscv_mult.sv" \
"../../../../../submodules/riscv/riscv_prefetch_L0_buffer.sv" \
"../../../../../submodules/riscv/riscv_prefetch_buffer.sv" \
"../../../../../submodules/riscv/riscv_register_file.sv" \
"../../../../../rtl/components/rstgen.sv" \
"../../../../../submodules/apb/apb_event_unit/sleep_unit.sv" \
"../../../../../rtl/sp_ram_wrap.sv" \
"../../../../../submodules/apb/apb_spi_master/spi_master_apb_if.sv" \
"../../../../../submodules/axi/axi_spi_master/spi_master_clkgen.sv" \
"../../../../../submodules/axi/axi_spi_master/spi_master_controller.sv" \
"../../../../../submodules/axi/axi_spi_master/spi_master_fifo.sv" \
"../../../../../submodules/axi/axi_spi_master/spi_master_rx.sv" \
"../../../../../submodules/axi/axi_spi_master/spi_master_tx.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_axi_plug.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_cmd_parser.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_controller.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_dc_fifo.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_regs.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_rx.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_syncro.sv" \
"../../../../../submodules/axi/axi_spi_slave/spi_slave_tx.sv" \
"../../../../../submodules/apb/apb_timer/timer.sv" \
"../../../../../submodules/zero-riscy/include/zeroriscy_defines.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_alu.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_compressed_decoder.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_controller.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_core.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_cs_registers.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_debug_unit.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_decoder.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_ex_block.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_fetch_fifo.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_id_stage.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_if_stage.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_int_controller.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_load_store_unit.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_multdiv_fast.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_multdiv_slow.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_prefetch_buffer.sv" \
"../../../../../submodules/zero-riscy/zeroriscy_register_file_ff.sv" \
"../../../../../tb/pulpino_nexys_a7_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
