module test_bench ;
  reg a_tb, b_tb;
  wire diff_tb, borrow_tb;
  
  half_subtractor HA (a_tb, b_tb, diff_tb, borrow_tb);
  
  
   initial begin
    $dumpfile("wave.vcd");  
     $dumpvars(0, test_bench);    
   end
      
  initial
     begin
       {a_tb,b_tb} = 2'b00; #10;
       {a_tb,b_tb} = 2'b01; #10;
       {a_tb,b_tb} = 2'b10; #10;
       {a_tb,b_tb} = 2'b11; #10;
       
    $finish;
     end
endmodule
     

