# system info dxc_ss_top on 2025.11.21.14:06:03
system_info:
name,value
DEVICE,AGFB014R24B2I2V
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for dxc_ss_top on 2025.11.21.14:06:03
files:
filepath,kind,attributes,module,is_top
sim/dxc_ss_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,dxc_ss_top,true
altera_mm_interconnect_1920/sim/dxc_ss_top_altera_mm_interconnect_1920_666ssxa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,dxc_ss_top_altera_mm_interconnect_1920_666ssxa,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/dxc_ss_top_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/dxc_ss_top_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1922/sim/dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_slave_agent_1921/sim/dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/dxc_ss_top_altera_merlin_router_1921_tgakkfa.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_router_1921_tgakkfa,false
altera_merlin_router_1921/sim/dxc_ss_top_altera_merlin_router_1921_ikwl4uy.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_router_1921_ikwl4uy,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_demultiplexer_1921/sim/dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary,false
altera_merlin_multiplexer_1922/sim/dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy,false
altera_merlin_demultiplexer_1921/sim/dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy,false
altera_merlin_multiplexer_1922/sim/dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi,false
altera_merlin_traffic_limiter_1921/sim/dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq,false
altera_avalon_sc_fifo_1932/sim/dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dxc_ss_top.clock_bridge_csr,clk_bridge_csr
dxc_ss_top.clock_bridge_dsp,clk_bridge_dsp
dxc_ss_top.dxc_ss_0,dxc_ss_top_dxc_ss_0
dxc_ss_top.h2f_lw_bridge,dxc_ss_top_mm_bridge_0
dxc_ss_top.rst_bridge_csr,rst_bridge_csr
dxc_ss_top.rst_bridge_dsp,rst_bridge_dsp
dxc_ss_top.mm_interconnect_0,dxc_ss_top_altera_mm_interconnect_1920_666ssxa
dxc_ss_top.mm_interconnect_0.h2f_lw_bridge_m0_translator,dxc_ss_top_altera_merlin_master_translator_192_lykd4la
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ca_interp_csr_translator,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ddc_csr_l1_translator,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ddc_csr_l2_translator,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki
dxc_ss_top.mm_interconnect_0.dxc_ss_0_dec_dly_comp_csr_translator,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki
dxc_ss_top.mm_interconnect_0.dxc_ss_0_duc_csr_l1_translator,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki
dxc_ss_top.mm_interconnect_0.dxc_ss_0_duc_csr_l2_translator,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki
dxc_ss_top.mm_interconnect_0.dxc_ss_0_dxc_ss_config_csr_translator,dxc_ss_top_altera_merlin_slave_translator_191_x56fcki
dxc_ss_top.mm_interconnect_0.h2f_lw_bridge_m0_agent,dxc_ss_top_altera_merlin_master_agent_1922_fy3n5ti
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ca_interp_csr_agent,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ddc_csr_l1_agent,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ddc_csr_l2_agent,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy
dxc_ss_top.mm_interconnect_0.dxc_ss_0_dec_dly_comp_csr_agent,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy
dxc_ss_top.mm_interconnect_0.dxc_ss_0_duc_csr_l1_agent,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy
dxc_ss_top.mm_interconnect_0.dxc_ss_0_duc_csr_l2_agent,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy
dxc_ss_top.mm_interconnect_0.dxc_ss_0_dxc_ss_config_csr_agent,dxc_ss_top_altera_merlin_slave_agent_1921_b6r3djy
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ca_interp_csr_agent_rsp_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ddc_csr_l1_agent_rsp_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.dxc_ss_0_ddc_csr_l2_agent_rsp_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.dxc_ss_0_dec_dly_comp_csr_agent_rsp_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.dxc_ss_0_duc_csr_l1_agent_rsp_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.dxc_ss_0_duc_csr_l2_agent_rsp_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.dxc_ss_0_dxc_ss_config_csr_agent_rsp_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.router,dxc_ss_top_altera_merlin_router_1921_tgakkfa
dxc_ss_top.mm_interconnect_0.router_001,dxc_ss_top_altera_merlin_router_1921_ikwl4uy
dxc_ss_top.mm_interconnect_0.router_002,dxc_ss_top_altera_merlin_router_1921_ikwl4uy
dxc_ss_top.mm_interconnect_0.router_003,dxc_ss_top_altera_merlin_router_1921_ikwl4uy
dxc_ss_top.mm_interconnect_0.router_004,dxc_ss_top_altera_merlin_router_1921_ikwl4uy
dxc_ss_top.mm_interconnect_0.router_005,dxc_ss_top_altera_merlin_router_1921_ikwl4uy
dxc_ss_top.mm_interconnect_0.router_006,dxc_ss_top_altera_merlin_router_1921_ikwl4uy
dxc_ss_top.mm_interconnect_0.router_007,dxc_ss_top_altera_merlin_router_1921_ikwl4uy
dxc_ss_top.mm_interconnect_0.h2f_lw_bridge_m0_limiter,dxc_ss_top_altera_merlin_traffic_limiter_1921_js7yfey
dxc_ss_top.mm_interconnect_0.h2f_lw_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,dxc_ss_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq
dxc_ss_top.mm_interconnect_0.h2f_lw_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,dxc_ss_top_altera_avalon_sc_fifo_1932_w27kryi
dxc_ss_top.mm_interconnect_0.cmd_demux,dxc_ss_top_altera_merlin_demultiplexer_1921_cmilary
dxc_ss_top.mm_interconnect_0.cmd_mux,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy
dxc_ss_top.mm_interconnect_0.cmd_mux_001,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy
dxc_ss_top.mm_interconnect_0.cmd_mux_002,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy
dxc_ss_top.mm_interconnect_0.cmd_mux_003,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy
dxc_ss_top.mm_interconnect_0.cmd_mux_004,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy
dxc_ss_top.mm_interconnect_0.cmd_mux_005,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy
dxc_ss_top.mm_interconnect_0.cmd_mux_006,dxc_ss_top_altera_merlin_multiplexer_1922_p25q2xy
dxc_ss_top.mm_interconnect_0.rsp_demux,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy
dxc_ss_top.mm_interconnect_0.rsp_demux_001,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy
dxc_ss_top.mm_interconnect_0.rsp_demux_002,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy
dxc_ss_top.mm_interconnect_0.rsp_demux_003,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy
dxc_ss_top.mm_interconnect_0.rsp_demux_004,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy
dxc_ss_top.mm_interconnect_0.rsp_demux_005,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy
dxc_ss_top.mm_interconnect_0.rsp_demux_006,dxc_ss_top_altera_merlin_demultiplexer_1921_zp55myy
dxc_ss_top.mm_interconnect_0.rsp_mux,dxc_ss_top_altera_merlin_multiplexer_1922_cxravzi
dxc_ss_top.rst_controller,altera_reset_controller
