INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_F
INFO: [VRFC 10-311] analyzing module flopr_F
INFO: [VRFC 10-311] analyzing module adder_F
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sources_1/new/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2_E
INFO: [VRFC 10-311] analyzing module adder_E
INFO: [VRFC 10-311] analyzing module mux_E
INFO: [VRFC 10-311] analyzing module alu_E
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/flopr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/signext_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/imem_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/regfile_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/maindec_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/fetch_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/prueba_1/practico_1/prueba_1.srcs/sim_1/new/execute_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb
