[pipeline]

width=2

[structural hazard]

splitCaches=false
regFileWritePorts=1

[data hazard]

enableForwarding=false

[control hazard]

branchPredictor=false
branchTargetBuffer=false
