{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547476550299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547476550309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 15:35:50 2019 " "Processing started: Mon Jan 14 15:35:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547476550309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476550309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_nios_lab -c simple_nios_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_nios_lab -c simple_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476550309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547476551419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547476551419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/simple_nios_lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_nios_lab/synthesis/simple_nios_lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_nios_lab-rtl " "Found design unit 1: simple_nios_lab-rtl" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561536 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab " "Found entity 1: simple_nios_lab" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_nios_lab_rst_controller-rtl " "Found design unit 1: simple_nios_lab_rst_controller-rtl" {  } { { "simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561544 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_rst_controller " "Found entity 1: simple_nios_lab_rst_controller" {  } { { "simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_nios_lab_rst_controller_001-rtl " "Found design unit 1: simple_nios_lab_rst_controller_001-rtl" {  } { { "simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561553 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_rst_controller_001 " "Found entity 1: simple_nios_lab_rst_controller_001" {  } { { "simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "simple_nios_lab/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_irq_mapper " "Found entity 1: simple_nios_lab_irq_mapper" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0 " "Found entity 1: simple_nios_lab_mm_interconnect_0" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_avalon_st_adapter " "Found entity 1: simple_nios_lab_mm_interconnect_0_avalon_st_adapter" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "simple_nios_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_rsp_mux_001 " "Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_mux_001" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561662 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_rsp_mux " "Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_mux" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_rsp_demux_003 " "Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_demux_003" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_rsp_demux " "Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_demux" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_cmd_mux_002 " "Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_mux_002" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_cmd_mux " "Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_mux" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_cmd_demux_001 " "Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_demux_001" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_cmd_demux " "Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_demux" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_nios_lab_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_nios_lab_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_router_004_default_decode " "Found entity 1: simple_nios_lab_mm_interconnect_0_router_004_default_decode" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561736 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_nios_lab_mm_interconnect_0_router_004 " "Found entity 2: simple_nios_lab_mm_interconnect_0_router_004" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_nios_lab_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_nios_lab_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_router_002_default_decode " "Found entity 1: simple_nios_lab_mm_interconnect_0_router_002_default_decode" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561747 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_nios_lab_mm_interconnect_0_router_002 " "Found entity 2: simple_nios_lab_mm_interconnect_0_router_002" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_nios_lab_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_nios_lab_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_router_001_default_decode " "Found entity 1: simple_nios_lab_mm_interconnect_0_router_001_default_decode" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561759 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_nios_lab_mm_interconnect_0_router_001 " "Found entity 2: simple_nios_lab_mm_interconnect_0_router_001" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_nios_lab_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_nios_lab_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at simple_nios_lab_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547476561765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_mm_interconnect_0_router_default_decode " "Found entity 1: simple_nios_lab_mm_interconnect_0_router_default_decode" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561770 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_nios_lab_mm_interconnect_0_router " "Found entity 2: simple_nios_lab_mm_interconnect_0_router" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_sysid " "Found entity 1: simple_nios_lab_sysid" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_pll_dffpipe_l2c " "Found entity 1: simple_nios_lab_pll_dffpipe_l2c" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561859 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_nios_lab_pll_stdsync_sv6 " "Found entity 2: simple_nios_lab_pll_stdsync_sv6" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561859 ""} { "Info" "ISGN_ENTITY_NAME" "3 simple_nios_lab_pll_altpll_es22 " "Found entity 3: simple_nios_lab_pll_altpll_es22" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561859 ""} { "Info" "ISGN_ENTITY_NAME" "4 simple_nios_lab_pll " "Found entity 4: simple_nios_lab_pll" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_onchip " "Found entity 1: simple_nios_lab_onchip" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_nios " "Found entity 1: simple_nios_lab_nios" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_nios_cpu_register_bank_a_module " "Found entity 1: simple_nios_lab_nios_cpu_register_bank_a_module" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_nios_lab_nios_cpu_register_bank_b_module " "Found entity 2: simple_nios_lab_nios_cpu_register_bank_b_module" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "3 simple_nios_lab_nios_cpu_nios2_oci_debug " "Found entity 3: simple_nios_lab_nios_cpu_nios2_oci_debug" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "4 simple_nios_lab_nios_cpu_nios2_oci_break " "Found entity 4: simple_nios_lab_nios_cpu_nios2_oci_break" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "5 simple_nios_lab_nios_cpu_nios2_oci_xbrk " "Found entity 5: simple_nios_lab_nios_cpu_nios2_oci_xbrk" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "6 simple_nios_lab_nios_cpu_nios2_oci_dbrk " "Found entity 6: simple_nios_lab_nios_cpu_nios2_oci_dbrk" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "7 simple_nios_lab_nios_cpu_nios2_oci_itrace " "Found entity 7: simple_nios_lab_nios_cpu_nios2_oci_itrace" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_nios_lab_nios_cpu_nios2_oci_td_mode " "Found entity 8: simple_nios_lab_nios_cpu_nios2_oci_td_mode" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "9 simple_nios_lab_nios_cpu_nios2_oci_dtrace " "Found entity 9: simple_nios_lab_nios_cpu_nios2_oci_dtrace" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "10 simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "11 simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "12 simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "13 simple_nios_lab_nios_cpu_nios2_oci_fifo " "Found entity 13: simple_nios_lab_nios_cpu_nios2_oci_fifo" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "14 simple_nios_lab_nios_cpu_nios2_oci_pib " "Found entity 14: simple_nios_lab_nios_cpu_nios2_oci_pib" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "15 simple_nios_lab_nios_cpu_nios2_oci_im " "Found entity 15: simple_nios_lab_nios_cpu_nios2_oci_im" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "16 simple_nios_lab_nios_cpu_nios2_performance_monitors " "Found entity 16: simple_nios_lab_nios_cpu_nios2_performance_monitors" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "17 simple_nios_lab_nios_cpu_nios2_avalon_reg " "Found entity 17: simple_nios_lab_nios_cpu_nios2_avalon_reg" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "18 simple_nios_lab_nios_cpu_ociram_sp_ram_module " "Found entity 18: simple_nios_lab_nios_cpu_ociram_sp_ram_module" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "19 simple_nios_lab_nios_cpu_nios2_ocimem " "Found entity 19: simple_nios_lab_nios_cpu_nios2_ocimem" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "20 simple_nios_lab_nios_cpu_nios2_oci " "Found entity 20: simple_nios_lab_nios_cpu_nios2_oci" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""} { "Info" "ISGN_ENTITY_NAME" "21 simple_nios_lab_nios_cpu " "Found entity 21: simple_nios_lab_nios_cpu" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_nios_cpu_debug_slave_sysclk " "Found entity 1: simple_nios_lab_nios_cpu_debug_slave_sysclk" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_nios_cpu_debug_slave_tck " "Found entity 1: simple_nios_lab_nios_cpu_debug_slave_tck" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_nios_cpu_debug_slave_wrapper " "Found entity 1: simple_nios_lab_nios_cpu_debug_slave_wrapper" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476561989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476561989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_nios_cpu_test_bench " "Found entity 1: simple_nios_lab_nios_cpu_test_bench" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_leds " "Found entity 1: simple_nios_lab_leds" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_lab_jtag_uart_sim_scfifo_w " "Found entity 1: simple_nios_lab_jtag_uart_sim_scfifo_w" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562039 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_nios_lab_jtag_uart_scfifo_w " "Found entity 2: simple_nios_lab_jtag_uart_scfifo_w" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562039 ""} { "Info" "ISGN_ENTITY_NAME" "3 simple_nios_lab_jtag_uart_sim_scfifo_r " "Found entity 3: simple_nios_lab_jtag_uart_sim_scfifo_r" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562039 ""} { "Info" "ISGN_ENTITY_NAME" "4 simple_nios_lab_jtag_uart_scfifo_r " "Found entity 4: simple_nios_lab_jtag_uart_scfifo_r" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562039 ""} { "Info" "ISGN_ENTITY_NAME" "5 simple_nios_lab_jtag_uart " "Found entity 5: simple_nios_lab_jtag_uart" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_nios_lab " "Elaborating entity \"simple_nios_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547476562204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_jtag_uart simple_nios_lab_jtag_uart:jtag_uart " "Elaborating entity \"simple_nios_lab_jtag_uart\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "jtag_uart" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_jtag_uart_scfifo_w simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w " "Elaborating entity \"simple_nios_lab_jtag_uart_scfifo_w\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "the_simple_nios_lab_jtag_uart_scfifo_w" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "wfifo" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476562543 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547476562543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/MAX1000/Simple_Nios_lab/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/MAX1000/Simple_Nios_lab/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476562911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476562991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476562991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_jtag_uart_scfifo_r simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r " "Elaborating entity \"simple_nios_lab_jtag_uart_scfifo_r\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "the_simple_nios_lab_jtag_uart_scfifo_r" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "simple_nios_lab_jtag_uart_alt_jtag_atlantic" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476563532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476563532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476563532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476563532 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547476563532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"simple_nios_lab_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_leds simple_nios_lab_leds:leds " "Elaborating entity \"simple_nios_lab_leds\" for hierarchy \"simple_nios_lab_leds:leds\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "leds" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios simple_nios_lab_nios:nios " "Elaborating entity \"simple_nios_lab_nios\" for hierarchy \"simple_nios_lab_nios:nios\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "nios" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu " "Elaborating entity \"simple_nios_lab_nios_cpu\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v" "cpu" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476563948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_test_bench simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_test_bench:the_simple_nios_lab_nios_cpu_test_bench " "Elaborating entity \"simple_nios_lab_nios_cpu_test_bench\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_test_bench:the_simple_nios_lab_nios_cpu_test_bench\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_test_bench" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_register_bank_a_module simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a " "Elaborating entity \"simple_nios_lab_nios_cpu_register_bank_a_module\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "simple_nios_lab_nios_cpu_register_bank_a" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_altsyncram" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564238 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547476564238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476564325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476564325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_register_bank_b_module simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b " "Elaborating entity \"simple_nios_lab_nios_cpu_register_bank_b_module\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "simple_nios_lab_nios_cpu_register_bank_b" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_debug simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_debug\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_debug" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_altera_std_synchronizer" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476564572 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547476564572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_break simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_break\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_break" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_xbrk simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_xbrk:the_simple_nios_lab_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_xbrk\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_xbrk:the_simple_nios_lab_nios_cpu_nios2_oci_xbrk\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_xbrk" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_dbrk simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_dbrk\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_dbrk" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_itrace simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_itrace:the_simple_nios_lab_nios_cpu_nios2_oci_itrace " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_itrace\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_itrace:the_simple_nios_lab_nios_cpu_nios2_oci_itrace\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_itrace" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_dtrace simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_dtrace\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_dtrace" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_td_mode simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace\|simple_nios_lab_nios_cpu_nios2_oci_td_mode:simple_nios_lab_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_td_mode\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace\|simple_nios_lab_nios_cpu_nios2_oci_td_mode:simple_nios_lab_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "simple_nios_lab_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_fifo simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_fifo\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_fifo" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo\|simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt:the_simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo\|simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt:the_simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo\|simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo\|simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo\|simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo\|simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_pib simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_pib:the_simple_nios_lab_nios_cpu_nios2_oci_pib " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_pib\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_pib:the_simple_nios_lab_nios_cpu_nios2_oci_pib\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_pib" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_oci_im simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_im:the_simple_nios_lab_nios_cpu_nios2_oci_im " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_oci_im\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_im:the_simple_nios_lab_nios_cpu_nios2_oci_im\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_oci_im" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_avalon_reg simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_avalon_reg\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_avalon_reg" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_nios2_ocimem simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem " "Elaborating entity \"simple_nios_lab_nios_cpu_nios2_ocimem\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_nios2_ocimem" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476564971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_ociram_sp_ram_module simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram " "Elaborating entity \"simple_nios_lab_nios_cpu_ociram_sp_ram_module\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "simple_nios_lab_nios_cpu_ociram_sp_ram" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_altsyncram" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565063 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547476565063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476565145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476565145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem\|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_debug_slave_wrapper simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper " "Elaborating entity \"simple_nios_lab_nios_cpu_debug_slave_wrapper\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "the_simple_nios_lab_nios_cpu_debug_slave_wrapper" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_debug_slave_tck simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck " "Elaborating entity \"simple_nios_lab_nios_cpu_debug_slave_tck\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" "the_simple_nios_lab_nios_cpu_debug_slave_tck" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_nios_cpu_debug_slave_sysclk simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk " "Elaborating entity \"simple_nios_lab_nios_cpu_debug_slave_sysclk\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" "the_simple_nios_lab_nios_cpu_debug_slave_sysclk" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" "simple_nios_lab_nios_cpu_debug_slave_phy" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy " "Instantiated megafunction \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565423 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547476565423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_onchip simple_nios_lab_onchip:onchip " "Elaborating entity \"simple_nios_lab_onchip\" for hierarchy \"simple_nios_lab_onchip:onchip\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "onchip" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" "the_altsyncram" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram " "Instantiated megafunction \"simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file simple_nios_lab_onchip.hex " "Parameter \"init_file\" = \"simple_nios_lab_onchip.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547476565586 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547476565586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2cg1 " "Found entity 1: altsyncram_2cg1" {  } { { "db/altsyncram_2cg1.tdf" "" { Text "C:/MAX1000/Simple_Nios_lab/db/altsyncram_2cg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476565671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476565671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2cg1 simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_2cg1:auto_generated " "Elaborating entity \"altsyncram_2cg1\" for hierarchy \"simple_nios_lab_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_2cg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476565680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_pll simple_nios_lab_pll:pll " "Elaborating entity \"simple_nios_lab_pll\" for hierarchy \"simple_nios_lab_pll:pll\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "pll" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_pll_stdsync_sv6 simple_nios_lab_pll:pll\|simple_nios_lab_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"simple_nios_lab_pll_stdsync_sv6\" for hierarchy \"simple_nios_lab_pll:pll\|simple_nios_lab_pll_stdsync_sv6:stdsync2\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "stdsync2" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_pll_dffpipe_l2c simple_nios_lab_pll:pll\|simple_nios_lab_pll_stdsync_sv6:stdsync2\|simple_nios_lab_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"simple_nios_lab_pll_dffpipe_l2c\" for hierarchy \"simple_nios_lab_pll:pll\|simple_nios_lab_pll_stdsync_sv6:stdsync2\|simple_nios_lab_pll_dffpipe_l2c:dffpipe3\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "dffpipe3" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_pll_altpll_es22 simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1 " "Elaborating entity \"simple_nios_lab_pll_altpll_es22\" for hierarchy \"simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "sd1" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_sysid simple_nios_lab_sysid:sysid " "Elaborating entity \"simple_nios_lab_sysid\" for hierarchy \"simple_nios_lab_sysid:sysid\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "sysid" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0 simple_nios_lab_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "mm_interconnect_0" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "onchip_s1_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router:router " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router:router\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "router" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router_default_decode simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router:router\|simple_nios_lab_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router_default_decode\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router:router\|simple_nios_lab_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router_001 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router_001\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_001:router_001\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "router_001" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router_001_default_decode simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_001:router_001\|simple_nios_lab_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router_001_default_decode\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_001:router_001\|simple_nios_lab_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router_002 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router_002\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_002:router_002\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "router_002" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router_002_default_decode simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_002:router_002\|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router_002_default_decode\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_002:router_002\|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476566977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router_004 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router_004\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_004:router_004\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "router_004" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_router_004_default_decode simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_004:router_004\|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_router_004_default_decode\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_router_004:router_004\|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_cmd_demux simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_cmd_demux\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "cmd_demux" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_cmd_demux_001 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_cmd_demux_001\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_cmd_mux simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_cmd_mux\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "cmd_mux" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_cmd_mux_002 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_cmd_mux_002\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_rsp_demux simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_rsp_demux\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "rsp_demux" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_rsp_demux_003 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_rsp_demux_003\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_rsp_mux simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_rsp_mux\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "rsp_mux" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_rsp_mux_001 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_rsp_mux_001\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "crosser" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_avalon_st_adapter simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"simple_nios_lab_mm_interconnect_0:mm_interconnect_0\|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_irq_mapper simple_nios_lab_irq_mapper:irq_mapper " "Elaborating entity \"simple_nios_lab_irq_mapper\" for hierarchy \"simple_nios_lab_irq_mapper:irq_mapper\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "irq_mapper" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_rst_controller simple_nios_lab_rst_controller:rst_controller " "Elaborating entity \"simple_nios_lab_rst_controller\" for hierarchy \"simple_nios_lab_rst_controller:rst_controller\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "rst_controller" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd" "rst_controller" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "simple_nios_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "simple_nios_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_nios_lab_rst_controller_001 simple_nios_lab_rst_controller_001:rst_controller_001 " "Elaborating entity \"simple_nios_lab_rst_controller_001\" for hierarchy \"simple_nios_lab_rst_controller_001:rst_controller_001\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "rst_controller_001" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req simple_nios_lab_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at simple_nios_lab_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1547476567807 "|simple_nios_lab|simple_nios_lab_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller simple_nios_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"simple_nios_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" "rst_controller_001" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476567825 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1547476570338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.01.14.15:36:14 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl " "2019.01.14.15:36:14 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476574484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476577962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476578192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476580634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476580809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476580996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476581204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476581211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476581213 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1547476581905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/alt_sld_fab.v" "" { Text "C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476582184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476582184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476582289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476582289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476582311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476582311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476582388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476582388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476582481 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476582481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476582481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547476582563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476582563 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1547476585820 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2878 -1 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 3878 -1 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v" 398 -1 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 3500 -1 0 } } { "simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 2099 -1 0 } } { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 268 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1547476585959 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1547476585960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476586715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1547476587842 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1547476587915 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1547476587915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476588065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MAX1000/Simple_Nios_lab/output_files/simple_nios_lab.map.smsg " "Generated suppressed messages file C:/MAX1000/Simple_Nios_lab/output_files/simple_nios_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476589350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547476592588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547476592588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1981 " "Implemented 1981 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547476592919 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547476592919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1821 " "Implemented 1821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547476592919 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1547476592919 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1547476592919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547476592919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547476592994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 15:36:32 2019 " "Processing ended: Mon Jan 14 15:36:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547476592994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547476592994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547476592994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547476592994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1547476594861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547476594871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 15:36:34 2019 " "Processing started: Mon Jan 14 15:36:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547476594871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547476594871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_nios_lab -c simple_nios_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_nios_lab -c simple_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547476594871 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547476595053 ""}
{ "Info" "0" "" "Project  = simple_nios_lab" {  } {  } 0 0 "Project  = simple_nios_lab" 0 0 "Fitter" 0 0 1547476595054 ""}
{ "Info" "0" "" "Revision = simple_nios_lab" {  } {  } 0 0 "Revision = simple_nios_lab" 0 0 "Fitter" 0 0 1547476595054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1547476595240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1547476595242 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_nios_lab 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"simple_nios_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547476595267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547476595303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547476595303 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|pll7\" as MAX 10 PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|pll7 26.01 MHz 12.0 MHz " "Input frequency of PLL \"simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|pll7\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 150 -1 0 } } { "" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1547476595362 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|wire_pll7_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|wire_pll7_clk\[0\] port" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 150 -1 0 } } { "" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1547476595362 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 150 -1 0 } } { "" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1547476595362 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547476595451 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547476595460 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1547476595815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547476595829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547476595829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547476595829 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1547476595829 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 6281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547476595837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 6283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547476595837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 6285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547476595837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 6287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547476595837 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1547476595837 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1547476595837 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1547476595837 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1547476595837 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1547476595837 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547476595839 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1547476595884 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476596685 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1547476596685 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547476596710 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547476596716 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547476596722 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register simple_nios_lab_leds:leds\|data_out\[0\] clk_clk " "Register simple_nios_lab_leds:leds\|data_out\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1547476596747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1547476596747 "|simple_nios_lab|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547476596748 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1547476596748 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1547476596784 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1547476596784 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476596784 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476596784 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476596784 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1547476596784 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1547476596784 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547476596785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547476596785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547476596785 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1547476596785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk_clk~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547476597011 ""}  } { { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 6265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547476597011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node simple_nios_lab_pll:pll\|simple_nios_lab_pll_altpll_es22:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547476597011 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547476597011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547476597011 ""}  } { { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 5813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547476597011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547476597011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node simple_nios_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "simple_nios_lab/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547476597011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|W_rf_wren " "Destination node simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|W_rf_wren" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547476597011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intel/quartus/18.0lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/18.0lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "simple_nios_lab_nios:nios\|simple_nios_lab_nios_cpu:cpu\|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci\|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547476597011 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1547476597011 ""}  } { { "simple_nios_lab/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547476597011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_nios_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node simple_nios_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547476597011 ""}  } { { "simple_nios_lab/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 2728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547476597011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_nios_lab_pll:pll\|prev_reset  " "Automatically promoted node simple_nios_lab_pll:pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547476597011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_nios_lab_pll:pll\|readdata\[0\]~1 " "Destination node simple_nios_lab_pll:pll\|readdata\[0\]~1" {  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547476597011 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1547476597011 ""}  } { { "simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547476597011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547476599242 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547476599246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547476599246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547476599251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547476599257 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547476599265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547476599265 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547476599270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547476599344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1547476599348 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547476599348 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547476599469 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1547476599477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547476600280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547476600659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547476600690 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547476601762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547476601762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547476602445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y13 X31_Y25 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25" {  } { { "loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25"} { { 12 { 0 ""} 21 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1547476603262 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547476603262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1547476603454 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1547476603454 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1547476603454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547476603457 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1547476603711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547476603734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547476604550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547476604552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547476605578 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547476606305 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_clk 3.3-V LVTTL H6 " "Pin clk_clk uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "d:/intel/quartus/18.0lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/18.0lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1547476606516 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_reset_n 3.3 V Schmitt Trigger E6 " "Pin reset_reset_n uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/18.0lite/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "d:/intel/quartus/18.0lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/18.0lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_reset_n" } } } } { "simple_nios_lab/synthesis/simple_nios_lab.vhd" "" { Text "C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/MAX1000/Simple_Nios_lab/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1547476606516 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1547476606516 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1547476606516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MAX1000/Simple_Nios_lab/output_files/simple_nios_lab.fit.smsg " "Generated suppressed messages file C:/MAX1000/Simple_Nios_lab/output_files/simple_nios_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547476606698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1537 " "Peak virtual memory: 1537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547476607803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 15:36:47 2019 " "Processing ended: Mon Jan 14 15:36:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547476607803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547476607803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547476607803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547476607803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547476609164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547476609173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 15:36:48 2019 " "Processing started: Mon Jan 14 15:36:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547476609173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547476609173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_nios_lab -c simple_nios_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_nios_lab -c simple_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547476609173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1547476609674 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1547476610528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547476610562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547476611016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 15:36:51 2019 " "Processing ended: Mon Jan 14 15:36:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547476611016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547476611016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547476611016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547476611016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547476612431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547476612440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 15:36:52 2019 " "Processing started: Mon Jan 14 15:36:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547476612440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1547476612440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off simple_nios_lab -c simple_nios_lab " "Command: quartus_pow --read_settings_files=off --write_settings_files=off simple_nios_lab -c simple_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1547476612441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1547476612962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1547476612967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1547476612967 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476613422 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1547476613422 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1547476613440 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1547476613445 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1547476613449 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register simple_nios_lab_leds:leds\|data_out\[0\] clk_clk " "Register simple_nios_lab_leds:leds\|data_out\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1547476613464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1547476613464 "|simple_nios_lab|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547476613464 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1547476613464 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1547476613485 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1547476613485 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476613486 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476613486 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476613486 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1547476613486 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1547476613510 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1547476613515 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1547476613543 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1547476615363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1547476615432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1547476616659 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.252 millions of transitions / sec " "Average toggle rate for this design is 0.252 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1547476617228 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "136.93 mW " "Total thermal power estimate for the design is 136.93 mW" {  } { { "d:/intel/quartus/18.0lite/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/intel/quartus/18.0lite/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1547476617363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547476617591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 15:36:57 2019 " "Processing ended: Mon Jan 14 15:36:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547476617591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547476617591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547476617591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1547476617591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1547476619222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547476619232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 15:36:58 2019 " "Processing started: Mon Jan 14 15:36:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547476619232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1547476619232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_nios_lab -c simple_nios_lab " "Command: quartus_sta simple_nios_lab -c simple_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1547476619232 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1547476619409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1547476620145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1547476620145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476620178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476620178 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1547476620405 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1547476620405 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1547476620422 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1547476620431 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.sdc " "Reading SDC File: 'simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1547476620437 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register simple_nios_lab_leds:leds\|data_out\[0\] clk_clk " "Register simple_nios_lab_leds:leds\|data_out\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1547476620454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1547476620454 "|simple_nios_lab|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547476620455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1547476620455 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1547476620470 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547476620470 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476620470 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476620470 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476620470 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1547476620470 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1547476620470 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1547476620485 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1547476620495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.446 " "Worst-case setup slack is 45.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.446               0.000 altera_reserved_tck  " "   45.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476620501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476620507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.946 " "Worst-case recovery slack is 47.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.946               0.000 altera_reserved_tck  " "   47.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476620512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.386 " "Worst-case removal slack is 1.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 altera_reserved_tck  " "    1.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476620516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.656 " "Worst-case minimum pulse width slack is 49.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.656               0.000 altera_reserved_tck  " "   49.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476620519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476620519 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.082 ns " "Worst Case Available Settling Time: 197.082 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476620532 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547476620532 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1547476620538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1547476620563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1547476621605 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register simple_nios_lab_leds:leds\|data_out\[0\] clk_clk " "Register simple_nios_lab_leds:leds\|data_out\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1547476623347 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1547476623347 "|simple_nios_lab|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547476623347 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1547476623347 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1547476623349 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547476623349 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476623349 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476623349 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476623349 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1547476623349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.601 " "Worst-case setup slack is 45.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.601               0.000 altera_reserved_tck  " "   45.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.060 " "Worst-case recovery slack is 48.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.060               0.000 altera_reserved_tck  " "   48.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.237 " "Worst-case removal slack is 1.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.237               0.000 altera_reserved_tck  " "    1.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.678 " "Worst-case minimum pulse width slack is 49.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.678               0.000 altera_reserved_tck  " "   49.678               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623383 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.270 ns " "Worst Case Available Settling Time: 197.270 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623395 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547476623395 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1547476623401 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register simple_nios_lab_leds:leds\|data_out\[0\] clk_clk " "Register simple_nios_lab_leds:leds\|data_out\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1547476623606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1547476623606 "|simple_nios_lab|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547476623607 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1547476623607 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1547476623608 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547476623608 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476623608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476623608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1547476623608 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1547476623608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.474 " "Worst-case setup slack is 48.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.474               0.000 altera_reserved_tck  " "   48.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.390 " "Worst-case recovery slack is 49.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.390               0.000 altera_reserved_tck  " "   49.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.551 " "Worst-case removal slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 altera_reserved_tck  " "    0.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.420 " "Worst-case minimum pulse width slack is 49.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.420               0.000 altera_reserved_tck  " "   49.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547476623635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547476623635 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.853 ns " "Worst Case Available Settling Time: 198.853 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1547476623646 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547476623646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1547476624344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1547476624345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547476624411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 15:37:04 2019 " "Processing ended: Mon Jan 14 15:37:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547476624411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547476624411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547476624411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1547476624411 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1547476625161 ""}
