/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [23:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [33:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = !(celloutsig_1_0z ? celloutsig_1_5z : in_data[142]);
  assign celloutsig_1_17z = !(celloutsig_1_8z[1] ? celloutsig_1_3z : celloutsig_1_13z);
  assign celloutsig_0_6z = !(celloutsig_0_1z ? celloutsig_0_0z[10] : celloutsig_0_2z);
  assign celloutsig_0_10z = !(celloutsig_0_0z[3] ? celloutsig_0_6z : celloutsig_0_0z[10]);
  assign celloutsig_0_15z = !(celloutsig_0_10z ? celloutsig_0_11z : celloutsig_0_7z);
  assign celloutsig_0_22z = !(celloutsig_0_15z ? celloutsig_0_15z : in_data[48]);
  assign celloutsig_1_5z = !(in_data[174] ? celloutsig_1_0z : in_data[103]);
  assign celloutsig_1_7z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_0z);
  reg [7:0] _08_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 8'h00;
    else _08_ <= { in_data[122:117], celloutsig_1_17z, celloutsig_1_16z };
  assign out_data[103:96] = _08_;
  assign celloutsig_1_9z = in_data[167:163] & { celloutsig_1_8z[3:0], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_8z[10:9], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_12z } & { celloutsig_1_9z[4:1], celloutsig_1_12z };
  assign celloutsig_1_8z = { in_data[157:126], celloutsig_1_3z, celloutsig_1_0z } & { in_data[180:148], celloutsig_1_6z };
  assign celloutsig_1_10z = in_data[191:186] <= { in_data[191], celloutsig_1_9z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z } <= { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } <= { celloutsig_1_9z[1:0], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_16z = { in_data[133:126], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z } <= { celloutsig_1_4z[21:9], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } <= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[87:70], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z } <= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[22:13] <= in_data[80:71];
  assign celloutsig_0_3z = { in_data[11:8], celloutsig_0_1z } < { celloutsig_0_0z[10:7], celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_5z[9:8], celloutsig_0_1z } < { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_13z = { in_data[94:88], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z } < { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z < celloutsig_0_0z;
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_2z } < { in_data[6], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_6z } < { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[121:110] < in_data[133:122];
  assign celloutsig_1_2z = { in_data[165:154], celloutsig_1_1z } < { in_data[117:106], celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[106:105], celloutsig_1_0z, celloutsig_1_1z } < { in_data[120:118], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[22:20], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } < celloutsig_1_4z[9:4];
  assign celloutsig_0_4z = | celloutsig_0_0z;
  assign celloutsig_0_8z = | { in_data[36:35], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_9z = | in_data[32:30];
  assign celloutsig_0_14z = | { celloutsig_0_5z[5:3], celloutsig_0_3z };
  assign celloutsig_0_17z = | { in_data[92:85], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_19z = | { in_data[82:78], celloutsig_0_10z };
  assign celloutsig_1_1z = | { in_data[165:159], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_0z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[45:35];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[53:43], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_16z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_16z = celloutsig_0_5z[5:3];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 24'h000000;
    else if (!clkin_data[32]) celloutsig_1_4z = { in_data[122:103], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign { out_data[132:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
