#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jan 10 16:44:08 2023
# Process ID: 8908
# Current directory: C:/Users/alvar/Desktop/refrescos
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1864 C:\Users\alvar\Desktop\refrescos\refrescos.xpr
# Log file: C:/Users/alvar/Desktop/refrescos/vivado.log
# Journal file: C:/Users/alvar/Desktop/refrescos\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alvar/Desktop/refrescos/refrescos.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/alvar/Desktop/refrescos/refrescos.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_monedero'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_monedero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_monedero_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_monedero_behav xil_defaultlib.tb_monedero -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_monedero_behav xil_defaultlib.tb_monedero -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'producto_adquirido' has no actual or default value [C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sources_1/new/monedero.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_monedero in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_monedero'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_monedero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_monedero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_monedero'
ERROR: [VRFC 10-3353] formal port 'producto_adquirido' has no actual or default value [C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd:105]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd:37]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_monedero'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_monedero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_monedero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_monedero'
ERROR: [VRFC 10-3353] formal port 'producto_adquirido' has no actual or default value [C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd:107]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd:37]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_monedero.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 16:54:07 2023...
