--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -ise c:\dev_zuofu\395_vgs\ise\xsa-50\gpu\GPU.ise
-intstyle ise -e 3 -l 3 -s 5 -xml gpuchip gpuchip.ncd -o gpuchip.twr
gpuchip.pcf


Design file:              gpuchip.ncd
Physical constraint file: gpuchip.pcf
Device,speed:             xc2s50,-5 (PRODUCTION 1.27 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pin_clkin
----------------+------------+------------+------------------+--------+
                |  Setup to  |  Hold to   |                  |  Clock |
Source          | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
----------------+------------+------------+------------------+--------+
pin_load        |    3.793(R)|    0.181(R)|sdram_clk1x       |   0.000|
pin_port_addr<0>|    3.845(R)|   -0.871(R)|sdram_clk1x       |   0.000|
pin_port_addr<1>|    4.287(R)|   -0.872(R)|sdram_clk1x       |   0.000|
pin_port_addr<2>|    4.407(R)|   -1.565(R)|sdram_clk1x       |   0.000|
pin_port_addr<3>|    4.274(R)|   -1.344(R)|sdram_clk1x       |   0.000|
pin_port_in<0>  |    2.184(R)|    0.133(R)|sdram_clk1x       |   0.000|
pin_port_in<1>  |    1.600(R)|    0.213(R)|sdram_clk1x       |   0.000|
pin_port_in<2>  |    3.968(R)|    0.047(R)|sdram_clk1x       |   0.000|
pin_port_in<3>  |    1.371(R)|    0.287(R)|sdram_clk1x       |   0.000|
pin_port_in<4>  |    1.259(R)|    0.291(R)|sdram_clk1x       |   0.000|
pin_port_in<5>  |    1.360(R)|    0.165(R)|sdram_clk1x       |   0.000|
pin_port_in<6>  |    1.148(R)|    0.456(R)|sdram_clk1x       |   0.000|
pin_port_in<7>  |    1.152(R)|    0.484(R)|sdram_clk1x       |   0.000|
pin_pushbtn     |   -2.037(R)|    2.844(R)|sdram_bufclk      |   0.000|
pin_sData<0>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<10>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<11>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<12>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<13>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<14>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<15>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<1>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<2>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<3>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<4>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<5>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<6>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<7>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<8>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<9>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_start       |    1.873(R)|   -0.552(R)|sdram_clk1x       |   0.000|
----------------+------------+------------+------------------+--------+

Clock pin_clkin to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  |  Clock |
Destination  | to PAD     |Internal Clock(s) |  Phase |
-------------+------------+------------------+--------+
pin_ba<0>    |    8.362(R)|sdram_clk1x       |   0.000|
pin_ba<1>    |    8.361(R)|sdram_clk1x       |   0.000|
pin_blue<0>  |    8.406(R)|sdram_clk1x       |   0.000|
pin_blue<1>  |    8.459(R)|sdram_clk1x       |   0.000|
pin_cas_n    |    8.362(R)|sdram_clk1x       |   0.000|
pin_cke      |    8.362(R)|sdram_clk1x       |   0.000|
pin_done     |   12.126(R)|sdram_clk1x       |   0.000|
pin_dqmh     |   11.751(R)|sdram_clk1x       |   0.000|
pin_dqml     |   11.869(R)|sdram_clk1x       |   0.000|
pin_green<0> |    8.403(R)|sdram_clk1x       |   0.000|
pin_green<1> |    8.405(R)|sdram_clk1x       |   0.000|
pin_hsync_n  |    8.459(R)|sdram_clk1x       |   0.000|
pin_ras_n    |    8.362(R)|sdram_clk1x       |   0.000|
pin_red<0>   |    8.406(R)|sdram_clk1x       |   0.000|
pin_red<1>   |    8.405(R)|sdram_clk1x       |   0.000|
pin_sAddr<0> |    8.362(R)|sdram_clk1x       |   0.000|
pin_sAddr<10>|    8.362(R)|sdram_clk1x       |   0.000|
pin_sAddr<11>|    8.361(R)|sdram_clk1x       |   0.000|
pin_sAddr<1> |    8.389(R)|sdram_clk1x       |   0.000|
pin_sAddr<2> |    8.443(R)|sdram_clk1x       |   0.000|
pin_sAddr<3> |    8.459(R)|sdram_clk1x       |   0.000|
pin_sAddr<4> |    8.459(R)|sdram_clk1x       |   0.000|
pin_sAddr<5> |    8.443(R)|sdram_clk1x       |   0.000|
pin_sAddr<6> |    8.392(R)|sdram_clk1x       |   0.000|
pin_sAddr<7> |    8.388(R)|sdram_clk1x       |   0.000|
pin_sAddr<8> |    8.362(R)|sdram_clk1x       |   0.000|
pin_sAddr<9> |    8.361(R)|sdram_clk1x       |   0.000|
pin_sData<0> |   12.827(R)|sdram_clk1x       |   0.000|
pin_sData<10>|   14.557(R)|sdram_clk1x       |   0.000|
pin_sData<11>|   14.665(R)|sdram_clk1x       |   0.000|
pin_sData<12>|   12.690(R)|sdram_clk1x       |   0.000|
pin_sData<13>|   12.638(R)|sdram_clk1x       |   0.000|
pin_sData<14>|   13.027(R)|sdram_clk1x       |   0.000|
pin_sData<15>|   12.687(R)|sdram_clk1x       |   0.000|
pin_sData<1> |   11.798(R)|sdram_clk1x       |   0.000|
pin_sData<2> |   11.798(R)|sdram_clk1x       |   0.000|
pin_sData<3> |   12.219(R)|sdram_clk1x       |   0.000|
pin_sData<4> |   12.690(R)|sdram_clk1x       |   0.000|
pin_sData<5> |   13.112(R)|sdram_clk1x       |   0.000|
pin_sData<6> |   14.557(R)|sdram_clk1x       |   0.000|
pin_sData<7> |   14.198(R)|sdram_clk1x       |   0.000|
pin_sData<8> |   14.198(R)|sdram_clk1x       |   0.000|
pin_sData<9> |   14.557(R)|sdram_clk1x       |   0.000|
pin_vsync_n  |   11.676(R)|sdram_clk1x       |   0.000|
pin_we_n     |    8.362(R)|sdram_clk1x       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock pin_clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pin_clkin      |   18.658|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
pin_clkin      |pin_sclk       |   11.620|
---------------+---------------+---------+

Analysis completed Sun Dec 04 18:22:57 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 75 MB
