# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../S_box.vhd" \
"../../../../../../implementation/matpack.vhd" \
"../../../../../../implementation/SubBytes.vhd" \
"../../../../../../implementation/SubBytes_tb.vhd" \

# Do not sort compile order
nosort
