// THIS FILE IS AUTOGENERATED BY wb_intercon_gen
// ANY MANUAL CHANGES WILL BE LOST
module wb_intercon
   (input         wb_clk_i,
    input         wb_rst_i,
    input  [31:0] wb_master0_adr_i,
    input  [31:0] wb_master0_dat_i,
    input   [3:0] wb_master0_sel_i,
    input         wb_master0_we_i,
    input         wb_master0_cyc_i,
    input         wb_master0_stb_i,
    input   [2:0] wb_master0_cti_i,
    input   [1:0] wb_master0_bte_i,
    output [31:0] wb_master0_dat_o,
    output        wb_master0_ack_o,
    output        wb_master0_err_o,
    output        wb_master0_rty_o,
    output [31:0] wb_wb_slave0_adr_o,
    output [31:0] wb_wb_slave0_dat_o,
    output  [3:0] wb_wb_slave0_sel_o,
    output        wb_wb_slave0_we_o,
    output        wb_wb_slave0_cyc_o,
    output        wb_wb_slave0_stb_o,
    output  [2:0] wb_wb_slave0_cti_o,
    output  [1:0] wb_wb_slave0_bte_o,
    input  [31:0] wb_wb_slave0_dat_i,
    input         wb_wb_slave0_ack_i,
    input         wb_wb_slave0_err_i,
    input         wb_wb_slave0_rty_i,
    output [31:0] wb_wb_slave1_adr_o,
    output [31:0] wb_wb_slave1_dat_o,
    output  [3:0] wb_wb_slave1_sel_o,
    output        wb_wb_slave1_we_o,
    output        wb_wb_slave1_cyc_o,
    output        wb_wb_slave1_stb_o,
    output  [2:0] wb_wb_slave1_cti_o,
    output  [1:0] wb_wb_slave1_bte_o,
    input  [31:0] wb_wb_slave1_dat_i,
    input         wb_wb_slave1_ack_i,
    input         wb_wb_slave1_err_i,
    input         wb_wb_slave1_rty_i);

wb_mux
  #(.num_slaves (2),
    .MATCH_ADDR ({32'h90000000, 32'h91000000}),
    .MATCH_MASK ({32'hffffffe0, 32'hffffff00}))
 wb_mux_master0
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_master0_adr_i),
    .wbm_dat_i (wb_master0_dat_i),
    .wbm_sel_i (wb_master0_sel_i),
    .wbm_we_i  (wb_master0_we_i),
    .wbm_cyc_i (wb_master0_cyc_i),
    .wbm_stb_i (wb_master0_stb_i),
    .wbm_cti_i (wb_master0_cti_i),
    .wbm_bte_i (wb_master0_bte_i),
    .wbm_dat_o (wb_master0_dat_o),
    .wbm_ack_o (wb_master0_ack_o),
    .wbm_err_o (wb_master0_err_o),
    .wbm_rty_o (wb_master0_rty_o),
    .wbs_adr_o ({wb_wb_slave0_adr_o, wb_wb_slave1_adr_o}),
    .wbs_dat_o ({wb_wb_slave0_dat_o, wb_wb_slave1_dat_o}),
    .wbs_sel_o ({wb_wb_slave0_sel_o, wb_wb_slave1_sel_o}),
    .wbs_we_o  ({wb_wb_slave0_we_o, wb_wb_slave1_we_o}),
    .wbs_cyc_o ({wb_wb_slave0_cyc_o, wb_wb_slave1_cyc_o}),
    .wbs_stb_o ({wb_wb_slave0_stb_o, wb_wb_slave1_stb_o}),
    .wbs_cti_o ({wb_wb_slave0_cti_o, wb_wb_slave1_cti_o}),
    .wbs_bte_o ({wb_wb_slave0_bte_o, wb_wb_slave1_bte_o}),
    .wbs_dat_i ({wb_wb_slave0_dat_i, wb_wb_slave1_dat_i}),
    .wbs_ack_i ({wb_wb_slave0_ack_i, wb_wb_slave1_ack_i}),
    .wbs_err_i ({wb_wb_slave0_err_i, wb_wb_slave1_err_i}),
    .wbs_rty_i ({wb_wb_slave0_rty_i, wb_wb_slave1_rty_i}));

endmodule
