

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Sat Apr 15 14:38:56 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        edge_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.60|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2163372|    1|  2163372|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  2163334|  2163334|       131|        131|          1|  16514|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     366|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     576|     640|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1303|
|Register         |        -|      -|    1513|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|    2089|    2309|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |edge_kernel_sdiv_32ns_32ns_32_36_seq_U7  |edge_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |edge_kernel_srem_32ns_32ns_32_36_seq_U6  |edge_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      0|  576|  640|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_U  |compute_stencil_buf  |        1|  0|   0|   131|    8|     1|         1048|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        1|  0|   0|   131|    8|     1|         1048|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_1421_p2  |     +    |      0|  0|  15|          15|           1|
    |p_fu_1592_p2              |     +    |      0|  0|  32|          32|          32|
    |q_fu_1587_p2              |     +    |      0|  0|  32|          32|          32|
    |sum2_fu_1523_p2           |     +    |      0|  0|   4|           8|           8|
    |tmp3_fu_1513_p2           |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_1519_p2           |     +    |      0|  0|   8|           8|           8|
    |tmp_14_cast5_fu_1437_p2   |     +    |      0|  0|   6|           3|           6|
    |tmp_3_fu_1535_p2          |     +    |      0|  0|  15|           9|          15|
    |tmp_6_fu_1407_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_7_fu_1411_p2          |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_1443_p2          |     -    |      0|  0|  15|           8|          15|
    |p_neg_t_fu_1555_p2        |     -    |      0|  0|  10|           1|          10|
    |tmp_13_fu_1529_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_14_fu_1607_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_15_fu_1611_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_16_fu_1616_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_17_fu_1621_p2         |     -    |      0|  0|   4|           8|           8|
    |tmp_fu_1385_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_1401_p2          |     -    |      0|  0|  32|          32|          32|
    |or_cond6_fu_1489_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_1478_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_1484_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_1415_p2      |   icmp   |      0|  0|   6|          15|          15|
    |slt1_fu_1464_p2           |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_1597_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_1602_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_1474_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_2_fu_1427_p2          |   icmp   |      0|  0|   6|          15|           8|
    |tmp_4_fu_1575_p3          |  select  |      0|  0|  10|           1|          10|
    |rev1_fu_1468_p2           |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_1459_p2            |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 366|         456|         471|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  432|        170|    1|        170|
    |input_index_reg_1328             |   15|          2|   15|         30|
    |reg_1351                         |    8|          2|    8|         16|
    |reg_1357                         |    8|          2|    8|         16|
    |stencil_buf_addr_1_loc_reg_1340  |    8|          2|    8|         16|
    |stencil_buf_address0             |  248|         99|    8|        792|
    |stencil_buf_address1             |  248|         99|    8|        792|
    |stencil_buf_d0                   |  168|         66|    8|        528|
    |stencil_buf_d1                   |  168|         66|    8|        528|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1303|        508|   72|       2888|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |  169|   0|  169|          0|
    |exitcond3_reg_2421               |    1|   0|    1|          0|
    |input_index_1_reg_2425           |   15|   0|   15|          0|
    |input_index_reg_1328             |   15|   0|   15|          0|
    |input_load_reg_2468              |    8|   0|    8|          0|
    |or_cond6_reg_2444                |    1|   0|    1|          0|
    |q_reg_3114                       |   32|   0|   32|          0|
    |reg_1351                         |    8|   0|    8|          0|
    |reg_1357                         |    8|   0|    8|          0|
    |slt_reg_3120                     |    1|   0|    1|          0|
    |stencil_buf_addr_1_loc_reg_1340  |    8|   0|    8|          0|
    |stencil_buf_load_100_reg_2947    |    8|   0|    8|          0|
    |stencil_buf_load_101_reg_2952    |    8|   0|    8|          0|
    |stencil_buf_load_102_reg_2957    |    8|   0|    8|          0|
    |stencil_buf_load_103_reg_2962    |    8|   0|    8|          0|
    |stencil_buf_load_104_reg_2967    |    8|   0|    8|          0|
    |stencil_buf_load_105_reg_2972    |    8|   0|    8|          0|
    |stencil_buf_load_106_reg_2977    |    8|   0|    8|          0|
    |stencil_buf_load_107_reg_2982    |    8|   0|    8|          0|
    |stencil_buf_load_108_reg_2987    |    8|   0|    8|          0|
    |stencil_buf_load_109_reg_2992    |    8|   0|    8|          0|
    |stencil_buf_load_10_reg_2497     |    8|   0|    8|          0|
    |stencil_buf_load_110_reg_2997    |    8|   0|    8|          0|
    |stencil_buf_load_111_reg_3002    |    8|   0|    8|          0|
    |stencil_buf_load_112_reg_3007    |    8|   0|    8|          0|
    |stencil_buf_load_113_reg_3012    |    8|   0|    8|          0|
    |stencil_buf_load_114_reg_3017    |    8|   0|    8|          0|
    |stencil_buf_load_115_reg_3022    |    8|   0|    8|          0|
    |stencil_buf_load_116_reg_3027    |    8|   0|    8|          0|
    |stencil_buf_load_117_reg_3032    |    8|   0|    8|          0|
    |stencil_buf_load_118_reg_3037    |    8|   0|    8|          0|
    |stencil_buf_load_119_reg_3042    |    8|   0|    8|          0|
    |stencil_buf_load_11_reg_2502     |    8|   0|    8|          0|
    |stencil_buf_load_120_reg_3047    |    8|   0|    8|          0|
    |stencil_buf_load_121_reg_3052    |    8|   0|    8|          0|
    |stencil_buf_load_122_reg_3057    |    8|   0|    8|          0|
    |stencil_buf_load_123_reg_3062    |    8|   0|    8|          0|
    |stencil_buf_load_124_reg_3067    |    8|   0|    8|          0|
    |stencil_buf_load_125_reg_3072    |    8|   0|    8|          0|
    |stencil_buf_load_126_reg_3077    |    8|   0|    8|          0|
    |stencil_buf_load_127_reg_3082    |    8|   0|    8|          0|
    |stencil_buf_load_129_reg_3092    |    8|   0|    8|          0|
    |stencil_buf_load_12_reg_2507     |    8|   0|    8|          0|
    |stencil_buf_load_13_reg_2512     |    8|   0|    8|          0|
    |stencil_buf_load_14_reg_2517     |    8|   0|    8|          0|
    |stencil_buf_load_15_reg_2522     |    8|   0|    8|          0|
    |stencil_buf_load_16_reg_2527     |    8|   0|    8|          0|
    |stencil_buf_load_17_reg_2532     |    8|   0|    8|          0|
    |stencil_buf_load_18_reg_2537     |    8|   0|    8|          0|
    |stencil_buf_load_19_reg_2542     |    8|   0|    8|          0|
    |stencil_buf_load_20_reg_2547     |    8|   0|    8|          0|
    |stencil_buf_load_21_reg_2552     |    8|   0|    8|          0|
    |stencil_buf_load_22_reg_2557     |    8|   0|    8|          0|
    |stencil_buf_load_23_reg_2562     |    8|   0|    8|          0|
    |stencil_buf_load_24_reg_2567     |    8|   0|    8|          0|
    |stencil_buf_load_25_reg_2572     |    8|   0|    8|          0|
    |stencil_buf_load_26_reg_2577     |    8|   0|    8|          0|
    |stencil_buf_load_27_reg_2582     |    8|   0|    8|          0|
    |stencil_buf_load_28_reg_2587     |    8|   0|    8|          0|
    |stencil_buf_load_29_reg_2592     |    8|   0|    8|          0|
    |stencil_buf_load_2_reg_2462      |    8|   0|    8|          0|
    |stencil_buf_load_30_reg_2597     |    8|   0|    8|          0|
    |stencil_buf_load_31_reg_2602     |    8|   0|    8|          0|
    |stencil_buf_load_32_reg_2607     |    8|   0|    8|          0|
    |stencil_buf_load_33_reg_2612     |    8|   0|    8|          0|
    |stencil_buf_load_34_reg_2617     |    8|   0|    8|          0|
    |stencil_buf_load_35_reg_2622     |    8|   0|    8|          0|
    |stencil_buf_load_36_reg_2627     |    8|   0|    8|          0|
    |stencil_buf_load_37_reg_2632     |    8|   0|    8|          0|
    |stencil_buf_load_38_reg_2637     |    8|   0|    8|          0|
    |stencil_buf_load_39_reg_2642     |    8|   0|    8|          0|
    |stencil_buf_load_3_reg_2474      |    8|   0|    8|          0|
    |stencil_buf_load_40_reg_2647     |    8|   0|    8|          0|
    |stencil_buf_load_41_reg_2652     |    8|   0|    8|          0|
    |stencil_buf_load_42_reg_2657     |    8|   0|    8|          0|
    |stencil_buf_load_43_reg_2662     |    8|   0|    8|          0|
    |stencil_buf_load_44_reg_2667     |    8|   0|    8|          0|
    |stencil_buf_load_45_reg_2672     |    8|   0|    8|          0|
    |stencil_buf_load_46_reg_2677     |    8|   0|    8|          0|
    |stencil_buf_load_47_reg_2682     |    8|   0|    8|          0|
    |stencil_buf_load_48_reg_2687     |    8|   0|    8|          0|
    |stencil_buf_load_49_reg_2692     |    8|   0|    8|          0|
    |stencil_buf_load_4_reg_2480      |    8|   0|    8|          0|
    |stencil_buf_load_50_reg_2697     |    8|   0|    8|          0|
    |stencil_buf_load_51_reg_2702     |    8|   0|    8|          0|
    |stencil_buf_load_52_reg_2707     |    8|   0|    8|          0|
    |stencil_buf_load_53_reg_2712     |    8|   0|    8|          0|
    |stencil_buf_load_54_reg_2717     |    8|   0|    8|          0|
    |stencil_buf_load_55_reg_2722     |    8|   0|    8|          0|
    |stencil_buf_load_56_reg_2727     |    8|   0|    8|          0|
    |stencil_buf_load_57_reg_2732     |    8|   0|    8|          0|
    |stencil_buf_load_58_reg_2737     |    8|   0|    8|          0|
    |stencil_buf_load_59_reg_2742     |    8|   0|    8|          0|
    |stencil_buf_load_5_reg_2486      |    8|   0|    8|          0|
    |stencil_buf_load_60_reg_2747     |    8|   0|    8|          0|
    |stencil_buf_load_61_reg_2752     |    8|   0|    8|          0|
    |stencil_buf_load_62_reg_2757     |    8|   0|    8|          0|
    |stencil_buf_load_63_reg_2762     |    8|   0|    8|          0|
    |stencil_buf_load_64_reg_2767     |    8|   0|    8|          0|
    |stencil_buf_load_65_reg_2772     |    8|   0|    8|          0|
    |stencil_buf_load_66_reg_2777     |    8|   0|    8|          0|
    |stencil_buf_load_67_reg_2782     |    8|   0|    8|          0|
    |stencil_buf_load_68_reg_2787     |    8|   0|    8|          0|
    |stencil_buf_load_69_reg_2792     |    8|   0|    8|          0|
    |stencil_buf_load_6_reg_3097      |    8|   0|    8|          0|
    |stencil_buf_load_70_reg_2797     |    8|   0|    8|          0|
    |stencil_buf_load_71_reg_2802     |    8|   0|    8|          0|
    |stencil_buf_load_72_reg_2807     |    8|   0|    8|          0|
    |stencil_buf_load_73_reg_2812     |    8|   0|    8|          0|
    |stencil_buf_load_74_reg_2817     |    8|   0|    8|          0|
    |stencil_buf_load_75_reg_2822     |    8|   0|    8|          0|
    |stencil_buf_load_76_reg_2827     |    8|   0|    8|          0|
    |stencil_buf_load_77_reg_2832     |    8|   0|    8|          0|
    |stencil_buf_load_78_reg_2837     |    8|   0|    8|          0|
    |stencil_buf_load_79_reg_2842     |    8|   0|    8|          0|
    |stencil_buf_load_7_reg_3103      |    8|   0|    8|          0|
    |stencil_buf_load_80_reg_2847     |    8|   0|    8|          0|
    |stencil_buf_load_81_reg_2852     |    8|   0|    8|          0|
    |stencil_buf_load_82_reg_2857     |    8|   0|    8|          0|
    |stencil_buf_load_83_reg_2862     |    8|   0|    8|          0|
    |stencil_buf_load_84_reg_2867     |    8|   0|    8|          0|
    |stencil_buf_load_85_reg_2872     |    8|   0|    8|          0|
    |stencil_buf_load_86_reg_2877     |    8|   0|    8|          0|
    |stencil_buf_load_87_reg_2882     |    8|   0|    8|          0|
    |stencil_buf_load_88_reg_2887     |    8|   0|    8|          0|
    |stencil_buf_load_89_reg_2892     |    8|   0|    8|          0|
    |stencil_buf_load_90_reg_2897     |    8|   0|    8|          0|
    |stencil_buf_load_91_reg_2902     |    8|   0|    8|          0|
    |stencil_buf_load_92_reg_2907     |    8|   0|    8|          0|
    |stencil_buf_load_93_reg_2912     |    8|   0|    8|          0|
    |stencil_buf_load_94_reg_2917     |    8|   0|    8|          0|
    |stencil_buf_load_95_reg_2922     |    8|   0|    8|          0|
    |stencil_buf_load_96_reg_2927     |    8|   0|    8|          0|
    |stencil_buf_load_97_reg_2932     |    8|   0|    8|          0|
    |stencil_buf_load_98_reg_2937     |    8|   0|    8|          0|
    |stencil_buf_load_99_reg_2942     |    8|   0|    8|          0|
    |stencil_buf_load_9_reg_2492      |    8|   0|    8|          0|
    |tile_index_dim0_reg_1669         |   32|   0|   32|          0|
    |tile_index_dim1_reg_1675         |   32|   0|   32|          0|
    |tmp_10_reg_3125                  |    1|   0|    1|          0|
    |tmp_13_reg_3087                  |    8|   0|    8|          0|
    |tmp_14_cast5_reg_2434            |    6|   0|    6|          0|
    |tmp_17_reg_3130                  |    8|   0|    8|          0|
    |tmp_22_reg_2448                  |    1|   0|    1|          0|
    |tmp_2_reg_2430                   |    1|   0|    1|          0|
    |tmp_3_reg_3109                   |   15|   0|   15|          0|
    |tmp_6_reg_1741                   |   32|   0|   32|          0|
    |tmp_7_reg_1746                   |   32|   0|   32|          0|
    |tmp_9_reg_2439                   |    9|   0|    9|          0|
    |tmp_reg_1692                     |   31|   0|   32|          1|
    |tmp_s_reg_1697                   |   31|   0|   32|          1|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1513|   0| 1515|          2|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_done              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       compute       | return value |
|compute_flag         |  in |    1|   ap_none  |     compute_flag    |    scalar    |
|output_r_address0    | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0         | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0         | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0          | out |    8|  ap_memory |       output_r      |     array    |
|input_r_address0     | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0          | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0           |  in |    8|  ap_memory |       input_r       |     array    |
|tile_index           |  in |   32|   ap_none  |      tile_index     |    scalar    |
|tile_num_dim0        |  in |   32|   ap_none  |    tile_num_dim0    |    scalar    |
|var_edge_y_extent_0  |  in |   32|   ap_none  | var_edge_y_extent_0 |    scalar    |
|var_edge_y_extent_1  |  in |   32|   ap_none  | var_edge_y_extent_1 |    scalar    |
|var_edge_y_min_0     |  in |   32|   ap_none  |   var_edge_y_min_0  |    scalar    |
|var_edge_y_min_1     |  in |   32|   ap_none  |   var_edge_y_min_1  |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

