"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[3199],{3905:(a,e,t)=>{t.d(e,{Zo:()=>o,kt:()=>k});var n=t(7294);function s(a,e,t){return e in a?Object.defineProperty(a,e,{value:t,enumerable:!0,configurable:!0,writable:!0}):a[e]=t,a}function i(a,e){var t=Object.keys(a);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(a);e&&(n=n.filter((function(e){return Object.getOwnPropertyDescriptor(a,e).enumerable}))),t.push.apply(t,n)}return t}function r(a){for(var e=1;e<arguments.length;e++){var t=null!=arguments[e]?arguments[e]:{};e%2?i(Object(t),!0).forEach((function(e){s(a,e,t[e])})):Object.getOwnPropertyDescriptors?Object.defineProperties(a,Object.getOwnPropertyDescriptors(t)):i(Object(t)).forEach((function(e){Object.defineProperty(a,e,Object.getOwnPropertyDescriptor(t,e))}))}return a}function m(a,e){if(null==a)return{};var t,n,s=function(a,e){if(null==a)return{};var t,n,s={},i=Object.keys(a);for(n=0;n<i.length;n++)t=i[n],e.indexOf(t)>=0||(s[t]=a[t]);return s}(a,e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(a);for(n=0;n<i.length;n++)t=i[n],e.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(a,t)&&(s[t]=a[t])}return s}var p=n.createContext({}),l=function(a){var e=n.useContext(p),t=e;return a&&(t="function"==typeof a?a(e):r(r({},e),a)),t},o=function(a){var e=l(a.components);return n.createElement(p.Provider,{value:e},a.children)},c={inlineCode:"code",wrapper:function(a){var e=a.children;return n.createElement(n.Fragment,{},e)}},d=n.forwardRef((function(a,e){var t=a.components,s=a.mdxType,i=a.originalType,p=a.parentName,o=m(a,["components","mdxType","originalType","parentName"]),d=l(t),k=s,u=d["".concat(p,".").concat(k)]||d[k]||c[k]||i;return t?n.createElement(u,r(r({ref:e},o),{},{components:t})):n.createElement(u,r({ref:e},o))}));function k(a,e){var t=arguments,s=e&&e.mdxType;if("string"==typeof a||s){var i=t.length,r=new Array(i);r[0]=d;var m={};for(var p in e)hasOwnProperty.call(e,p)&&(m[p]=e[p]);m.originalType=a,m.mdxType="string"==typeof a?a:s,r[1]=m;for(var l=2;l<i;l++)r[l]=t[l];return n.createElement.apply(null,r)}return n.createElement.apply(null,t)}d.displayName="MDXCreateElement"},2090:(a,e,t)=>{t.r(e),t.d(e,{assets:()=>p,contentTitle:()=>r,default:()=>c,frontMatter:()=>i,metadata:()=>m,toc:()=>l});var n=t(7462),s=(t(7294),t(3905));const i={title:"Combinational Circuit 1"},r=void 0,m={unversionedId:"lab-handouts/exp-1-t",id:"lab-handouts/exp-1-t",title:"Combinational Circuit 1",description:"Wadhwani Electronics Lab, IIT Bombay",source:"@site/docs/lab-handouts/exp-1-t.mdx",sourceDirName:"lab-handouts",slug:"/lab-handouts/exp-1-t",permalink:"/docs/Summer22/lab-handouts/exp-1-t",draft:!1,tags:[],version:"current",frontMatter:{title:"Combinational Circuit 1"}},p={},l=[{value:"Part-A: 2x1 Mux",id:"part-a-2x1-mux",level:2},{value:'(i) VHDL description <span class="marks">5 Marks</span>',id:"i-vhdl-description-5-marks",level:4},{value:'(ii) Write Truth table and boolean expression for output Y <span class="marks">3 Marks</span>',id:"ii-write-truth-table-and-boolean-expression-for-output-y-3-marks",level:4},{value:'(iii) Simulation <span class="marks">5 Marks</span>',id:"iii-simulation-5-marks",level:4},{value:"Part-B: 4x1 Mux",id:"part-b-4x1-mux",level:2},{value:'(i) Design <span class="marks">3 Marks</span>',id:"i-design-3-marks",level:4},{value:'(ii) VHDL description <span class="marks">5 Marks</span>',id:"ii-vhdl-description-5-marks",level:4},{value:'(iii) Simulation <span class="marks">5 Marks</span>',id:"iii-simulation-5-marks-1",level:4},{value:"Part-C: 4-bit 4x1 Mux",id:"part-c-4-bit-4x1-mux",level:2},{value:'(i) Design <span class="marks">3 Marks</span>',id:"i-design-3-marks-1",level:4},{value:'(ii) VHDL description <span class="marks">5 Marks</span>',id:"ii-vhdl-description-5-marks-1",level:4},{value:'(iii) Simulation <span class="marks">5 Marks</span>',id:"iii-simulation-5-marks-2",level:4}],o={toc:l};function c(a){let{components:e,...i}=a;return(0,s.kt)("wrapper",(0,n.Z)({},o,i,{components:e,mdxType:"MDXLayout"}),(0,s.kt)("p",null,"Wadhwani Electronics Lab, IIT Bombay",(0,s.kt)("br",null),"\nTuesday 10th August, 2021",(0,s.kt)("br",null)),(0,s.kt)("div",{class:"margin-1"},(0,s.kt)("a",{target:"_blank",href:t(6844).Z},"[Download this handout as PDF]")),(0,s.kt)("hr",null),(0,s.kt)("p",null,(0,s.kt)("strong",{parentName:"p"},"Use structural modelling for this experiment; means instantiate components and use port map to connect those components")),(0,s.kt)("h2",{id:"part-a-2x1-mux"},"Part-A: 2x1 Mux"),(0,s.kt)("h4",{id:"i-vhdl-description-5-marks"},"(i) VHDL description ",(0,s.kt)("span",{class:"marks"},"[5 Marks]")),(0,s.kt)("p",null,"Write the VHDL  description of a  2x1 multiplexer  as shown  in figure below. "),(0,s.kt)("div",{class:"fig_b"},(0,s.kt)("img",{src:t(8251).Z,width:"300",height:"240"})),(0,s.kt)("div",{className:"admonition admonition-info alert alert--info"},(0,s.kt)("div",{parentName:"div",className:"admonition-heading"},(0,s.kt)("h5",{parentName:"div"},(0,s.kt)("span",{parentName:"h5",className:"admonition-icon"},(0,s.kt)("svg",{parentName:"span",xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},(0,s.kt)("path",{parentName:"svg",fillRule:"evenodd",d:"M7 2.3c3.14 0 5.7 2.56 5.7 5.7s-2.56 5.7-5.7 5.7A5.71 5.71 0 0 1 1.3 8c0-3.14 2.56-5.7 5.7-5.7zM7 1C3.14 1 0 4.14 0 8s3.14 7 7 7 7-3.14 7-7-3.14-7-7-7zm1 3H6v5h2V4zm0 6H6v2h2v-2z"}))),"info")),(0,s.kt)("div",{parentName:"div",className:"admonition-content"},(0,s.kt)("p",{parentName:"div"},"Multiplexer is a combinational circuit that has maximum of ",(0,s.kt)("span",{parentName:"p",className:"math math-inline"},(0,s.kt)("span",{parentName:"span",className:"katex"},(0,s.kt)("span",{parentName:"span",className:"katex-mathml"},(0,s.kt)("math",{parentName:"span",xmlns:"http://www.w3.org/1998/Math/MathML"},(0,s.kt)("semantics",{parentName:"math"},(0,s.kt)("mrow",{parentName:"semantics"},(0,s.kt)("msup",{parentName:"mrow"},(0,s.kt)("mn",{parentName:"msup"},"2"),(0,s.kt)("mi",{parentName:"msup"},"n"))),(0,s.kt)("annotation",{parentName:"semantics",encoding:"application/x-tex"},"2^n")))),(0,s.kt)("span",{parentName:"span",className:"katex-html","aria-hidden":"true"},(0,s.kt)("span",{parentName:"span",className:"base"},(0,s.kt)("span",{parentName:"span",className:"strut",style:{height:"0.6644em"}}),(0,s.kt)("span",{parentName:"span",className:"mord"},(0,s.kt)("span",{parentName:"span",className:"mord"},"2"),(0,s.kt)("span",{parentName:"span",className:"msupsub"},(0,s.kt)("span",{parentName:"span",className:"vlist-t"},(0,s.kt)("span",{parentName:"span",className:"vlist-r"},(0,s.kt)("span",{parentName:"span",className:"vlist",style:{height:"0.6644em"}},(0,s.kt)("span",{parentName:"span",style:{top:"-3.063em",marginRight:"0.05em"}},(0,s.kt)("span",{parentName:"span",className:"pstrut",style:{height:"2.7em"}}),(0,s.kt)("span",{parentName:"span",className:"sizing reset-size6 size3 mtight"},(0,s.kt)("span",{parentName:"span",className:"mord mathnormal mtight"},"n"))))))))))))," data inputs, \u2018n\u2019 selection lines and single output line."))),(0,s.kt)("h4",{id:"ii-write-truth-table-and-boolean-expression-for-output-y-3-marks"},"(ii) Write Truth table and boolean expression for output Y ",(0,s.kt)("span",{class:"marks"},"[3 Marks]")),(0,s.kt)("h4",{id:"iii-simulation-5-marks"},"(iii) Simulation ",(0,s.kt)("span",{class:"marks"},"[5 Marks]")),(0,s.kt)("p",null,"Simulate the 2x1 multiplexer using the generic testbench to confirm the correctness of your description."),(0,s.kt)("div",{className:"admonition admonition-note alert alert--secondary"},(0,s.kt)("div",{parentName:"div",className:"admonition-heading"},(0,s.kt)("h5",{parentName:"div"},(0,s.kt)("span",{parentName:"h5",className:"admonition-icon"},(0,s.kt)("svg",{parentName:"span",xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},(0,s.kt)("path",{parentName:"svg",fillRule:"evenodd",d:"M6.3 5.69a.942.942 0 0 1-.28-.7c0-.28.09-.52.28-.7.19-.18.42-.28.7-.28.28 0 .52.09.7.28.18.19.28.42.28.7 0 .28-.09.52-.28.7a1 1 0 0 1-.7.3c-.28 0-.52-.11-.7-.3zM8 7.99c-.02-.25-.11-.48-.31-.69-.2-.19-.42-.3-.69-.31H6c-.27.02-.48.13-.69.31-.2.2-.3.44-.31.69h1v3c.02.27.11.5.31.69.2.2.42.31.69.31h1c.27 0 .48-.11.69-.31.2-.19.3-.42.31-.69H8V7.98v.01zM7 2.3c-3.14 0-5.7 2.54-5.7 5.68 0 3.14 2.56 5.7 5.7 5.7s5.7-2.55 5.7-5.7c0-3.15-2.56-5.69-5.7-5.69v.01zM7 .98c3.86 0 7 3.14 7 7s-3.14 7-7 7-7-3.12-7-7 3.14-7 7-7z"}))),"note")),(0,s.kt)("div",{parentName:"div",className:"admonition-content"},(0,s.kt)("p",{parentName:"div"},"To do this, use the tracefile given below and modify the testbench given to you appropriately."))),(0,s.kt)("hr",null),(0,s.kt)("p",null,"Tracefile format\n{",(0,s.kt)("inlineCode",{parentName:"p"},"<In1><In0><S> <Y> 1"),"} ",(0,s.kt)("a",{href:"https://drive.google.com/drive/folders/14QxVhDWDks33huc3Ox7-i9kRpS78qk97?usp=sharing"},"Tracefile \ud83d\udcc3")),(0,s.kt)("h2",{id:"part-b-4x1-mux"},"Part-B: 4x1 Mux"),(0,s.kt)("h4",{id:"i-design-3-marks"},"(i) Design ",(0,s.kt)("span",{class:"marks"},"[3 Marks]")),(0,s.kt)("p",null,"Design 4x1 Mux using only 2x1 Mux"),(0,s.kt)("div",{className:"admonition admonition-info alert alert--info"},(0,s.kt)("div",{parentName:"div",className:"admonition-heading"},(0,s.kt)("h5",{parentName:"div"},(0,s.kt)("span",{parentName:"h5",className:"admonition-icon"},(0,s.kt)("svg",{parentName:"span",xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},(0,s.kt)("path",{parentName:"svg",fillRule:"evenodd",d:"M7 2.3c3.14 0 5.7 2.56 5.7 5.7s-2.56 5.7-5.7 5.7A5.71 5.71 0 0 1 1.3 8c0-3.14 2.56-5.7 5.7-5.7zM7 1C3.14 1 0 4.14 0 8s3.14 7 7 7 7-3.14 7-7-3.14-7-7-7zm1 3H6v5h2V4zm0 6H6v2h2v-2z"}))),"info")),(0,s.kt)("div",{parentName:"div",className:"admonition-content"},(0,s.kt)("p",{parentName:"div"},(0,s.kt)("span",{parentName:"p",className:"math math-inline"},(0,s.kt)("span",{parentName:"span",className:"katex"},(0,s.kt)("span",{parentName:"span",className:"katex-mathml"},(0,s.kt)("math",{parentName:"span",xmlns:"http://www.w3.org/1998/Math/MathML"},(0,s.kt)("semantics",{parentName:"math"},(0,s.kt)("mrow",{parentName:"semantics"},(0,s.kt)("msup",{parentName:"mrow"},(0,s.kt)("mn",{parentName:"msup"},"2"),(0,s.kt)("mn",{parentName:"msup"},"2")),(0,s.kt)("mo",{parentName:"mrow"},"="),(0,s.kt)("mn",{parentName:"mrow"},"4")),(0,s.kt)("annotation",{parentName:"semantics",encoding:"application/x-tex"},"2^2 = 4")))),(0,s.kt)("span",{parentName:"span",className:"katex-html","aria-hidden":"true"},(0,s.kt)("span",{parentName:"span",className:"base"},(0,s.kt)("span",{parentName:"span",className:"strut",style:{height:"0.8141em"}}),(0,s.kt)("span",{parentName:"span",className:"mord"},(0,s.kt)("span",{parentName:"span",className:"mord"},"2"),(0,s.kt)("span",{parentName:"span",className:"msupsub"},(0,s.kt)("span",{parentName:"span",className:"vlist-t"},(0,s.kt)("span",{parentName:"span",className:"vlist-r"},(0,s.kt)("span",{parentName:"span",className:"vlist",style:{height:"0.8141em"}},(0,s.kt)("span",{parentName:"span",style:{top:"-3.063em",marginRight:"0.05em"}},(0,s.kt)("span",{parentName:"span",className:"pstrut",style:{height:"2.7em"}}),(0,s.kt)("span",{parentName:"span",className:"sizing reset-size6 size3 mtight"},(0,s.kt)("span",{parentName:"span",className:"mord mtight"},"2")))))))),(0,s.kt)("span",{parentName:"span",className:"mspace",style:{marginRight:"0.2778em"}}),(0,s.kt)("span",{parentName:"span",className:"mrel"},"="),(0,s.kt)("span",{parentName:"span",className:"mspace",style:{marginRight:"0.2778em"}})),(0,s.kt)("span",{parentName:"span",className:"base"},(0,s.kt)("span",{parentName:"span",className:"strut",style:{height:"0.6444em"}}),(0,s.kt)("span",{parentName:"span",className:"mord"},"4")))))," data inputs ",(0,s.kt)("br",null),"\n2 select lines  ",(0,s.kt)("br",null),"\n1 output line"))),(0,s.kt)("h4",{id:"ii-vhdl-description-5-marks"},"(ii) VHDL description ",(0,s.kt)("span",{class:"marks"},"[5 Marks]")),(0,s.kt)("p",null,"Write the VHDL  description of a  4x1 multiplexer designed using 2x1 Mux."),(0,s.kt)("h4",{id:"iii-simulation-5-marks-1"},"(iii) Simulation ",(0,s.kt)("span",{class:"marks"},"[5 Marks]")),(0,s.kt)("p",null,"Simulate the 4x1 multiplexer using the generic testbench to confirm the correctness of your description."),(0,s.kt)("div",{className:"admonition admonition-note alert alert--secondary"},(0,s.kt)("div",{parentName:"div",className:"admonition-heading"},(0,s.kt)("h5",{parentName:"div"},(0,s.kt)("span",{parentName:"h5",className:"admonition-icon"},(0,s.kt)("svg",{parentName:"span",xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},(0,s.kt)("path",{parentName:"svg",fillRule:"evenodd",d:"M6.3 5.69a.942.942 0 0 1-.28-.7c0-.28.09-.52.28-.7.19-.18.42-.28.7-.28.28 0 .52.09.7.28.18.19.28.42.28.7 0 .28-.09.52-.28.7a1 1 0 0 1-.7.3c-.28 0-.52-.11-.7-.3zM8 7.99c-.02-.25-.11-.48-.31-.69-.2-.19-.42-.3-.69-.31H6c-.27.02-.48.13-.69.31-.2.2-.3.44-.31.69h1v3c.02.27.11.5.31.69.2.2.42.31.69.31h1c.27 0 .48-.11.69-.31.2-.19.3-.42.31-.69H8V7.98v.01zM7 2.3c-3.14 0-5.7 2.54-5.7 5.68 0 3.14 2.56 5.7 5.7 5.7s5.7-2.55 5.7-5.7c0-3.15-2.56-5.69-5.7-5.69v.01zM7 .98c3.86 0 7 3.14 7 7s-3.14 7-7 7-7-3.12-7-7 3.14-7 7-7z"}))),"note")),(0,s.kt)("div",{parentName:"div",className:"admonition-content"},(0,s.kt)("p",{parentName:"div"},"To do this, use the given tracefile and modify the testbench given to you appropriately."))),(0,s.kt)("hr",null),"Tracefile format","<In4><In3><In2><In1><S2><S1> <Y> 1",(0,s.kt)("a",{href:"https://drive.google.com/drive/folders/1Pku4Vqpq7Z9NBw5olnRQiKO5qDf_2dAG?usp=sharing"},"Tracefile \ud83d\udcc3"),(0,s.kt)("div",{class:"page-break"}),(0,s.kt)("h2",{id:"part-c-4-bit-4x1-mux"},"Part-C: 4-bit 4x1 Mux"),(0,s.kt)("h4",{id:"i-design-3-marks-1"},"(i) Design ",(0,s.kt)("span",{class:"marks"},"[3 Marks]")),(0,s.kt)("p",null,"Design 4-bit wide 4x1 Mux using only 4x1 Mux designed in part B."),(0,s.kt)("div",{class:"fig_b"},(0,s.kt)("img",{src:t(8313).Z,width:"300",height:"240"})),(0,s.kt)("h4",{id:"ii-vhdl-description-5-marks-1"},"(ii) VHDL description ",(0,s.kt)("span",{class:"marks"},"[5 Marks]")),(0,s.kt)("p",null,"Write the VHDL description of a 4-bit wide 4x1 multiplexer designed using 4x1 Mux."),(0,s.kt)("h4",{id:"iii-simulation-5-marks-2"},"(iii) Simulation ",(0,s.kt)("span",{class:"marks"},"[5 Marks]")),(0,s.kt)("p",null,"Simulate the 4-bit 4x1 multiplexer using the generic testbench to confirm the correctness of your description.    "),(0,s.kt)("div",{className:"admonition admonition-note alert alert--secondary"},(0,s.kt)("div",{parentName:"div",className:"admonition-heading"},(0,s.kt)("h5",{parentName:"div"},(0,s.kt)("span",{parentName:"h5",className:"admonition-icon"},(0,s.kt)("svg",{parentName:"span",xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},(0,s.kt)("path",{parentName:"svg",fillRule:"evenodd",d:"M6.3 5.69a.942.942 0 0 1-.28-.7c0-.28.09-.52.28-.7.19-.18.42-.28.7-.28.28 0 .52.09.7.28.18.19.28.42.28.7 0 .28-.09.52-.28.7a1 1 0 0 1-.7.3c-.28 0-.52-.11-.7-.3zM8 7.99c-.02-.25-.11-.48-.31-.69-.2-.19-.42-.3-.69-.31H6c-.27.02-.48.13-.69.31-.2.2-.3.44-.31.69h1v3c.02.27.11.5.31.69.2.2.42.31.69.31h1c.27 0 .48-.11.69-.31.2-.19.3-.42.31-.69H8V7.98v.01zM7 2.3c-3.14 0-5.7 2.54-5.7 5.68 0 3.14 2.56 5.7 5.7 5.7s5.7-2.55 5.7-5.7c0-3.15-2.56-5.69-5.7-5.69v.01zM7 .98c3.86 0 7 3.14 7 7s-3.14 7-7 7-7-3.12-7-7 3.14-7 7-7z"}))),"note")),(0,s.kt)("div",{parentName:"div",className:"admonition-content"},(0,s.kt)("p",{parentName:"div"},"To do this, use the tracefile given below and modify the testbench given to you appropriately."))),(0,s.kt)("hr",null),"Tracefile format","<d3 d2 d1 d0><c3 c2 c1 c0><b3 b2 b1 b0><a3 a2 a1 a0><sel1 sel0> <Y3Y2Y1Y0> 1111",(0,s.kt)("a",{href:"https://drive.google.com/drive/folders/1toAaAdVs45lxdaMdaAcUbjGsvY7jPioL?usp=sharing"},"Tracefile \ud83d\udcc3"))}c.isMDXComponent=!0},6844:(a,e,t)=>{t.d(e,{Z:()=>n});const n=t.p+"assets/files/exp_1_t-02264fbdb8111cdea3a71ecc63070b20.pdf"},8313:(a,e,t)=>{t.d(e,{Z:()=>n});const n=t.p+"assets/images/4x1_mux-b2ba25b400df6eac57ad7051b4377c85.png"},8251:(a,e,t)=>{t.d(e,{Z:()=>n});const n=t.p+"assets/images/mux21-159731bd9f04f3a58a3765282bc489be.png"}}]);