This is my own RISC-V single cycle implementation that support RV32I with misalign load and store enable.
I will post update about the full flow shortly with some modification of my own.
