{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1551705605333 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 -1 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 94 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1551705605543 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1551705605543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD9642_SPI1_nCS VCC " "Pin \"AD9642_SPI1_nCS\" is stuck at VCC" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1551705606693 "|PCI|AD9642_SPI1_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD9642_SPI2_nCS VCC " "Pin \"AD9642_SPI2_nCS\" is stuck at VCC" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1551705606693 "|PCI|AD9642_SPI2_nCS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1551705606693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1551705607240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1551705618655 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_c6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_c6k1.tdf" 36 2 0 } } { "db/dpram_rms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_rms.tdf" 37 2 0 } } { "db/a_dpfifo_ujt.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 43 2 0 } } { "db/scfifo_h5m.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_h5m.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 706 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 0 1551705618674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1341 " "Implemented 1341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1551705618735 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1551705618735 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1551705618735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1176 " "Implemented 1176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1551705618735 ""} { "Info" "ICUT_CUT_TM_RAMS" "46 " "Implemented 46 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1551705618735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1551705618735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1551705619082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 21:20:19 2019 " "Processing ended: Mon Mar 04 21:20:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1551705619082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1551705619082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1551705619082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1551705619082 ""}
