{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 20:59:21 2021 " "Info: Processing started: Wed Jan 06 20:59:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Info: Found entity 1: Clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter10 " "Info: Found entity 1: Counter10" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Counter6 " "Info: Found entity 2: Counter6" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Counter2 " "Info: Found entity 3: Counter2" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Counter60 " "Info: Found entity 4: Counter60" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Counter12 " "Info: Found entity 5: Counter12" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_bcdto7led.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file _bcdto7led.v" { { "Info" "ISGN_ENTITY_NAME" "1 _BCDto7LED " "Info: Found entity 1: _BCDto7LED" {  } { { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clk_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "clk_1Hz.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/clk_1Hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "clk_1Hz.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/clk_1Hz.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "clk_1Hz.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/clk_1Hz.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bellctrl.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file bellctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 BellSet " "Info: Found entity 1: BellSet" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BellAlarm " "Info: Found entity 2: BellAlarm" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EN_ML Clock.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at Clock.v(29): created implicit net for \"EN_ML\"" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EN_MH Clock.v(38) " "Warning (10236): Verilog HDL Implicit Net warning at Clock.v(38): created implicit net for \"EN_MH\"" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EN_M_H Clock.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at Clock.v(39): created implicit net for \"EN_M_H\"" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EN_HL Clock.v(41) " "Warning (10236): Verilog HDL Implicit Net warning at Clock.v(41): created implicit net for \"EN_HL\"" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Info: Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter10 Counter10:USec0 " "Info: Elaborating entity \"Counter10\" for hierarchy \"Counter10:USec0\"" {  } { { "Clock.v" "USec0" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter6 Counter6:USec1 " "Info: Elaborating entity \"Counter6\" for hierarchy \"Counter6:USec1\"" {  } { { "Clock.v" "USec1" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter12 Counter12:UHou " "Info: Elaborating entity \"Counter12\" for hierarchy \"Counter12:UHou\"" {  } { { "Clock.v" "UHou" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BellSet BellSet:Bs0 " "Info: Elaborating entity \"BellSet\" for hierarchy \"BellSet:Bs0\"" {  } { { "Clock.v" "Bs0" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MinhBell BellCtrl.v(20) " "Warning (10240): Verilog HDL Always Construct warning at BellCtrl.v(20): inferring latch(es) for variable \"MinhBell\", which holds its previous value in one or more paths through the always construct" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MinlBell BellCtrl.v(20) " "Warning (10240): Verilog HDL Always Construct warning at BellCtrl.v(20): inferring latch(es) for variable \"MinlBell\", which holds its previous value in one or more paths through the always construct" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HouhBell BellCtrl.v(20) " "Warning (10240): Verilog HDL Always Construct warning at BellCtrl.v(20): inferring latch(es) for variable \"HouhBell\", which holds its previous value in one or more paths through the always construct" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HoulBell BellCtrl.v(20) " "Warning (10240): Verilog HDL Always Construct warning at BellCtrl.v(20): inferring latch(es) for variable \"HoulBell\", which holds its previous value in one or more paths through the always construct" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HoulBell\[0\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HoulBell\[0\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HoulBell\[1\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HoulBell\[1\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HoulBell\[2\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HoulBell\[2\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HoulBell\[3\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HoulBell\[3\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HouhBell\[0\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HouhBell\[0\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HouhBell\[1\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HouhBell\[1\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HouhBell\[2\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HouhBell\[2\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HouhBell\[3\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"HouhBell\[3\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinlBell\[0\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinlBell\[0\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinlBell\[1\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinlBell\[1\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinlBell\[2\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinlBell\[2\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinlBell\[3\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinlBell\[3\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinhBell\[0\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinhBell\[0\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinhBell\[1\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinhBell\[1\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinhBell\[2\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinhBell\[2\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinhBell\[3\] BellCtrl.v(20) " "Info (10041): Inferred latch for \"MinhBell\[3\]\" at BellCtrl.v(20)" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BellAlarm BellAlarm:Ba0 " "Info: Elaborating entity \"BellAlarm\" for hierarchy \"BellAlarm:Ba0\"" {  } { { "Clock.v" "Ba0" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_BCDto7LED _BCDto7LED:Ssec " "Info: Elaborating entity \"_BCDto7LED\" for hierarchy \"_BCDto7LED:Ssec\"" {  } { { "Clock.v" "Ssec" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segS\[7\] VCC " "Warning (13410): Pin \"segS\[7\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segS\[15\] VCC " "Warning (13410): Pin \"segS\[15\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segM\[7\] VCC " "Warning (13410): Pin \"segM\[7\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segM\[15\] VCC " "Warning (13410): Pin \"segM\[15\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segH\[7\] VCC " "Warning (13410): Pin \"segH\[7\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segH\[15\] VCC " "Warning (13410): Pin \"segH\[15\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Info: Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Info: Implemented 106 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Info: Implemented 179 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 20:59:22 2021 " "Info: Processing ended: Wed Jan 06 20:59:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
