library IEEE;
use IEEE.std_logic_1164.all;

entity OnebitHalfAdder is
port (in1, in2: in std_logic;
      sum, cout: out std_logic);
end entity;

architecture onebithalfadder of onebithalfadder is
begin
    cout<=in1 and in2;
    sum<= in1 xor in2;    
end architecture onebithalfadder;