verilog

module m(a, 1, c, d );
endmodule

// BUG, need ','
module m(a, \2, c, d );
endmodule

m #() a(.);

list

end
