git clone --depth 1 --no-tags https://github.com/Ashborn-SM/Universal-Asynchronous-Receiver-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711234193
git clone --depth 1 --no-tags https://github.com/matheus-VBLabs/tt05_chip_inventor_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714352673
git clone --depth 1 --no-tags https://github.com/scottcjx/sc1005-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711540585
git clone --depth 1 --no-tags https://github.com/v2agi/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711419036
git clone --depth 1 --no-tags https://github.com/AhmedHaridy59/Reconfigurable-CNN-Coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712570878
git clone --depth 1 --no-tags https://github.com/curtiseng/smaple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712687011
git clone --depth 1 --no-tags https://github.com/jc3310/decoder4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712177518
git clone --depth 1 --no-tags https://github.com/efabless/EF_DLL_SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713484723
git clone --depth 1 --no-tags https://github.com/danglevm/verilog-PONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714044468
git clone --depth 1 --no-tags https://github.com/Ravindra162/Traffic-Light-Controller-using-logisim-and-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709757616
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_rdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712849349
git clone --depth 1 --no-tags https://github.com/ADSR1042/Array_divider_generate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710582851
git clone --depth 1 --no-tags https://github.com/wjmaxwell/ECE464_FPGADesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713425021
git clone --depth 1 --no-tags https://github.com/adityasingh6256/riscv_picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712442494
git clone --depth 1 --no-tags https://github.com/murphadonut/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711729831
git clone --depth 1 --no-tags https://github.com/AlirezaSgh/ARM968E-S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709659806
git clone --depth 1 --no-tags https://github.com/F23-Omar-Bavly-Architecture/SingleCycleRV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713887702
git clone --depth 1 --no-tags https://github.com/D0745867/AES_proto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707983867
git clone --depth 1 --no-tags https://github.com/OmarElbasuny/Cache-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710470362
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/INTERNET_SAKEBI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713317331
git clone --depth 1 --no-tags https://github.com/pkn167/-Computer-Architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713745990
git clone --depth 1 --no-tags https://github.com/yuhungwei/soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709839008
git clone --depth 1 --no-tags https://github.com/nabeehdaouk/BoothMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709634573
git clone --depth 1 --no-tags https://github.com/Maryuha/HDLbit-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709767946
git clone --depth 1 --no-tags https://github.com/kaveri307/Binary-to-Gray-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709982688
git clone --depth 1 --no-tags https://github.com/jc3310/demux4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708656343
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708429378
git clone --depth 1 --no-tags https://github.com/Error-404-NotFound/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708622129
git clone --depth 1 --no-tags https://github.com/william881106/DE10-nano---RIS-controller-with-RS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708650591
git clone --depth 1 --no-tags https://github.com/murattokez/asic-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708203942
git clone --depth 1 --no-tags https://github.com/muhammadvip123/32-bit-single-cycle-RISCV-microprocessor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708328706
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-02-Half-Adder-Gate-Level-Modelling-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708277051
git clone --depth 1 --no-tags https://github.com/tusharshenoy/VLSI_LAB_Practice_Questions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712746374
git clone --depth 1 --no-tags https://github.com/TanjIsGray/ORF_HashPipe1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708238796
git clone --depth 1 --no-tags https://github.com/r-smalec/hdl-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708811554
git clone --depth 1 --no-tags https://github.com/ohgabrieldias/fifth-ead-activity-TPAS-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715308853
git clone --depth 1 --no-tags https://github.com/Rajat-Github-Chau/RISC---Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709908370
git clone --depth 1 --no-tags https://github.com/AmruthSD/Smart-Bicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709880467
git clone --depth 1 --no-tags https://github.com/mrgouri/DDS-Mini-Project-23-24-Enhanced-Security-Locking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708506449
git clone --depth 1 --no-tags https://github.com/DCR194/ece241MontanaJames.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714760052
git clone --depth 1 --no-tags https://github.com/ushikawa93/efficient_lockin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715778796
git clone --depth 1 --no-tags https://github.com/sazaam/kumoh-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710134627
git clone --depth 1 --no-tags https://github.com/mangakoji/SSWFMCW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711850141
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/Restoring_division_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714555734
git clone --depth 1 --no-tags https://github.com/Siva-Subramanian897/RTL-cody.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714666027
git clone --depth 1 --no-tags https://github.com/libnas/caravel_usb1_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708112740
git clone --depth 1 --no-tags https://github.com/keroroishappy/soc-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708899965
git clone --depth 1 --no-tags https://github.com/MODKWODK/Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708346058
git clone --depth 1 --no-tags https://github.com/jaehyukk/Hunch_Game_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711480926
git clone --depth 1 --no-tags https://github.com/chfissogoodman/Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710681597
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Universal_Shift_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709652377
git clone --depth 1 --no-tags https://github.com/bioaisic/gf-serdes-tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712603765
git clone --depth 1 --no-tags https://github.com/olofk/subtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712115157
git clone --depth 1 --no-tags https://github.com/D47learning/Hercules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712189496
git clone --depth 1 --no-tags https://github.com/107062301/Verilog-Writing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709167168
git clone --depth 1 --no-tags https://github.com/its224/ece128-lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709460032
git clone --depth 1 --no-tags https://github.com/xiaojiestudent/cva6-mnist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710003200
git clone --depth 1 --no-tags https://github.com/dolendravikas/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711210741
git clone --depth 1 --no-tags https://github.com/marwaneltoukhy/caravel_user_project-gf180mcuD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709921196
git clone --depth 1 --no-tags https://github.com/rkmahto314/google-global-foundries-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713963292
git clone --depth 1 --no-tags https://github.com/RodSchz/tt05-verilog-RodSchz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714005556
git clone --depth 1 --no-tags https://github.com/matheus-VBLabs/tty05_test_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714112207
git clone --depth 1 --no-tags https://github.com/claytonfariasEC/AICHIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714039015
git clone --depth 1 --no-tags https://github.com/wrs225/AnalogBenChmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709153782
git clone --depth 1 --no-tags https://github.com/punyaphatsura/HW_Syn_Lab_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715117170
git clone --depth 1 --no-tags https://github.com/FrancoNB/ARQ_ICOMP_2023-TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710457802
git clone --depth 1 --no-tags https://github.com/linuslei/Verilog_Gaming_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712055592
git clone --depth 1 --no-tags https://github.com/yoss0902/RISC-V_progect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711963943
git clone --depth 1 --no-tags https://github.com/LucasLan666666/UCAS-2023Fall-DC-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714618846
git clone --depth 1 --no-tags https://github.com/c119cheng/2023-Fall-NYCU-Special-Topic-in-Computer-Aided-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708505179
git clone --depth 1 --no-tags https://github.com/dhanush-kumar-invo/pes_cps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707989202
git clone --depth 1 --no-tags https://github.com/Yashh2385/antim-c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715487103
git clone --depth 1 --no-tags https://github.com/kevinsjy/FYP_sharing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712907685
git clone --depth 1 --no-tags https://github.com/hare-care/error-resilient-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711672101
git clone --depth 1 --no-tags https://github.com/erik-persson/oric-ula.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714734730
git clone --depth 1 --no-tags https://github.com/idrizp/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712426731
git clone --depth 1 --no-tags https://github.com/mangakoji/AN_type_guide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712435778
git clone --depth 1 --no-tags https://github.com/devashish-11/SRAM_BIST_256X4b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709517444
git clone --depth 1 --no-tags https://github.com/mattvenn/8-bit-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709250970
git clone --depth 1 --no-tags https://github.com/ChengWeiYo/SoC_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708335562
git clone --depth 1 --no-tags https://github.com/danielfufu/SoC-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708432331
git clone --depth 1 --no-tags https://github.com/JiyuanLyu/ECE550_PC4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710410844
git clone --depth 1 --no-tags https://github.com/SriGayathri06/Implementation-of-RISC-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709933270
git clone --depth 1 --no-tags https://github.com/swesan123/AdvancedFSM-CombinationLock-A-Hardware-Interfaced-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709088072
git clone --depth 1 --no-tags https://github.com/sungsungwu/SOC-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709258843
git clone --depth 1 --no-tags https://github.com/swesan123/Verilog-ALU-Design-with-Sequential-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709089421
git clone --depth 1 --no-tags https://github.com/wxkhturf/boundary_note.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709096534
git clone --depth 1 --no-tags https://github.com/steezyneo/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709230947
git clone --depth 1 --no-tags https://github.com/yogyachawla/MIPS-5-stage-pipeline-processor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710833195
git clone --depth 1 --no-tags https://github.com/HALFPASTEIGHT/cuoter4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710599097
git clone --depth 1 --no-tags https://github.com/rogeermv/ELECTRONICA_UABC_MEXICALI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711738930
git clone --depth 1 --no-tags https://github.com/matheus-VBLabs/tty05_test_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713101959
git clone --depth 1 --no-tags https://github.com/misuhasowy/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711035234
git clone --depth 1 --no-tags https://github.com/htfab/cell-tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711975235
git clone --depth 1 --no-tags https://github.com/Apoorva0712/FPGA-Smart-TLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711786535
