unlabeled|cs1541|lec1.2_technology_advances
-DOCSTART- -X- -X- O

CS _ _ O
1541 _ _ O
Introduction _ _ O
Technology _ _ O
Advances _ _ O
Wonsun _ _ O
Ahn _ _ O
Department _ _ O
of _ _ O
Computer _ _ O
Science _ _ O
School _ _ O
of _ _ O
Computing _ _ O
and _ _ O
Information _ _ O

Technology _ _ O
Advances _ _ O

Advances _ _ O
in _ _ O
Technology _ _ O
◼ _ _ O
Technology _ _ O
has _ _ O
been _ _ O
advancing _ _ O
at _ _ O
lightning _ _ O
speed _ _ O
◼ _ _ O
Architecture _ _ O
and _ _ O
IT _ _ O
as _ _ O
a _ _ O
whole _ _ O
were _ _ O
beneficiaries _ _ O
◼ _ _ O
Technology _ _ O
advance _ _ O
is _ _ O
summarized _ _ O
by _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
⚫ _ _ O
You _ _ O
probably _ _ O
heard _ _ O
of _ _ O
it _ _ O
at _ _ O
some _ _ O
point _ _ O
. _ _ O
Something _ _ O
about _ _ O
… _ _ O
⚫ _ _ O
“ _ _ O
X _ _ O
doubles _ _ O
every _ _ O
18 _ _ O
- _ _ O
24 _ _ O
months _ _ O
at _ _ O
constant _ _ O
cost _ _ O
” _ _ O
◼ _ _ O
Is _ _ O
X _ _ O
: _ _ O
⚫ _ _ O
CPU _ _ O
performance _ _ O
? _ _ O
⚫ _ _ O
CPU _ _ O
clock _ _ O
frequency _ _ O
? _ _ O
⚫ _ _ O
Transistors _ _ O
per _ _ O
CPU _ _ O
chip _ _ O
? _ _ O
⚫ _ _ O
Area _ _ O
of _ _ O
CPU _ _ O
chip _ _ O
? _ _ O

Moore _ _ O
’s _ _ O
Law _ _ O
2X _ _ O
transistors _ _ O
every _ _ O
2 _ _ O
years _ _ O
! _ _ O

Miniaturization _ _ O
of _ _ O
Transistors _ _ O
Data _ _ O
source _ _ O
: _ _ O
Radamson _ _ O
, _ _ O
H.H. _ _ O
; _ _ O
He _ _ O
, _ _ O
X. _ _ O
; _ _ O
Zhang _ _ O
, _ _ O
Q. _ _ O
; _ _ O
Liu _ _ O
, _ _ O
J. _ _ O
; _ _ O
Cui _ _ O
, _ _ O
H. _ _ O
; _ _ O
Xiang _ _ O
, _ _ O
J. _ _ O
; _ _ O
Kong _ _ O
, _ _ O
Z. _ _ O
; _ _ O
Xiong _ _ O
, _ _ O
W. _ _ O
; _ _ O
Li _ _ O
, _ _ O
J. _ _ O
; _ _ O
Gao _ _ O
, _ _ O
J. _ _ O
; _ _ O
Yang _ _ O
, _ _ O
H. _ _ O
; _ _ O
Gu _ _ O
, _ _ O
S. _ _ O
; _ _ O
Zhao _ _ O
, _ _ O
X. _ _ O
; _ _ O
Du _ _ O
, _ _ O
Y. _ _ O
; _ _ O
Yu _ _ O
, _ _ O
J. _ _ O
; _ _ O
Wang _ _ O
, _ _ O
G. _ _ O
Miniaturization _ _ O
of _ _ O
CMOS _ _ O
. _ _ O
Micromachines _ _ O
2019 _ _ O
, _ _ O
10 _ _ O
, _ _ O
293 _ _ O
. _ _ O
◼ _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
has _ _ O
been _ _ O
driven _ _ O
by _ _ O
transistor _ _ O
miniaturization _ _ O
⚫ _ _ O
CPU _ _ O
chip _ _ O
area _ _ O
has _ _ O
n’t _ _ O
changed _ _ O
much _ _ O

Future _ _ O
of _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
◼ _ _ O
The _ _ O
semiconductor _ _ O
industry _ _ O
has _ _ O
produced _ _ O
roadmaps _ _ O
⚫ _ _ O
Semiconductor _ _ O
Industry _ _ O
Association _ _ O
( _ _ O
SIA _ _ O
) _ _ O
: _ _ O
1977~1997 _ _ O
⚫ _ _ O
International _ _ O
Technology _ _ O
Roadmap _ _ O
for _ _ O
Semiconductors _ _ O
( _ _ O
ITRS _ _ O
) _ _ O
: _ _ O
1998~2016 _ _ O
⚫ _ _ O
International _ _ O
Roadmap _ _ O
for _ _ O
Devices _ _ O
and _ _ O
Systems _ _ O
( _ _ O
IRDS _ _ O
) _ _ O
: _ _ O
2017~Present _ _ O
◼ _ _ O
IRDS _ _ O
Lithography _ _ O
Projection _ _ O
( _ _ O
2020 _ _ O
) _ _ O
Year _ _ O
of _ _ O
Production _ _ O
Technology _ _ O
Node _ _ O
( _ _ O
nm _ _ O
) _ _ O
2018 _ _ O
2020 _ _ O
2022 _ _ O
2025 _ _ O
2028 _ _ O
2031 _ _ O
2034 _ _ O
7 _ _ O
5 _ _ O
3 _ _ O
2.1 _ _ O
1.5 _ _ O
1.0 _ _ O
0.7 _ _ O
⚫ _ _ O
Looks _ _ O
like _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
will _ _ O
continue _ _ O
into _ _ O
foreseeable _ _ O
future _ _ O
⚫ _ _ O
IRDS _ _ O
does _ _ O
not _ _ O
project _ _ O
significant _ _ O
increase _ _ O
in _ _ O
CPU _ _ O
chip _ _ O
size _ _ O
⚫ _ _ O
Increases _ _ O
in _ _ O
transistors _ _ O
will _ _ O
come _ _ O
from _ _ O
transistor _ _ O
density _ _ O

IRDS _ _ O
is _ _ O
n’t _ _ O
Perfect _ _ O
◼ _ _ O
ITRS _ _ O
( _ _ O
predecessor _ _ O
of _ _ O
IRDS _ _ O
) _ _ O
has _ _ O
made _ _ O
corrections _ _ O
before _ _ O
⚫ _ _ O
After _ _ O
all _ _ O
, _ _ O
you _ _ O
are _ _ O
trying _ _ O
to _ _ O
predict _ _ O
the _ _ O
future _ _ O
⚫ _ _ O
But _ _ O
architects _ _ O
rely _ _ O
on _ _ O
the _ _ O
roadmap _ _ O
to _ _ O
design _ _ O
future _ _ O
processors _ _ O

Moore _ _ O
’s _ _ O
Law _ _ O
and _ _ O
Performance _ _ O
◼ _ _ O
Million-dollar _ _ O
question _ _ O
: _ _ O
Did _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
result _ _ O
in _ _ O
higher _ _ O
performance _ _ O
CPUs _ _ O
? _ _ O
◼ _ _ O
We _ _ O
will _ _ O
do _ _ O
a _ _ O
Zoom _ _ O
breakout _ _ O
room _ _ O
session _ _ O
1 _ _ O
. _ _ O
Get _ _ O
to _ _ O
know _ _ O
each _ _ O
other _ _ O
( _ _ O
5 _ _ O
mins _ _ O
) _ _ O
: _ _ O
⚫ _ _ O
Introduce _ _ O
yourself _ _ O
and _ _ O
say _ _ O
one _ _ O
fun _ _ O
thing _ _ O
you _ _ O
did _ _ O
over _ _ O
winter _ _ O
2 _ _ O
. _ _ O
And _ _ O
then _ _ O
answer _ _ O
the _ _ O
following _ _ O
questions _ _ O
( _ _ O
5 _ _ O
mins _ _ O
) _ _ O
: _ _ O
⚫ _ _ O
When _ _ O
you _ _ O
decide _ _ O
on _ _ O
a _ _ O
CPU _ _ O
for _ _ O
your _ _ O
laptop _ _ O
, _ _ O
what _ _ O
number _ _ O
( _ _ O
s _ _ O
) _ _ O
do _ _ O
you _ _ O
look _ _ O
at _ _ O
to _ _ O
measure _ _ O
how _ _ O
fast _ _ O
the _ _ O
CPU _ _ O
is _ _ O
? _ _ O
⚫ _ _ O
Are _ _ O
CPUs _ _ O
getting _ _ O
faster _ _ O
using _ _ O
that _ _ O
measure _ _ O
? _ _ O
3 _ _ O
. _ _ O
After _ _ O
10 _ _ O
minutes _ _ O
, _ _ O
we _ _ O
will _ _ O
share _ _ O
discussions _ _ O
with _ _ O
class _ _ O

Are _ _ O
CPUs _ _ O
getting _ _ O
Faster _ _ O
? _ _ O
Measure _ _ O
of _ _ O
Performance _ _ O
Is _ _ O
it _ _ O
Getting _ _ O
Better _ _ O
? _ _ O
Response _ _ O
time _ _ O
( _ _ O
for _ _ O
an _ _ O
app _ _ O
) _ _ O
Depends _ _ O
( _ _ O
generally _ _ O
increasing _ _ O
) _ _ O
Number _ _ O
of _ _ O
cores _ _ O
Generally _ _ O
upwards _ _ O
trajectory _ _ O
Power _ _ O
draw _ _ O
/ _ _ O
Thermals _ _ O
Getting _ _ O
lower _ _ O
Clock _ _ O
speed _ _ O
Same _ _ O
Cache _ _ O
size _ _ O
Increasing _ _ O

Components _ _ O
of _ _ O
Execution _ _ O
Time _ _ O
◼ _ _ O
Processor _ _ O
activity _ _ O
happens _ _ O
on _ _ O
clock _ _ O
“ _ _ O
ticks _ _ O
” _ _ O
or _ _ O
cycles _ _ O
time _ _ O
⚫ _ _ O
On _ _ O
each _ _ O
tick _ _ O
, _ _ O
bits _ _ O
flow _ _ O
through _ _ O
logic _ _ O
gates _ _ O
and _ _ O
are _ _ O
latched _ _ O
◼ _ _ O
Execution _ _ O
time _ _ O
= _ _ O
seconds _ _ O
= _ _ O
program _ _ O
cycles _ _ O
program _ _ O
seconds _ _ O
program _ _ O
X _ _ O
= _ _ O
instructions _ _ O
X _ _ O
program _ _ O
seconds _ _ O
cycle _ _ O
cycles _ _ O
instruction _ _ O
X _ _ O
seconds _ _ O
cycle _ _ O

Improving _ _ O
Execution _ _ O
Time _ _ O
cycles _ _ O
seconds _ _ O
X _ _ O
cycle _ _ O
instruction _ _ O
seconds _ _ O
◼ _ _ O
Improving _ _ O
cycle _ _ O
: _ _ O
cycles _ _ O
seconds _ _ O
⚫ _ _ O
Clock _ _ O
frequency _ _ O
= _ _ O
= _ _ O
reverse _ _ O
of _ _ O
second _ _ O
cycle _ _ O
instructions _ _ O
X _ _ O
program _ _ O
⚫ _ _ O
Higher _ _ O
clock _ _ O
frequency _ _ O
( _ _ O
GHz _ _ O
) _ _ O
leads _ _ O
to _ _ O
shorter _ _ O
exec _ _ O
time _ _ O
cycles _ _ O
◼ _ _ O
Improving _ _ O
instruction _ _ O
: _ _ O
⚫ _ _ O
Also _ _ O
known _ _ O
as _ _ O
CPI _ _ O
( _ _ O
Cycles _ _ O
Per _ _ O
Instruction _ _ O
) _ _ O
instructions _ _ O
cycles _ _ O
⚫ _ _ O
IPC _ _ O
( _ _ O
Instructions _ _ O
Per _ _ O
Cycle _ _ O
) _ _ O
= _ _ O
= _ _ O
reverse _ _ O
of _ _ O
cycles _ _ O
instructions _ _ O
⚫ _ _ O
Higher _ _ O
IPC _ _ O
leads _ _ O
to _ _ O
shorter _ _ O
execution _ _ O
time _ _ O
instructions _ _ O
◼ _ _ O
Improving _ _ O
program _ _ O
: _ _ O
⚫ _ _ O
Less _ _ O
instructions _ _ O
leads _ _ O
to _ _ O
shorter _ _ O
execution _ _ O
time _ _ O
⚫ _ _ O
ISAs _ _ O
that _ _ O
do _ _ O
a _ _ O
lot _ _ O
of _ _ O
work _ _ O
with _ _ O
one _ _ O
instruction _ _ O
shortens _ _ O
time _ _ O

Moore _ _ O
’s _ _ O
Law _ _ O
and _ _ O
Performance _ _ O
◼ _ _ O
Million-dollar _ _ O
question _ _ O
: _ _ O
Did _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
result _ _ O
in _ _ O
higher _ _ O
performance _ _ O
CPUs _ _ O
? _ _ O
◼ _ _ O
Law _ _ O
impacts _ _ O
both _ _ O
architecture _ _ O
and _ _ O
physical _ _ O
layers _ _ O
Instruction _ _ O
Set _ _ O
Architecture _ _ O
Processor _ _ O
Organization _ _ O
Computer _ _ O
Architecture _ _ O
Transistor _ _ O
Implementation _ _ O
Physical _ _ O
Layer _ _ O
⚫ _ _ O
Processor _ _ O
Organization _ _ O
: _ _ O
many _ _ O
more _ _ O
transistors _ _ O
to _ _ O
use _ _ O
in _ _ O
design _ _ O
⚫ _ _ O
Transistor _ _ O
Implementation _ _ O
: _ _ O
smaller _ _ O
, _ _ O
more _ _ O
efficient _ _ O
transistors _ _ O

Moore _ _ O
’s _ _ O
Law _ _ O
Impact _ _ O
on _ _ O
Architecture _ _ O
◼ _ _ O
So _ _ O
where _ _ O
did _ _ O
architects _ _ O
use _ _ O
all _ _ O
those _ _ O
transistors _ _ O
? _ _ O
◼ _ _ O
Well _ _ O
, _ _ O
we _ _ O
will _ _ O
learn _ _ O
this _ _ O
throughout _ _ O
the _ _ O
semester _ _ O
☺ _ _ O
⚫ _ _ O
Pipelining _ _ O
⚫ _ _ O
Parallel _ _ O
execution _ _ O
⚫ _ _ O
Prediction _ _ O
of _ _ O
values _ _ O
⚫ _ _ O
Speculative _ _ O
execution _ _ O
⚫ _ _ O
Memory _ _ O
caching _ _ O
⚫ _ _ O
In _ _ O
short _ _ O
, _ _ O
they _ _ O
were _ _ O
used _ _ O
to _ _ O
improve _ _ O
frequency _ _ O
or _ _ O
IPC _ _ O
◼ _ _ O
Let _ _ O
’s _ _ O
go _ _ O
on _ _ O
to _ _ O
impact _ _ O
on _ _ O
the _ _ O
physical _ _ O
layer _ _ O
for _ _ O
now _ _ O

Moore _ _ O
’s _ _ O
Law _ _ O
Impact _ _ O
on _ _ O
Physical _ _ O
Layer _ _ O
◼ _ _ O
CPU _ _ O
frequency _ _ O
is _ _ O
also _ _ O
impacted _ _ O
by _ _ O
transistor _ _ O
speed _ _ O
⚫ _ _ O
As _ _ O
well _ _ O
as _ _ O
how _ _ O
many _ _ O
transistors _ _ O
are _ _ O
in _ _ O
between _ _ O
clock _ _ O
ticks _ _ O
( _ _ O
which _ _ O
is _ _ O
determined _ _ O
by _ _ O
processor _ _ O
organization _ _ O
) _ _ O
◼ _ _ O
So _ _ O
did _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
result _ _ O
in _ _ O
faster _ _ O
transistors _ _ O
? _ _ O
⚫ _ _ O
In _ _ O
other _ _ O
words _ _ O
, _ _ O
are _ _ O
smaller _ _ O
transistors _ _ O
faster _ _ O
? _ _ O

Speed _ _ O
of _ _ O
Transistors _ _ O
◼ _ _ O
Transistor _ _ O
101 _ _ O
: _ _ O
Transistors _ _ O
are _ _ O
like _ _ O
faucets _ _ O
! _ _ O
◼ _ _ O
To _ _ O
make _ _ O
a _ _ O
transistor _ _ O
go _ _ O
fast _ _ O
, _ _ O
do _ _ O
one _ _ O
of _ _ O
the _ _ O
following _ _ O
: _ _ O
⚫ _ _ O
Reduce _ _ O
distance _ _ O
from _ _ O
source _ _ O
to _ _ O
sink _ _ O
( _ _ O
channel _ _ O
length _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
Reduce _ _ O
bucket _ _ O
size _ _ O
( _ _ O
capacitance _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
Increase _ _ O
water _ _ O
pressure _ _ O
( _ _ O
supply _ _ O
voltage _ _ O
) _ _ O
 _ _ O

Smaller _ _ O
Transistors _ _ O
are _ _ O
Faster _ _ O
! _ _ O
◼ _ _ O
Transistor _ _ O
101 _ _ O
: _ _ O
Transistors _ _ O
are _ _ O
like _ _ O
faucets _ _ O
! _ _ O
◼ _ _ O
When _ _ O
a _ _ O
transistor _ _ O
gets _ _ O
smaller _ _ O
: _ _ O
⚫ _ _ O
Channel _ _ O
length _ _ O
( _ _ O
channel _ _ O
resistance _ _ O
) _ _ O
is _ _ O
reduced _ _ O
 _ _ O
⚫ _ _ O
Capacitance _ _ O
is _ _ O
reduced _ _ O
 _ _ O
◼ _ _ O
So _ _ O
, _ _ O
given _ _ O
the _ _ O
same _ _ O
supply _ _ O
voltage _ _ O
, _ _ O
smaller _ _ O
is _ _ O
faster _ _ O
! _ _ O
◼ _ _ O
So _ _ O
, _ _ O
did _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
enjoy _ _ O
faster _ _ O
and _ _ O
faster _ _ O
frequencies _ _ O
? _ _ O

Yes _ _ O
, _ _ O
for _ _ O
a _ _ O
while _ _ O
… _ _ O
Exponential _ _ O
increase _ _ O
! _ _ O
Source _ _ O
: _ _ O
Computer _ _ O
Architecture _ _ O
, _ _ O
A _ _ O
Quantitative _ _ O
Approach _ _ O
( _ _ O
6th _ _ O
ed _ _ O
. _ _ O
) _ _ O
by _ _ O
John _ _ O
Hennessy _ _ O
and _ _ O
David _ _ O
Patterson _ _ O
, _ _ O
2017 _ _ O
◼ _ _ O
Improvements _ _ O
in _ _ O
large _ _ O
part _ _ O
due _ _ O
to _ _ O
transistors _ _ O
⚫ _ _ O
Processor _ _ O
design _ _ O
also _ _ O
contributed _ _ O
but _ _ O
we _ _ O
’ll _ _ O
discuss _ _ O
later _ _ O

But _ _ O
not _ _ O
so _ _ O
much _ _ O
lately _ _ O
What _ _ O
happened _ _ O
? _ _ O
Source _ _ O
: _ _ O
Computer _ _ O
Architecture _ _ O
, _ _ O
A _ _ O
Quantitative _ _ O
Approach _ _ O
( _ _ O
6th _ _ O
ed _ _ O
. _ _ O
) _ _ O
by _ _ O
John _ _ O
Hennessy _ _ O
and _ _ O
David _ _ O
Patterson _ _ O
, _ _ O
2017 _ _ O
◼ _ _ O
Suddenly _ _ O
around _ _ O
2003 _ _ O
, _ _ O
frequency _ _ O
scaling _ _ O
stops _ _ O

Dent _ _ O
in _ _ O
CPU _ _ O
Performance _ _ O
Inflection _ _ O
Point _ _ O
Source _ _ O
: _ _ O
https _ _ O
: _ _ O
/ _ _ O
/ _ _ O
preshing.com _ _ O
/ _ _ O
20120208 _ _ O
/ _ _ O
a-look-back-at-single-threaded-cpu-performance _ _ O
/ _ _ O
◼ _ _ O
This _ _ O
caused _ _ O
a _ _ O
big _ _ O
dent _ _ O
in _ _ O
CPU _ _ O
performance _ _ O
at _ _ O
2003 _ _ O
◼ _ _ O
Improvements _ _ O
henceforth _ _ O
only _ _ O
came _ _ O
from _ _ O
architecture _ _ O
⚫ _ _ O
From _ _ O
improvements _ _ O
to _ _ O
IPC _ _ O
( _ _ O
instructions _ _ O
per _ _ O
cycle _ _ O
) _ _ O

So _ _ O
What _ _ O
Happened _ _ O
? _ _ O
TDP _ _ O
. _ _ O
◼ _ _ O
TDP _ _ O
( _ _ O
Thermal _ _ O
Design _ _ O
Power _ _ O
) _ _ O
: _ _ O
⚫ _ _ O
Maximum _ _ O
power _ _ O
( _ _ O
heat _ _ O
) _ _ O
that _ _ O
CPU _ _ O
is _ _ O
designed _ _ O
to _ _ O
generate _ _ O
⚫ _ _ O
Capped _ _ O
by _ _ O
the _ _ O
amount _ _ O
of _ _ O
heat _ _ O
cooling _ _ O
system _ _ O
can _ _ O
handle _ _ O
⚫ _ _ O
Cooling _ _ O
system _ _ O
has _ _ O
n’t _ _ O
improved _ _ O
much _ _ O
over _ _ O
generations _ _ O
◼ _ _ O
CPU _ _ O
Power _ _ O
= _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFV2 _ _ O
must _ _ O
be _ _ O
< _ _ O
TDP _ _ O
⚫ _ _ O
A _ _ O
= _ _ O
Activity _ _ O
factor _ _ O
( _ _ O
% _ _ O
of _ _ O
transistors _ _ O
with _ _ O
activity _ _ O
) _ _ O
⚫ _ _ O
N _ _ O
= _ _ O
Number _ _ O
of _ _ O
transistors _ _ O
⚫ _ _ O
C _ _ O
= _ _ O
Capacitance _ _ O
⚫ _ _ O
F _ _ O
= _ _ O
Frequency _ _ O
⚫ _ _ O
V _ _ O
= _ _ O
Supply _ _ O
Voltage _ _ O
◼ _ _ O
What _ _ O
happens _ _ O
to _ _ O
each _ _ O
factor _ _ O
with _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
? _ _ O

TDP _ _ O
and _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
◼ _ _ O
CPU _ _ O
Power _ _ O
∝ _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFV2 _ _ O
with _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
⚫ _ _ O
A _ _ O
= _ _ O
Activity _ _ O
factor _ _ O
⚫ _ _ O
N _ _ O
= _ _ O
Number _ _ O
of _ _ O
transistors _ _ O
( _ _ O
∝ _ _ O
1 _ _ O
/ _ _ O
transistor _ _ O
size2 _ _ O
) _ _ O
 _ _ O
 _ _ O
⚫ _ _ O
C _ _ O
= _ _ O
Capacitance _ _ O
( _ _ O
∝ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
F _ _ O
= _ _ O
CPU _ _ O
frequency _ _ O
( _ _ O
∝ _ _ O
1 _ _ O
/ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
V _ _ O
= _ _ O
CPU _ _ O
Supply _ _ O
Voltage _ _ O
◼ _ _ O
Decrease _ _ O
in _ _ O
C _ _ O
can _ _ O
not _ _ O
offset _ _ O
increases _ _ O
in _ _ O
N _ _ O
and _ _ O
F _ _ O
⚫ _ _ O
Power _ _ O
increases _ _ O
quadratically _ _ O
with _ _ O
reductions _ _ O
in _ _ O
transistor _ _ O
size _ _ O
⚫ _ _ O
That _ _ O
means _ _ O
F _ _ O
( _ _ O
frequency _ _ O
) _ _ O
needs _ _ O
to _ _ O
be _ _ O
decreased _ _ O
to _ _ O
meet _ _ O
TDP _ _ O
Q _ _ O
) _ _ O
So _ _ O
how _ _ O
did _ _ O
CPU _ _ O
frequency _ _ O
keep _ _ O
increasing _ _ O
up _ _ O
to _ _ O
2003 _ _ O
? _ _ O
A _ _ O
) _ _ O
By _ _ O
maintaining _ _ O
power _ _ O
through _ _ O
reductions _ _ O
in _ _ O
Voltage _ _ O
 _ _ O

Dennard _ _ O
Scaling _ _ O
◼ _ _ O
By _ _ O
reducing _ _ O
CPU _ _ O
Supply _ _ O
Voltage _ _ O
∝ _ _ O
transistor _ _ O
size _ _ O
◼ _ _ O
CPU _ _ O
Power _ _ O
∝ _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFV2 _ _ O
with _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
⚫ _ _ O
A _ _ O
= _ _ O
Activity _ _ O
factor _ _ O
⚫ _ _ O
N _ _ O
= _ _ O
Number _ _ O
of _ _ O
transistors _ _ O
( _ _ O
∝ _ _ O
1 _ _ O
/ _ _ O
transistor _ _ O
size2 _ _ O
) _ _ O
 _ _ O
 _ _ O
⚫ _ _ O
C _ _ O
= _ _ O
Capacitance _ _ O
( _ _ O
∝ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
F _ _ O
= _ _ O
CPU _ _ O
frequency _ _ O
( _ _ O
∝ _ _ O
1 _ _ O
/ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
V _ _ O
= _ _ O
CPU _ _ O
Supply _ _ O
Voltage _ _ O
( _ _ O
∝ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
 _ _ O
 _ _ O
◼ _ _ O
Factors _ _ O
balance _ _ O
each _ _ O
other _ _ O
out _ _ O
to _ _ O
keep _ _ O
power _ _ O
constant _ _ O
⚫ _ _ O
Note _ _ O
that _ _ O
reducing _ _ O
V _ _ O
( _ _ O
∝ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
has _ _ O
a _ _ O
quadratic _ _ O
effect _ _ O
◼ _ _ O
Dennard _ _ O
Scaling _ _ O
: _ _ O
Above _ _ O
recipe _ _ O
for _ _ O
scaling _ _ O
up _ _ O
frequency _ _ O
, _ _ O
while _ _ O
reducing _ _ O
supply _ _ O
voltage _ _ O
to _ _ O
keep _ _ O
power _ _ O
constant _ _ O

Dennard _ _ O
Scaling _ _ O
and _ _ O
Vth _ _ O
◼ _ _ O
So _ _ O
, _ _ O
it _ _ O
’s _ _ O
that _ _ O
easy _ _ O
? _ _ O
Just _ _ O
reduce _ _ O
V _ _ O
until _ _ O
you _ _ O
meet _ _ O
TDP _ _ O
? _ _ O
◼ _ _ O
No _ _ O
, _ _ O
it _ _ O
’s _ _ O
not _ _ O
that _ _ O
simple _ _ O
. _ _ O
◼ _ _ O
Reducing _ _ O
Vdd _ _ O
( _ _ O
supply _ _ O
voltage _ _ O
) _ _ O
affects _ _ O
CPU _ _ O
operation _ _ O
⚫ _ _ O
As _ _ O
Vdd _ _ O
is _ _ O
reduced _ _ O
, _ _ O
CPU _ _ O
becomes _ _ O
slower _ _ O
and _ _ O
slower _ _ O
⚫ _ _ O
Eventually _ _ O
, _ _ O
CPU _ _ O
stops _ _ O
working _ _ O
altogether _ _ O
◼ _ _ O
CPU _ _ O
( _ _ O
specifically _ _ O
transistors _ _ O
) _ _ O
needs _ _ O
redesigning _ _ O
⚫ _ _ O
Vth _ _ O
( _ _ O
threshold _ _ O
voltage _ _ O
) _ _ O
needs _ _ O
to _ _ O
be _ _ O
reduced _ _ O
along _ _ O
with _ _ O
Vdd _ _ O
⚫ _ _ O
To _ _ O
understand _ _ O
this _ _ O
, _ _ O
we _ _ O
need _ _ O
a _ _ O
101 _ _ O
on _ _ O
MOSFETs _ _ O

MOSFET _ _ O
101 _ _ O
◼ _ _ O
MOSFET _ _ O
( _ _ O
Metal _ _ O
Oxide _ _ O
Silicon _ _ O
Field _ _ O
Effect _ _ O
Transistor _ _ O
) _ _ O
[ _ _ O
A _ _ O
MOSFET _ _ O
transistor _ _ O
switched _ _ O
off _ _ O
] _ _ O
[ _ _ O
A _ _ O
MOSFET _ _ O
transistor _ _ O
switched _ _ O
on _ _ O
] _ _ O
◼ _ _ O
Gate _ _ O
is _ _ O
switched _ _ O
on _ _ O
when _ _ O
VG _ _ O
reaches _ _ O
a _ _ O
threshold _ _ O
Vth _ _ O
⚫ _ _ O
By _ _ O
creating _ _ O
a _ _ O
channel _ _ O
in _ _ O
depletion _ _ O
region _ _ O
through _ _ O
field _ _ O
effect _ _ O
⚫ _ _ O
Vth _ _ O
: _ _ O
threshold _ _ O
voltage _ _ O
( _ _ O
minimum _ _ O
voltage _ _ O
to _ _ O
create _ _ O
channel _ _ O
) _ _ O

MOSFET _ _ O
101 _ _ O
◼ _ _ O
RC _ _ O
charging _ _ O
curve _ _ O
of _ _ O
VG _ _ O
Vdd _ _ O
VG _ _ O
Vth _ _ O
Ton _ _ O
◼ _ _ O
Speed _ _ O
( _ _ O
Ton _ _ O
) _ _ O
is _ _ O
determined _ _ O
by _ _ O
Vdd _ _ O
if _ _ O
Vth _ _ O
is _ _ O
fixed _ _ O
⚫ _ _ O
Vdd _ _ O
is _ _ O
the _ _ O
CPU _ _ O
supply _ _ O
voltage _ _ O
( _ _ O
the _ _ O
water _ _ O
pressure _ _ O
) _ _ O
⚫ _ _ O
If _ _ O
Vdd _ _ O
is _ _ O
lower _ _ O
, _ _ O
VG _ _ O
will _ _ O
reach _ _ O
Vth _ _ O
more _ _ O
slowly _ _ O
( _ _ O
low _ _ O
pressure _ _ O
) _ _ O

MOSFET _ _ O
101 _ _ O
◼ _ _ O
RC _ _ O
Charging _ _ O
Curve _ _ O
of _ _ O
VG _ _ O
Vdd _ _ O
VG _ _ O
VG _ _ O
’ _ _ O
Vdd _ _ O
’ _ _ O
Vth _ _ O
Vth _ _ O
’ _ _ O
Ton _ _ O
◼ _ _ O
Speed _ _ O
( _ _ O
Ton _ _ O
) _ _ O
is _ _ O
maintained _ _ O
while _ _ O
reducing _ _ O
Vdd _ _ O
to _ _ O
Vdd _ _ O
’ _ _ O
, _ _ O
only _ _ O
if _ _ O
Vth _ _ O
is _ _ O
also _ _ O
reduced _ _ O
to _ _ O
Vth _ _ O
’ _ _ O

End _ _ O
of _ _ O
Dennard _ _ O
Scaling _ _ O
Vth _ _ O
stopped _ _ O
scaling _ _ O
◼ _ _ O
And _ _ O
around _ _ O
2003 _ _ O
is _ _ O
when _ _ O
Dennard _ _ O
Scaling _ _ O
ended _ _ O

Limits _ _ O
to _ _ O
Dropping _ _ O
Vth _ _ O
◼ _ _ O
Subthreshold _ _ O
leakage _ _ O
⚫ _ _ O
Transistor _ _ O
leaks _ _ O
current _ _ O
even _ _ O
when _ _ O
gate _ _ O
is _ _ O
off _ _ O
( _ _ O
VG _ _ O
= _ _ O
0 _ _ O
) _ _ O
⚫ _ _ O
This _ _ O
leakage _ _ O
current _ _ O
translates _ _ O
to _ _ O
leakage _ _ O
power _ _ O
⚫ _ _ O
Leakage _ _ O
worsens _ _ O
when _ _ O
Vth _ _ O
is _ _ O
dropped _ _ O
( _ _ O
related _ _ O
to _ _ O
oxide _ _ O
thickness _ _ O
) _ _ O

Leakage _ _ O
Power _ _ O
across _ _ O
Generations _ _ O
◼ _ _ O
Leakage _ _ O
power _ _ O
has _ _ O
increased _ _ O
across _ _ O
technology _ _ O
nodes _ _ O
Source _ _ O
: _ _ O
L. _ _ O
Yan _ _ O
, _ _ O
Jiong _ _ O
Luo _ _ O
and _ _ O
N. _ _ O
K. _ _ O
Jha _ _ O
, _ _ O
" _ _ O
Joint _ _ O
dynamic _ _ O
voltage _ _ O
scaling _ _ O
and _ _ O
adaptive _ _ O
body _ _ O
biasing _ _ O
for _ _ O
heterogeneous _ _ O
distributed _ _ O
real-time _ _ O
embedded _ _ O
systems _ _ O
, _ _ O
" _ _ O
in _ _ O
IEEE _ _ O
Transactions _ _ O
on _ _ O
Computer-Aided _ _ O
Design _ _ O
of _ _ O
Integrated _ _ O
Circuits _ _ O
and _ _ O
Systems _ _ O
, _ _ O
vol _ _ O
. _ _ O
24 _ _ O
, _ _ O
no _ _ O
. _ _ O
7 _ _ O
, _ _ O
pp _ _ O
. _ _ O
1030 _ _ O
- _ _ O
1041 _ _ O
, _ _ O
July _ _ O
2005 _ _ O

End _ _ O
of _ _ O
Dennard _ _ O
Scaling _ _ O
◼ _ _ O
Previous _ _ O
power _ _ O
calculation _ _ O
was _ _ O
incomplete _ _ O
⚫ _ _ O
CPU _ _ O
power _ _ O
is _ _ O
the _ _ O
sum _ _ O
of _ _ O
both _ _ O
dynamic _ _ O
and _ _ O
leakage _ _ O
power _ _ O
◼ _ _ O
PowerCPU _ _ O
∝ _ _ O
Powerdynamic _ _ O
+ _ _ O
Powerleakage _ _ O
⚫ _ _ O
Powerdynamic _ _ O
∝ _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFVdd2 _ _ O
⚫ _ _ O
Powerleakage _ _ O
∝ _ _ O
f _ _ O
( _ _ O
N _ _ O
, _ _ O
Vdd _ _ O
, _ _ O
Vth _ _ O
) _ _ O
∝ _ _ O
N _ _ O
* _ _ O
Vdd _ _ O
* _ _ O
e-Vth _ _ O
⚫ _ _ O
Leakage _ _ O
worsens _ _ O
exponentially _ _ O
when _ _ O
Vth _ _ O
is _ _ O
dropped _ _ O
⚫ _ _ O
Catch-22 _ _ O
: _ _ O
when _ _ O
dropping _ _ O
Vth _ _ O
, _ _ O
Powerdynamic _ _ O
 _ _ O
but _ _ O
Powerleakage _ _ O
 _ _ O
◼ _ _ O
Vth _ _ O
ca _ _ O
n’t _ _ O
be _ _ O
reduced _ _ O
further _ _ O
, _ _ O
so _ _ O
Vdd _ _ O
ca _ _ O
n’t _ _ O
be _ _ O
reduced _ _ O
◼ _ _ O
Dennard _ _ O
Scaling _ _ O
relies _ _ O
on _ _ O
reducing _ _ O
Vdd _ _ O
, _ _ O
so _ _ O
it _ _ O
’s _ _ O
the _ _ O
end _ _ O

“ _ _ O
Dark _ _ O
Silicon _ _ O
” _ _ O
Rears _ _ O
its _ _ O
Head _ _ O
◼ _ _ O
What _ _ O
happens _ _ O
to _ _ O
frequency _ _ O
without _ _ O
Dennard _ _ O
Scaling _ _ O
? _ _ O
◼ _ _ O
Powerdynamic _ _ O
( _ _ O
∝ _ _ O
A _ _ O
* _ _ O
N _ _ O
* _ _ O
CFV2 _ _ O
) _ _ O
+ _ _ O
Powerleakage _ _ O
( _ _ O
∝ _ _ O
N _ _ O
* _ _ O
V _ _ O
* _ _ O
e-Vth _ _ O
) _ _ O
⚫ _ _ O
A _ _ O
= _ _ O
Activity _ _ O
factor _ _ O
⚫ _ _ O
N _ _ O
= _ _ O
Number _ _ O
of _ _ O
transistors _ _ O
( _ _ O
∝ _ _ O
1 _ _ O
/ _ _ O
transistor _ _ O
size2 _ _ O
) _ _ O
 _ _ O
 _ _ O
⚫ _ _ O
C _ _ O
= _ _ O
Capacitance _ _ O
( _ _ O
∝ _ _ O
transistor _ _ O
size _ _ O
) _ _ O
 _ _ O
⚫ _ _ O
V _ _ O
= _ _ O
CPU _ _ O
Supply _ _ O
Voltage _ _ O
 _ _ O
( _ _ O
Due _ _ O
to _ _ O
fixed _ _ O
Vth _ _ O
) _ _ O
⚫ _ _ O
F _ _ O
= _ _ O
CPU _ _ O
frequency _ _ O
? _ _ O
? _ _ O
? _ _ O
◼ _ _ O
To _ _ O
offset _ _ O
N _ _ O
, _ _ O
you _ _ O
actually _ _ O
have _ _ O
to _ _ O
decrease _ _ O
F _ _ O
◼ _ _ O
Otherwise _ _ O
, _ _ O
if _ _ O
you _ _ O
want _ _ O
to _ _ O
maintain _ _ O
F _ _ O
, _ _ O
must _ _ O
decrease _ _ O
N _ _ O
⚫ _ _ O
That _ _ O
is _ _ O
, _ _ O
you _ _ O
can _ _ O
not _ _ O
power _ _ O
on _ _ O
all _ _ O
the _ _ O
transistors _ _ O
at _ _ O
any _ _ O
given _ _ O
point _ _ O
⚫ _ _ O
Dark _ _ O
silicon _ _ O
: _ _ O
situation _ _ O
where _ _ O
chip _ _ O
is _ _ O
only _ _ O
partially _ _ O
powered _ _ O

Free _ _ O
Ride _ _ O
is _ _ O
Over _ _ O
◼ _ _ O
“ _ _ O
Free _ _ O
” _ _ O
speed _ _ O
improvements _ _ O
from _ _ O
transistors _ _ O
is _ _ O
over _ _ O
◼ _ _ O
Now _ _ O
it _ _ O
’s _ _ O
up _ _ O
to _ _ O
architects _ _ O
to _ _ O
improve _ _ O
performance _ _ O
⚫ _ _ O
Moore _ _ O
’s _ _ O
Law _ _ O
is _ _ O
still _ _ O
alive _ _ O
and _ _ O
well _ _ O
( _ _ O
although _ _ O
slowing _ _ O
down _ _ O
) _ _ O
⚫ _ _ O
Architects _ _ O
are _ _ O
flooded _ _ O
with _ _ O
extra _ _ O
transistors _ _ O
each _ _ O
generation _ _ O
⚫ _ _ O
But _ _ O
it _ _ O
’s _ _ O
hard _ _ O
to _ _ O
even _ _ O
keep _ _ O
them _ _ O
powered _ _ O
without _ _ O
reducing _ _ O
F _ _ O
! _ _ O
◼ _ _ O
Now _ _ O
is _ _ O
a _ _ O
good _ _ O
time _ _ O
to _ _ O
discuss _ _ O
technology _ _ O
constraints _ _ O
⚫ _ _ O
Since _ _ O
we _ _ O
already _ _ O
mentioned _ _ O
a _ _ O
big _ _ O
one _ _ O
: _ _ O
TDP _ _ O



