// Seed: 1767622054
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wor id_8
);
  logic id_10;
  ;
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0  id_0,
    input wor   id_1,
    input uwire id_2,
    input uwire id_3,
    input wire  id_4
);
  logic id_6 = id_2;
  module_0 modCall_1 ();
  tri1 id_7;
  assign id_7 = -1;
endmodule
