-w -erf E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/signal_gated_tb/compile/signal_gated_tb.erf -d E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/signal_gated_tb/compile -s E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/signal_gated_tb/library.cfg -j E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/signal_gated_tb/projlib.cfg -work work -dbg -work work E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/signal_gated_tb.vhd 