/*
Register index playback of common asic register tables
See also asic_reg_data_tables.h
*/

{class:"array", arrays: [

/******************************************************************************/
/******************************************************************************/
// GMC
// see gmc.h
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
// mem_clk_patch table; timings
/******************************************************************************/

{type: "uint16_t", name: "mc_block_r600_gddr3_memclkpatch_addresses", // 20+1
	constants: [
		"mmMC_ARB_PERF_CID_7_1",
		"mmMC_ARB_SNOOP_8_1",
		"mmMC_ARB_LAZY1_WR_6_0",
		"mmMC_ARB_AGE_RD_6_0",
		"mmMC_ARB_GRUB_8_1",
		"mmMC_ARB_GECC2_6_0",
		"mmMC_ARB_AGE_WR_6_0",
		"mmMC_ARB_RFSH_CNTL_6_0",
		"mmMC_ARB_RTT_CNTL0_6_0",
		"mmMC_ARB_RTT_CNTL1_6_0",
		"mmMC_ARB_REMREQ_6_0",
		"mmMC_ARB_REPLAY_6_0",
		"mmMC_ARB_RTT_CNTL2_6_0",
		"mmMC_ARB_RTT_DEBUG_6_0",
		"mmMC_ARB_RET_CREDITS_RD_6_0",
		"mmMC_ARB_RET_CREDITS_WR_6_0",
		"mmMC_ARB_RAMCFG_6_0",
		"mmMC_ARB_POP_6_0",
		"mmMC_ARB_CG_6_0",
		"mmMC_ARB_GRUB_REALTIME_WR_8_1",
		"END_OF_REG_INDEX_BLOCK",
]},
{type: "uint16_t", name: "mc_block_r600_gddr4_memclkpatch_addresses", // 16+1
	constants: [
		"mmMC_ARB_PERF_CID_7_1",
		"mmMC_ARB_SNOOP_8_1",
		"mmMC_ARB_LAZY1_WR_6_0",
		"mmMC_ARB_AGE_RD_6_0",
		"mmMC_ARB_GRUB_8_1",
		"mmMC_ARB_GECC2_6_0",
		"mmMC_ARB_AGE_WR_6_0",
		"mmMC_ARB_RFSH_CNTL_6_0",
		"mmMC_ARB_RTT_CNTL0_6_0",
		"mmMC_ARB_RTT_CNTL1_6_0",
		"mmMC_ARB_REMREQ_6_0",
		"mmMC_ARB_REPLAY_6_0",
		"mmMC_ARB_RTT_CNTL2_6_0",
		"mmMC_ARB_RTT_DEBUG_6_0",
		"mmMC_ARB_RET_CREDITS_RD_6_0",
		"mmMC_ARB_RET_CREDITS_WR_6_0",
		"END_OF_REG_INDEX_BLOCK",
]},

{type: "uint16_t", name: "timings_set_islands_type1_addresses", // 13+1
	constants: [
	// Northern, Southern, Sea, Volcanic Islands
		"mmMC_SEQ_WR_CTL_D0_6_0",
		"mmMC_SEQ_WR_CTL_D1_6_0",
		"mmMC_SEQ_WR_CTL_2_6_0",
		"mmMC_SEQ_RAS_TIMING_6_0",
		"mmMC_SEQ_CAS_TIMING_6_0",
		"mmMC_SEQ_MISC_TIMING_6_0",
		"mmMC_SEQ_MISC_TIMING2_6_0",
		"mmMC_SEQ_PMG_TIMING_6_0",
		"mmMC_SEQ_MISC1_6_0",
		"mmMC_SEQ_MISC3_6_0",
		"mmMC_SEQ_MISC8_6_0",
		"mmMC_ARB_DRAM_TIMING_6_0",
		"mmMC_ARB_DRAM_TIMING2_6_0",
		"END_OF_REG_INDEX_BLOCK",
]},
{type: "uint16_t", name: "timings_set_islands_type2_addresses", // 13+1
	constants: [
		"mmMC_SEQ_WR_CTL_D0_6_0",
		"mmMC_SEQ_WR_CTL_D1_6_0",
		"mmMC_SEQ_WR_CTL_2_6_0",
		"mmMC_SEQ_RAS_TIMING_6_0",
		"mmMC_SEQ_CAS_TIMING_6_0",
		"mmMC_SEQ_MISC_TIMING_6_0",
		"mmMC_SEQ_MISC_TIMING2_6_0",
		"mmMC_SEQ_PMG_TIMING_6_0",
		"mmMC_SEQ_MISC1_6_0",
		"mmMC_SEQ_RESERVE_M_6_0",
		"mmMC_SEQ_MISC8_6_0",
		"mmMC_ARB_DRAM_TIMING_6_0",
		"mmMC_ARB_DRAM_TIMING2_6_0",
		"END_OF_REG_INDEX_BLOCK",
]},

{type: "uint16_t", name: "timings_set_fiji_addresses", // 9+1
	constants: [
		"mmMC_SEQ_CAS_TIMING_6_0",
		"mmMC_SEQ_MISC_TIMING2_6_0",
		"mmMC_SEQ_RD_CTL_D0_6_0",
		"mmMC_SEQ_WR_CTL_D0_6_0",
		"mmMC_SEQ_CMD_6_0",
		"mmMC_SEQ_RXFRAMING_EDC_D1_6_0",
		"mmMC_ARB_DRAM_TIMING_6_0",
		"mmMC_ARB_DRAM_TIMING2_6_0",
		"mmMC_ARB_BURST_TIME_6_0",
		"END_OF_REG_INDEX_BLOCK",
]},

{type: "uint16_t", name: "timings_set_polaris_addresses", // 13+1
	constants: [
		"mmMC_SEQ_WR_CTL_D0_6_0",
		"mmMC_SEQ_WR_CTL_D1_6_0",
		"mmMC_SEQ_WR_CTL_2_6_0",
		"mmMC_SEQ_PMG_TIMING_6_0",
		"mmMC_SEQ_RAS_TIMING_6_0",
		"mmMC_SEQ_CAS_TIMING_6_0",
		"mmMC_SEQ_MISC_TIMING_6_0",
		"mmMC_SEQ_MISC_TIMING2_6_0",
		"mmMC_SEQ_MISC1_6_0",
		"mmMC_SEQ_MISC3_6_0",
		"mmMC_SEQ_MISC8_6_0",
		"mmMC_ARB_DRAM_TIMING_6_0",
		"mmMC_ARB_DRAM_TIMING2_6_0",
		"END_OF_REG_INDEX_BLOCK",
]},


/******************************************************************************/
// mem_adjust table
/******************************************************************************/



/******************************************************************************/
// mc_tile_adjust table
/******************************************************************************/



/******************************************************************************/
// mc_phy_init table
/******************************************************************************/



/******************************************************************************/
/******************************************************************************/
// GC
// see gc.h
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
// Di/Dt leakage tables
/******************************************************************************/
{type: "uint16_t", name: "dpm7_atomctrl_edc_leakge_table_addresses", // 24+1
	constants: [
		"ixDIDT_SQ_EDC_STALL_PATTERN_1_2_9_0",
		"ixDIDT_SQ_EDC_STALL_PATTERN_3_4_9_0",
		"ixDIDT_SQ_EDC_STALL_PATTERN_5_6_9_0",
		"ixDIDT_SQ_EDC_STALL_PATTERN_7_9_0",
		"ixDIDT_SQ_EDC_THRESHOLD_9_0",
		"ixDIDT_SQ_EDC_CTRL_9_0",
		"ixDIDT_TD_EDC_STALL_PATTERN_1_2_9_0",
		"ixDIDT_TD_EDC_STALL_PATTERN_3_4_9_0",
		"ixDIDT_TD_EDC_STALL_PATTERN_5_6_9_0",
		"ixDIDT_TD_EDC_STALL_PATTERN_7_9_0",
		"ixDIDT_TD_EDC_THRESHOLD_9_0",
		"ixDIDT_TD_EDC_CTRL_9_0",
		"ixDIDT_TCP_EDC_STALL_PATTERN_1_2_9_0",
		"ixDIDT_TCP_EDC_STALL_PATTERN_3_4_9_0",
		"ixDIDT_TCP_EDC_STALL_PATTERN_5_6_9_0",
		"ixDIDT_TCP_EDC_STALL_PATTERN_7_9_0",
		"ixDIDT_TCP_EDC_THRESHOLD_9_0",
		"ixDIDT_TCP_EDC_CTRL_9_0",
		"ixDIDT_DB_EDC_STALL_PATTERN_1_2_9_0",
		"ixDIDT_DB_EDC_STALL_PATTERN_3_4_9_0",
		"ixDIDT_DB_EDC_STALL_PATTERN_5_6_9_0",
		"ixDIDT_DB_EDC_STALL_PATTERN_7_9_0",
		"ixDIDT_DB_EDC_THRESHOLD_9_0",
		"ixDIDT_DB_EDC_CTRL_9_0",
		"END_OF_REG_INDEX_BLOCK",
]},


]}
