<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>mrfioc2: evrRegMap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">mrfioc2
   &#160;<span id="projectnumber">2.6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b5e366c1e62ba4b579f86e465be36608.html">evrMrmApp</a></li><li class="navelem"><a class="el" href="dir_d54e7386bc4ea06680ff63c1d93638bd.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">evrRegMap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="evr_reg_map_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*************************************************************************\</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* Copyright (c) 2010 Brookhaven Science Associates, as Operator of</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*     Brookhaven National Laboratory.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* Copyright (c) 2015 Paul Scherrer Institute (PSI), Villigen, Switzerland</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* Copyright (c) 2022 Cosylab d.d.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* mrfioc2 is distributed subject to a Software License Agreement found</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* in file LICENSE that is included with this distribution.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">\*************************************************************************/</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Author: Michael Davidsaver &lt;mdavidsaver@gmail.com&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef EVRREGMAP_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define EVRREGMAP_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="mrf_bit_ops_8h.html">mrfBitOps.h</a>&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;shareLib.h&gt;</span> <span class="comment">/* for INLINE (C only) */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#  ifndef INLINE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#    define INLINE static inline</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#  endif</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * Registers for Modular Register Map version of EVR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * For firmware version #4</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * as documented in EVR-MRM-004.doc</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * Jukka Pietarinen</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * 07 Apr 2011</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * Important note about data width</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * All registers can be accessed with 8, 16, or 32 width</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * however, to support transparent operation for both</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * VME and PCI bus it is necessary to use only 32 bit</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * access.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Bus bridge chips will transparently change the byte order.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * VME bridges do this for any data width.  The PLX and lattice bridges</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * do this assuming 32-bit data width.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aad60bc7c95b7f51f596db733d08b0a64">   45</a></span>&#160;<span class="preprocessor">#define evrNumDbusBit 8</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a4556e7b4a7d24c93a9dff6746e14de54">   47</a></span>&#160;<span class="preprocessor">#define U32_Status      0x000</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a3c274097180fc164792f11f2d5f83424">   48</a></span>&#160;<span class="preprocessor">#  define Status_dbus_mask  0xff000000</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aa4e540e982fd49bbe3e15070349dadf3">   49</a></span>&#160;<span class="preprocessor">#  define Status_dbus_shift 24</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af873a61e425bb459259ef6dbde46a892">   50</a></span>&#160;<span class="preprocessor">#  define Status_legvio     0x00010000</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a11f6fb4d51909b6301cccf5fc34ddece">   51</a></span>&#160;<span class="preprocessor">#  define Status_sfpmod     0x00000080</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af3b9163f8e60685ccec562e833e27930">   52</a></span>&#160;<span class="preprocessor">#  define Status_linksts    0x00000040</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ad3fc930f7b8aa1f960a2951a2ae4d501">   53</a></span>&#160;<span class="preprocessor">#  define Status_fifostop   0x00000020</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a74b5665995e2c0613db9b7d2f9c25e23">   55</a></span>&#160;<span class="preprocessor">#define U32_Control     0x004</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac9695763a0c13b2d2a9cffebbd8c7235">   56</a></span>&#160;<span class="preprocessor">#  define Control_enable  0x80000000</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a86b3eda5ab7ac35869a59f7d128bb82d">   58</a></span>&#160;<span class="preprocessor">#  define Control_evtfwd  0x40000000</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* 0 - normal, 1 loop back in logic */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a213517a086e0b3ed425d29b8116a51e9">   61</a></span>&#160;<span class="preprocessor">#  define Control_txloop  0x20000000</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* 0 - normal, 1 loop back in SFP */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a5ed59b99b1b2965b458eaba359ef0c21">   63</a></span>&#160;<span class="preprocessor">#  define Control_rxloop  0x10000000</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a40e158024b6240808095dd687b6a7224">   65</a></span>&#160;<span class="preprocessor">#  define Control_outena  0x08000000 </span><span class="comment">/* cPCI-EVRTG-300 only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aff4bd4dfb6ffb9f50c26f4a3f6d9aacd">   67</a></span>&#160;<span class="preprocessor">#  define Control_sreset  0x04000000 </span><span class="comment">/* soft FPGA reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a706067452fc7462238ce11969bee152e">   69</a></span>&#160;<span class="preprocessor">#  define Control_endian  0x02000000 </span><span class="comment">/* 0 - MSB, 1 - LSB, 300 PCI devices only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a61f02f6b1e677e7f5226351a370cb6a7">   71</a></span>&#160;<span class="preprocessor">#  define Control_GTXio   0x01000000 </span><span class="comment">/* GTX use external inhibit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a40ea7cdeefc88c2ba20af7fc48af0318">   73</a></span>&#160;<span class="preprocessor">#  define Control_DCEna   0x00400000</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a579f063bd9fb48ae598749c786ba6c4a">   75</a></span>&#160;<span class="preprocessor">#  define Control_pspol   0x00008000 </span><span class="comment">/* prescaler polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/*                        Timestamp clock on DBUS #4 */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a9fb57a29bdb840c9bd75c9ec6cfcda34">   78</a></span>&#160;<span class="preprocessor">#  define Control_tsdbus  0x00004000</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7c16ec08a6194aa0e37440a485fe9fe3">   79</a></span>&#160;<span class="preprocessor">#  define Control_tsrst   0x00002000</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a704f08423b91557cbacf56beec0f2ddd">   80</a></span>&#160;<span class="preprocessor">#  define Control_tsltch  0x00000400</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#abdf79b64e71b15acb155f4f6bcf74b54">   82</a></span>&#160;<span class="preprocessor">#  define Control_mapena  0x00000200</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8d09d45a3ef75a998913b2841a55abc7">   83</a></span>&#160;<span class="preprocessor">#  define Control_mapsel  0x00000100</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6893583e479988021c5afda35699a34e">   85</a></span>&#160;<span class="preprocessor">#  define Control_logrst  0x00000080</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#acab423e70990d0444cdfa506247b9408">   86</a></span>&#160;<span class="preprocessor">#  define Control_logena  0x00000040</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a40213999961d28bbb23678a9a124ec7d">   87</a></span>&#160;<span class="preprocessor">#  define Control_logdis  0x00000020</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/*  Stop Event Enable */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6a7a31fe64962070af6cf1c5dc319490">   89</a></span>&#160;<span class="preprocessor">#  define Control_logsea  0x00000010</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ad76fd39d7f866ed4b3fe0c919db5a2df">   90</a></span>&#160;<span class="preprocessor">#  define Control_fiforst 0x00000008</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac79e8608ff6e87c12622a8085e271188">   92</a></span>&#160;<span class="preprocessor">#define U32_IRQFlag     0x008</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a56858e5109861cf69818c9ff2fb36457">   93</a></span>&#160;<span class="preprocessor">#  define IRQ_EoS       0x1000</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a748651c254ad5da3ba0978e630e7eacd">   94</a></span>&#160;<span class="preprocessor">#  define IRQ_SoS       0x0100</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a59e63ecb0d5c6b69076b62448b7fcaff">   95</a></span>&#160;<span class="preprocessor">#  define IRQ_LinkChg   0x40</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6cb8d4a6b14df52822f5f847a59a1279">   96</a></span>&#160;<span class="preprocessor">#  define IRQ_BufFull   0x20</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#abcd08ef8c5b451176345ba8aaeb5f225">   97</a></span>&#160;<span class="preprocessor">#  define IRQ_HWMapped  0x10</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aa375e29c1e3831e6260218d82495eb98">   98</a></span>&#160;<span class="preprocessor">#  define IRQ_Event     0x08</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a243884155c5054e8bdd11dd1a86c4b44">   99</a></span>&#160;<span class="preprocessor">#  define IRQ_Heartbeat 0x04</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ad514b2c511d71f2d3c17217d5cc026ec">  100</a></span>&#160;<span class="preprocessor">#  define IRQ_FIFOFull  0x02</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2a5734fc0c58b701a3193756c591da2a">  101</a></span>&#160;<span class="preprocessor">#  define IRQ_RXErr     0x01</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a00f89f5f6905c0bb1431d0d722eecdfe">  103</a></span>&#160;<span class="preprocessor">#define U32_IRQEnable   0x00c</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Same bits as IRQFlag plus */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a194820fdb97b7a6420651ab3bb5f072a">  105</a></span>&#160;<span class="preprocessor">#  define IRQ_Enable    0x80000000</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae05fcc6752bfa6ff8fd1b455bc901481">  106</a></span>&#160;<span class="preprocessor">#  define IRQ_PCIee     0x40000000</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2b03b1ee60963d104ccb62b7fd511034">  108</a></span>&#160;<span class="preprocessor">#define U32_IRQPulseMap 0x010</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//=====================</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Software Event Control Registers</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aec956a09122e79fedf23f494c9091fa6">  113</a></span>&#160;<span class="preprocessor">#define  U32_SwEvent            0x0018</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab78e9075606b2e54bf85f8441da03a7b">  115</a></span>&#160;<span class="preprocessor">#define  SwEvent_Ena            0x00000100</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a10be648fecc8f16d6048dbcd04a76b79">  116</a></span>&#160;<span class="preprocessor">#define  SwEvent_Pend           0x00000200</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a73895800ec6252ab9b6dae223b492f12">  117</a></span>&#160;<span class="preprocessor">#define  SwEvent_Code_MASK      0x000000ff</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a16178ab9f943418e6d4ae8f7caa0372e">  118</a></span>&#160;<span class="preprocessor">#define  SwEvent_Code_SHIFT     0</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// With Linux this bit should used by the kernel driver exclusively</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2202d39222d93bdea874cf56217cfcec">  121</a></span>&#160;<span class="preprocessor">#define U32_PCI_MIE             0x001C</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a81ffc3c3c4a727394574bcbb6dfa3baa">  122</a></span>&#160;<span class="preprocessor">#define EVG_MIE_ENABLE          0x40000000</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0d088a27ed807237831dc2c42978f56c">  124</a></span>&#160;<span class="preprocessor">#define U32_DataBufCtrl 0x020</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Write 1 to start, read for run status */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a750e205f1444e8898b01084ba6ab8fce">  126</a></span>&#160;<span class="preprocessor">#  define DataBufCtrl_rx     0x8000</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Write 1 to stop, read for complete status */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af311e3a2a047be165825884b699b0e95">  128</a></span>&#160;<span class="preprocessor">#  define DataBufCtrl_stop   0x4000</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#accb930a5e5dd93529702a651915cf722">  129</a></span>&#160;<span class="preprocessor">#  define DataBufCtrl_sumerr 0x2000</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7f93df2c6eb2f48a87aa0b75bb6c0cc4">  130</a></span>&#160;<span class="preprocessor">#  define DataBufCtrl_mode   0x1000</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ad91c545834c02660ac11c822c3acdabd">  131</a></span>&#160;<span class="preprocessor">#  define DataBufCtrl_len_mask 0x0fff</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a32f4d4f06529317b13eceb3e816a4fc3">  133</a></span>&#160;<span class="preprocessor">#define U32_DataTxCtrl  0x024</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a94d83556c2e08bc766722b55d3ddd8c5">  134</a></span>&#160;<span class="preprocessor">#  define DataTxCtrl_done 0x100000</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a33a26f9628495ff5c8b7c0fab9ccc732">  135</a></span>&#160;<span class="preprocessor">#  define DataTxCtrl_run  0x080000</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab68fc8e2a0c9b13f6988394eb3778619">  136</a></span>&#160;<span class="preprocessor">#  define DataTxCtrl_trig 0x040000</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a49e85c901402decd1a2398a824430d48">  137</a></span>&#160;<span class="preprocessor">#  define DataTxCtrl_ena  0x020000</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a1dfdeb91bd4e70a0c788753e94eba69a">  138</a></span>&#160;<span class="preprocessor">#  define DataTxCtrl_mode 0x010000</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a263438961c907579ab6a145a8680d63c">  139</a></span>&#160;<span class="preprocessor">#  define DataTxCtrl_len_mask 0x0007fc</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a52715d9a636e0f50ca25bb92a1a0860b">  141</a></span>&#160;<span class="preprocessor">#define U32_FWVersion   0x02c</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#affbd7eccd66b78e5e833a3789d7c184e">  142</a></span>&#160;<span class="preprocessor">#  define FWVersion_type_mask 0xf0000000</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a5a59a0abadb323a0f2d76db2970fa109">  143</a></span>&#160;<span class="preprocessor">#  define FWVersion_type_shift 28</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a562b6726a71ca5bf999cb1f426a6e789">  144</a></span>&#160;<span class="preprocessor">#  define FWVersion_form_mask 0x0f000000</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab57284ef45a1143d8717734e46872a83">  145</a></span>&#160;<span class="preprocessor">#  define FWVersion_form_shift 24</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aedb02a9866f095788080750b775021c1">  146</a></span>&#160;<span class="preprocessor">#  define FWVersion_ver_mask  0x0000ffff</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aede60d03400dd48e14d4eb8e906de9a5">  147</a></span>&#160;<span class="preprocessor">#  define FWVersion_ver_shift  0</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7cd470b6f033c32f338c74827b7f15b5">  149</a></span>&#160;<span class="preprocessor">#define U32_CounterPS   0x040 </span><span class="comment">/* Timestamp event counter prescaler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8b1602ea1b67a36db9fdbec3e6626951">  151</a></span>&#160;<span class="preprocessor">#define U32_USecDiv     0x04C</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8bc461efba352bac23bae7f9f1789fba">  153</a></span>&#160;<span class="preprocessor">#define U32_ClkCtrl     0x050</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a48a9bd81afa7b058a1f2740b4eb94617">  154</a></span>&#160;<span class="preprocessor">#  define ClkCtrl_plllock 0x80000000</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aaff975bf9eac4b68423b62d57f1ccc1b">  155</a></span>&#160;<span class="preprocessor">#  define ClkCtrl_clkmd_MASK 0x06000000</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0128efa503a7d0a46246fcb9a91da981">  156</a></span>&#160;<span class="preprocessor">#  define ClkCtrl_clkmd_SHIFT 25</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a665ef82ea102534cdfef8213bbb481f5">  157</a></span>&#160;<span class="preprocessor">#  define ClkCtrl_cglock 0x00000200</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0718e23358293a8a965f280e18a3aa21">  159</a></span>&#160;<span class="preprocessor">#define U32_SRSec       0x05C</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac4f9c511e069c62dfd8a3b58ea0ac521">  161</a></span>&#160;<span class="preprocessor">#define U32_TSSec       0x060</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a83cd36531f0a090d7c3226d418fc3cd7">  162</a></span>&#160;<span class="preprocessor">#define U32_TSEvt       0x064</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab9a8f8cf0497814ed739bafbffcee0c2">  163</a></span>&#160;<span class="preprocessor">#define U32_TSSecLatch  0x068</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab0a1f31aedbfed8de886d3b6f39ea93a">  164</a></span>&#160;<span class="preprocessor">#define U32_TSEvtLatch  0x06c</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6c6ca4d77fd776c359583a9918275404">  166</a></span>&#160;<span class="preprocessor">#define U32_EvtFIFOSec  0x070</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a5fe6661c3f0bcc45cbb8b7a58cc947be">  167</a></span>&#160;<span class="preprocessor">#define U32_EvtFIFOEvt  0x074</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0ff3b701463134caa7a348563ce5a05d">  168</a></span>&#160;<span class="preprocessor">#define U32_EvtFIFOCode 0x078</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a67d89271624a5be87c46aaa79ae21731">  170</a></span>&#160;<span class="preprocessor">#define U32_LogStatus   0x07C</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac781af2514b9fb01c15a508228d3ab2b">  172</a></span>&#160;<span class="preprocessor">#define U32_FracDiv     0x080</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a1e7a0614b99f77730a693686a226aec5">  174</a></span>&#160;<span class="preprocessor">#define U32_RFInitPhas  0x088</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6838aa6df8bde748950b2969df2050c4">  176</a></span>&#160;<span class="preprocessor">#define U32_GPIODir     0x090</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7a6804862f663b172888f1d9d0c81709">  177</a></span>&#160;<span class="preprocessor">#define U32_GPIOIn      0x094</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a445081d59703709ec5680475374722f9">  178</a></span>&#160;<span class="preprocessor">#define U32_GPIOOut     0x098</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// SPI device access (eg. FPGA configuration eeprom)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ace0e7281f19d912c743bdd72ba2853a0">  181</a></span>&#160;<span class="preprocessor">#define U32_SPIDData    0x0A0</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab23ca5fe6df9bc45653c08f467e3a0cb">  182</a></span>&#160;<span class="preprocessor">#define U32_SPIDCtrl    0x0A4</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a930ccba038a5d3b2701234a09c6b25ff">  184</a></span>&#160;<span class="preprocessor">#define U32_DCTarget    0x0b0</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a42da7e3a6dfb136f32c339781952ea88">  185</a></span>&#160;<span class="preprocessor">#define U32_DCRxVal     0x0b4</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a9db88dfc4b0a535b622d8d3096209e60">  186</a></span>&#160;<span class="preprocessor">#define U32_DCIntVal    0x0b8</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a75c9244e5ed80363bbbe40a12ed80e19">  187</a></span>&#160;<span class="preprocessor">#define U32_DCStatus    0x0bc</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab7c696c8ca4f83d235f273e80cd20351">  188</a></span>&#160;<span class="preprocessor">#define U32_TOPID       0x0c0</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a74ab87830994e407ced8f8d7e5fdbc41">  190</a></span>&#160;<span class="preprocessor">#define  U32_SeqControl_base    0x00e0</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#abcc9608071ccd1b7f7365521a9532b54">  191</a></span>&#160;<span class="preprocessor">#define  U32_SeqControl(n)      (U32_SeqControl_base + (4*n))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2a1e983637323aa50172f99bfd83a2bb">  194</a></span>&#160;<span class="preprocessor">#define U32_ScalerN     0x100</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a4b7fc7d15a39d6a45d3cc4b62675b083">  195</a></span>&#160;<span class="preprocessor">#  define ScalerMax 8</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 7 */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a9455d794e9cbd1031822aa324b8deca0">  197</a></span>&#160;<span class="preprocessor">#define U32_Scaler(N)   (U32_ScalerN + (4*(N)))</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a76287c53e030fea0be22d2a516de0be3">  198</a></span>&#160;<span class="preprocessor">#  define ScalerPhasOffs_offset 0x20</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#abbe6c549154a8b458d5ee5add2b60393">  199</a></span>&#160;<span class="preprocessor">#define U32_ScalerPulsTrig(N) (U32_ScalerN + 0x40 + (4*(N)))</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0ae7c8dd2e0287312edf94b6149fe26f">  201</a></span>&#160;<span class="preprocessor">#define U32_DBusTrigN   0x180</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a036a71da8ab330c544947c1f0c2971c4">  202</a></span>&#160;<span class="preprocessor">#define U32_DBusPulsTrig(N) (U32_DBusTrigN + (4*(N)))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6231c001edede90b875f23ea9e44219b">  204</a></span>&#160;<span class="preprocessor">#define U32_PulserNCtrl 0x200</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aeb41deba6fabdf9f468965fdf07561b5">  205</a></span>&#160;<span class="preprocessor">#define U32_PulserNScal 0x204</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a16f74c607d5f12b54e06a963f13f8c2a">  206</a></span>&#160;<span class="preprocessor">#define U32_PulserNDely 0x208</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#afff13228aa6fc386b61ef78fc2456051">  207</a></span>&#160;<span class="preprocessor">#define U32_PulserNWdth 0x20c</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a85f226250e6631e67f83289cc6680c03">  208</a></span>&#160;<span class="preprocessor">#  define PulserMax 10</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 15 */</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0718677c3319fdb6c515ce8843925db9">  211</a></span>&#160;<span class="preprocessor">#define U32_PulserCtrl(N) (U32_PulserNCtrl + (16*(N)))</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a3a0557a33a507859b57bf11ff6b61f93">  212</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_masks         0xf0000000</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#afbb49bbeb4c83a1bfe1ebbe5839a5843">  213</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_masks_shift   28</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae39f37597e96cad5b7dba3aede430e1f">  214</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_enables       0x00f00000</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a814370a0a273dbb0bb446378f8ff07d9">  215</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_enables_shift 20</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac622bf58065c0a152cd61cd482465f0e">  216</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_ena  0x01</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a9a7c1898fa4491fdf925b72a8407416d">  217</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_mtrg 0x02</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a1707e4b97dd210be4be80b0375a21d01">  218</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_mset 0x04</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7a8407f7b60a726ff08523de23db7571">  219</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_mrst 0x08</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6270544a5c81667d503fe4b44985fed7">  220</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_pol  0x10</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae2dfa511021ffb1f2f05626ca189f3d7">  221</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_srst 0x20</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#abc9b5becfe7b7927bb4073ee1395e994">  222</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_sset 0x40</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aff952e77b6f181ada1f1b535b6ef823a">  223</a></span>&#160;<span class="preprocessor">#  define PulserCtrl_rbv  0x80</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8dac3b63ff11bcd53b0b4a6291260d60">  225</a></span>&#160;<span class="preprocessor">#define U32_PulserScal(N) (U32_PulserNScal + (16*(N)))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a49e679fd2ff09adf5c14c43a7610e707">  226</a></span>&#160;<span class="preprocessor">#define U32_PulserDely(N) (U32_PulserNDely + (16*(N)))</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af8dbc5df37b6a251882cdb1f38630715">  227</a></span>&#160;<span class="preprocessor">#define U32_PulserWdth(N) (U32_PulserNWdth + (16*(N)))</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* 2x 16-bit registers are treated as one to take advantage</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * of VME/PCI invariance.  Unfortunatly this only works for</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> * 32-bit operations...</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * Even numbered outputs are the high word,</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * odd outputs are the low word</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2f379fd83b0a3a006220efd8ed8ad26d">  237</a></span>&#160;<span class="preprocessor">#define Output_mask(N)  ( ((N)&amp;1) ? 0x0000ffff : 0xffff0000 )</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a1550e811953e54d1f30aa11243acff06">  238</a></span>&#160;<span class="preprocessor">#define Output_shift(N) ( ((N)&amp;1) ? 0 : 16)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* Front panel outputs */</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#abb5fccfcf970f991d6a8bab90776be31">  241</a></span>&#160;<span class="preprocessor">#define U32_OutputMapFPN 0x400</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af36c6c445b6ef2bd00c046804906b81a">  242</a></span>&#160;<span class="preprocessor">#  define OutputMapFPMax 8</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 7 */</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8ad77a06845a41dfa0dba2c40de9fd02">  245</a></span>&#160;<span class="preprocessor">#define U32_OutputMapFP(N) (U32_OutputMapFPN + (2*( (N) &amp; (~0x1) )))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* Front panel universal outputs */</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a1cab5dc4716c737c0b00069f07bbcdec">  248</a></span>&#160;<span class="preprocessor">#define U32_OutputMapFPUnivN 0x440</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae42c26d19c159d9dccb2e102e1874466">  249</a></span>&#160;<span class="preprocessor">#  define OutputMapFPUnivMax 10</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 9 */</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#affa2887c1f132d894dc7a91017005e54">  252</a></span>&#160;<span class="preprocessor">#define U32_OutputMapFPUniv(N) (U32_OutputMapFPUnivN + (2*( (N) &amp; (~0x1) )))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* Transition board outputs */</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a40029efda58b39dd09ead80e331688f8">  255</a></span>&#160;<span class="preprocessor">#define U32_OutputMapRBN 0x480</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ad3e4fff133a75b456d7c03a51d05c52d">  256</a></span>&#160;<span class="preprocessor">#  define OutputMapRBMax 32</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 31 */</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a79a1e64182f7b71ba66111d82613c005">  259</a></span>&#160;<span class="preprocessor">#define U32_OutputMapRB(N) (U32_OutputMapRBN + (2*( (N) &amp; (~0x1) )))</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* Backplane line outputs */</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a61c83bd6d86dd1e9ca3222ce3df3d0a2">  262</a></span>&#160;<span class="preprocessor">#define U32_OutputMapBackplaneN 0x4C0</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a3c85b27d0c1606c52697cdc708078bac">  263</a></span>&#160;<span class="preprocessor">#  define OutputMapBackplaneMax 8</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 7 */</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae36f63efbfdfc554d3482abf74287fc6">  266</a></span>&#160;<span class="preprocessor">#define U32_OutputMapBackplane(N) (U32_OutputMapBackplaneN + (2*( (N) &amp; (~0x1) )))</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* Front panel inputs */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a41d5e9b0091cf8585f66b53384994720">  269</a></span>&#160;<span class="preprocessor">#define U32_InputMapFPN  0x500</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af4d3bee8bd3c2b9b288aaa2bc46a0277">  270</a></span>&#160;<span class="preprocessor">#  define InputMapFP_state 0x80000000</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7ba95d10f93d86447a42e2256fc163e3">  271</a></span>&#160;<span class="preprocessor">#  define InputMapFP_lvl  0x20000000</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af8710cc7c0f32a47ce5a655042d93dce">  272</a></span>&#160;<span class="preprocessor">#  define InputMapFP_blvl 0x10000000</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac5aef4eb7489b4a16daaaca4523df98a">  273</a></span>&#160;<span class="preprocessor">#  define InputMapFP_elvl 0x08000000</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a89ed1053561c6c0a32dca6db63b750b1">  274</a></span>&#160;<span class="preprocessor">#  define InputMapFP_edge 0x04000000</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a62c47ee08e7102f054a145367ef0d371">  275</a></span>&#160;<span class="preprocessor">#  define InputMapFP_bedg 0x02000000</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6ab6fe8f55bce844a5e28111615c3d87">  276</a></span>&#160;<span class="preprocessor">#  define InputMapFP_eedg 0x01000000</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a76d3c991b9acca12e0420fb68f08c7b3">  277</a></span>&#160;<span class="preprocessor">#  define InputMapFP_dbus_mask 0x00ff0000</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a95e4a1dc9888e58f8d80ce969db33fbe">  278</a></span>&#160;<span class="preprocessor">#  define InputMapFP_dbus_shft 16</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a4a5e974b2f983f27c0dc94e15c1fa32d">  279</a></span>&#160;<span class="preprocessor">#  define InputMapFP_back_mask 0x0000ff00</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#afff7e1c49f0400d9abee71ba0182700a">  280</a></span>&#160;<span class="preprocessor">#  define InputMapFP_back_shft 8</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a9f2eaee8bb980643b4831147c361991a">  281</a></span>&#160;<span class="preprocessor">#  define InputMapFP_ext_mask  0x000000ff</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6ba41b4a9745c495d4048e45914f5a4c">  282</a></span>&#160;<span class="preprocessor">#  define InputMapFP_ext_shft  0</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a38b2dc4a7a5e5ee5ac6fd33c7d8996cc">  283</a></span>&#160;<span class="preprocessor">#  define InputMapFPMax 32</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aa7d3206908d08e42bf49750e04ed9a33">  291</a></span>&#160;<span class="preprocessor">#define U32_InputMapFP(N)  (U32_InputMapFPN  + (4*(N)))</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* GTX delay */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac0fb7c9e8bb49650d938d53c6bc01783">  294</a></span>&#160;<span class="preprocessor">#define U32_GTXDelayN 0x580</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6f3513887ff237073904b3b34f78e146">  295</a></span>&#160;<span class="preprocessor">#define U32_GTXDelay(N) (U32_GTXDelayN + (4*(N)))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* Current mode logic (CML) and GTX outputs */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab0d80279830cc7255d723c2ef9b1bc35">  298</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNLow  0x600</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aba4ee9455df5a35e1e7ef1d44eb49918">  299</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNRise 0x604</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a25ae5b355d16c82092548d494867aa43">  300</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNFall 0x608</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8dfb76a28ccf89822b6b8969cf840318">  301</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNHigh 0x60c</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2f5727656665c233971a7b3eef2e886a">  302</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNEna  0x610</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a5f4a87ce5f4ac396eb5fe637328e166b">  303</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_ftrig_mask 0xffff0000</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aeef1eb6c308149c2246efd63988b68b7">  304</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_ftrig_shft 16</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac27714c88217770a1fa3059a04cfb185">  305</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_type_mask 0x0c00</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8145cf7237703e9e5310d2a4e51dea33">  306</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_type_300 0x0800</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a31767887dd50c9165f981f1a36a2e6db">  307</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_type_203 0x0400</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a3f7fd60f574ee19ebc6cd8037c40bb13">  308</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_type_cml 0x0000</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac3e5fba646082c08b430cb482460708d">  309</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_pha_mask 0x0300</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#afbae071e767da8096a649ef41579ce81">  310</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_pha_shift 8</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#afdf20eb27f80b424229d4c08ad5456b2">  311</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_cycl 0x80</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7c6337ae71b5871c5c37ef2d75db436b">  312</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_ftrg 0x40</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af1c6c5535076943616c7c05a32373414">  313</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_mode_mask 0x30</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a59e11d6bac3e0f4bd585354845fabb99">  314</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_mode_orig 0x00</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aef352cb999f91226f513bccdd36e4cdb">  315</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_mode_freq 0x10</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2e6d6cde8d2d7165f5e5a0269d78a056">  316</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_mode_patt 0x20</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae64ab69f4ad13345147cabf37c7a226e">  317</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_rst 0x04</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a67c2829120e034d8afea24551df69bf5">  318</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_pow 0x02</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a7c305e55f4a1a3cc29986eef04532ec1">  319</a></span>&#160;<span class="preprocessor">#  define OutputCMLEna_ena 0x01</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a71fbc4016a06389a5724420b4ed1d29e">  320</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNCount 0x0614</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8dafcef64c30ff1c474d5932d83dffdb">  321</a></span>&#160;<span class="preprocessor">#  define OutputCMLCount_mask      0xffff</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac8cec2cd0ec7f8a7b44c97a64dae3369">  322</a></span>&#160;<span class="preprocessor">#  define OutputCMLCount_high_shft 16</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a1d8f56f38af77eb17b7e96dc40e94275">  323</a></span>&#160;<span class="preprocessor">#  define OutputCMLCount_low_shft  0</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac50c1768f754ee95bd7dbe09d1bafe20">  324</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNPatLength 0x0618</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a18f99db0d233f01534c055c070966c43">  325</a></span>&#160;<span class="preprocessor">#  define OutputCMLPatLengthMax 2047</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aa5588c07dbc6c3c88f1450d9dec04423">  327</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLNPat_base 0x20000</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a96e6364e860b5a9aaf93c4184ab88983">  328</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLPat(i,N) (U32_OutputCMLNPat_base + 0x4000*(i) + 4*(N))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0b3d8193d1f4dd7d6d4da4ecdc0af1ed">  330</a></span>&#160;<span class="preprocessor">#  define OutputCMLMax 3</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a74b47b72b9e601f2c1bcd1d2621c1bb9">  331</a></span>&#160;<span class="preprocessor">#  define OutputGTXMax 8</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 2 */</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a79d8729beb18c3b4b6d5d27655ce42a0">  334</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLLow(N)  (U32_OutputCMLNLow +(0x20*(N)))</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#afb58e539d6316527158f50c532b3ffdd">  335</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLRise(N) (U32_OutputCMLNRise +(0x20*(N)))</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a414d31b573f45cb2c89b72b40a0ba71e">  336</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLFall(N) (U32_OutputCMLNFall +(0x20*(N)))</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#abe7debeed290582305fba6399644f277">  337</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLHigh(N) (U32_OutputCMLNHigh +(0x20*(N)))</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a4371a37d0544c5d6f69d0afa3a016488">  338</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLEna(N)  (U32_OutputCMLNEna +(0x20*(N)))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* The Count is offset by 1.  0 sends 1 word, 1 sends 2 words, ... */</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab4163e89bc5e12c1d31eca7d4f2aa9be">  340</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLCount(N) (U32_OutputCMLNCount +(0x20*(N)))</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae05e431679b78125cedd4153c80f24a5">  341</a></span>&#160;<span class="preprocessor">#define U32_OutputCMLPatLength(N) (U32_OutputCMLNPatLength +(0x20*(N)))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8b376a30a98b81c1a88f5f4279f75d9c">  343</a></span>&#160;<span class="preprocessor">#define U32_DataRx_base     0x0800</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ad92c1c73b5fe71ee419313b7736564da">  344</a></span>&#160;<span class="preprocessor">#define U32_DataTx_base     0x1800</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ab31c2cfa208320d0d9b6fd42dcd9e6d9">  345</a></span>&#160;<span class="preprocessor">#define U32_EventLog_base   0x2000</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 0x7ff */</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aa5dd39a9675d8cbe694ae4a7d2c29a56">  348</a></span>&#160;<span class="preprocessor">#define U32_DataRx(N)      (U32_DataRx_base + (N))</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a8398bc290f9b34e681c2d4867e588b45">  349</a></span>&#160;<span class="preprocessor">#define U32_DataTx(N)      (U32_DataTx_base + (N))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* 0 &lt;= N &lt;= 0xfff */</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#aa27d2a57fd21af2ad800465c5adc095d">  352</a></span>&#160;<span class="preprocessor">#define U32_EventLog(N)    (U32_EventLog_base</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* 0 &lt;= M &lt;= 1   ram select</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * 0 &lt;= E &lt;= 255 event code number</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * 0 &lt;= N &lt;= 15  Byte</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * Internal, Trigger, Set, or Reset - Block select</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a6a6cd230afce71bd103cef09d3d2e948">  360</a></span>&#160;<span class="preprocessor">#define U32_MappingRam_base 0x4000</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a5858715b9f3cb349fe0c2bd7089316d6">  362</a></span>&#160;<span class="preprocessor">#define MappingRamBlockInternal  0x0</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a63074ec074327200fe496bae152ac320">  363</a></span>&#160;<span class="preprocessor">#define MappingRamBlockTrigger   0x4</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a97c14d78759b904b5a03810908dfe349">  364</a></span>&#160;<span class="preprocessor">#define MappingRamBlockSet       0x8</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af955d14987794f6b69879c67bdc3fcbd">  365</a></span>&#160;<span class="preprocessor">#define MappingRamBlockReset     0xc</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2ed69aff6b7ee3896eb274fa3185ee14">  367</a></span>&#160;<span class="preprocessor">#define U32__MappingRam(M,E,N) (U32_MappingRam_base + (0x1000*(M)) + (0x10*(E)) + (N))</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#adcd73b042e2fe9cb243d7aa10d58bd88">  368</a></span>&#160;<span class="preprocessor">#define U32_MappingRam(M,E,N) U32__MappingRam(M,E, MappingRamBlock##N)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// MappingRam actions</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a80b024fd7967f884f18ceccbf246daba">  371</a></span>&#160;<span class="preprocessor">#define ActionFIFOSave 127</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a884e8c1a745d190065030cba81582e2e">  372</a></span>&#160;<span class="preprocessor">#define ActionTSLatch  126</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a372653d58fcbacc7e14f99a4da95d61c">  373</a></span>&#160;<span class="preprocessor">#define ActionLEDBlink 125</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a643ff053b801e7323ed297b45d7e1162">  374</a></span>&#160;<span class="preprocessor">#define ActionEvtFwd   124</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ad751443ce36b7eca94e0efddf7e6030f">  375</a></span>&#160;<span class="preprocessor">#define ActionLogStop  123</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ac2d449d286afc7ea6a14de18dceb14a0">  376</a></span>&#160;<span class="preprocessor">#define ActionLogSave  122</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a77c9bf6ac77f07f9bc5fb6896c83dece">  377</a></span>&#160;<span class="preprocessor">#define ActionHeartBeat 101</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a56ed647e51745086ef6f547084a8c7f5">  378</a></span>&#160;<span class="preprocessor">#define ActionPSRst    100</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Sequence Ram Timestamp Array Base Offset</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a16305a638467dae6b41172af48a77aeb">  381</a></span>&#160;<span class="preprocessor">#define  U32_SeqRamTS_base      0xc000</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a70bc7c60bffc172cd38bb76d84ab5ec0">  382</a></span>&#160;<span class="preprocessor">#define  U32_SeqRamTS(n,m)      (U32_SeqRamTS_base + (0x4000*(n)) + (8*(m)))</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a0db99fe14b66b2ed14042298a863006f">  384</a></span>&#160;<span class="preprocessor">#define U32_SFPEEPROM_base 0x8200</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a1a956ca6d032a908ca6a0a73517c2170">  385</a></span>&#160;<span class="preprocessor">#define U32_SFPEEPROM(N) (U32_SFPEEPROM_base + (N))</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#ae8674fcef07f4c4e37037e15aba77bb9">  386</a></span>&#160;<span class="preprocessor">#define U32_SFPDIAG_base 0x8300</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#af873036f4d699de035a168a4e823d8e2">  387</a></span>&#160;<span class="preprocessor">#define U32_SFPDIAG(N) (U32_SFPDIAG_base + (N))</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="evr_reg_map_8h.html#a2f6c4d7b869b78dc7dc136436f9d6672">  389</a></span>&#160;<span class="preprocessor">#define EVR_REGMAP_SIZE 0x40000 // Total register map size = 256K</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EVRREGMAP_H */</span><span class="preprocessor"></span></div><div class="ttc" id="mrf_bit_ops_8h_html"><div class="ttname"><a href="mrf_bit_ops_8h.html">mrfBitOps.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jan 31 2024 10:02:19 for mrfioc2 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
