@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: FX107 :"/home/icl5712/GitHub/CE387/Lab3/fifo.sv":34:4:34:12|RAM frame_color_fifo.fifo_buf[31:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/icl5712/GitHub/CE387/Lab3/fifo.sv":34:4:34:12|RAM highlight_out_fifo.fifo_buf[31:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/icl5712/GitHub/CE387/Lab3/fifo.sv":34:4:34:12|RAM frame_in_fifo.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/icl5712/GitHub/CE387/Lab3/fifo.sv":34:4:34:12|RAM bg_in_fifo.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/icl5712/GitHub/CE387/Lab3/fifo.sv":34:4:34:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/icl5712/GitHub/CE387/Lab3/fifo.sv":34:4:34:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/icl5712/GitHub/CE387/Lab3/fifo.sv":34:4:34:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock motion_detect_top|clk with period 9.00ns. Please declare a user-defined clock on port clk.
