WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 2 min 34 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 34 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 2 min 34 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 5110146 heartbeat IPC: 3.83127 cumulative IPC: 3.83127 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 7720033 heartbeat IPC: 3.83159 cumulative IPC: 3.83143 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10329152 heartbeat IPC: 3.83272 cumulative IPC: 3.83186 (Simulation time: 0 hr 12 min 12 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 12938051 heartbeat IPC: 3.83304 cumulative IPC: 3.83215 (Simulation time: 0 hr 15 min 20 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 15547142 heartbeat IPC: 3.83276 cumulative IPC: 3.83227 (Simulation time: 0 hr 18 min 33 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 13047099 cumulative IPC: 3.83227 (Simulation time: 0 hr 18 min 33 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 13047099 (Simulation time: 0 hr 18 min 33 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/638.imagick_s-10316B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.83227 instructions: 50000001 cycles: 13047099
CPU 0 Branch Prediction Accuracy: 99.6965% MPKI: 0.31414 Average ROB Occupancy at Mispredict: 347.052
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.31412
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:       1954  HIT:          0  MISS:       1954
LLC LOAD         ACCESS:       1936  HIT:          0  MISS:       1936
LLC RFO          ACCESS:         17  HIT:          0  MISS:         17
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 158.443 cycles
cpu0_DTLB TOTAL       ACCESS:    8597834  HIT:    8459562  MISS:     138272
cpu0_DTLB LOAD         ACCESS:    8597834  HIT:    8459562  MISS:     138272
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.39336 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    8614277  HIT:    6367269  MISS:    2247008
cpu0_L1D LOAD         ACCESS:    8611744  HIT:    6365497  MISS:    2246247
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:       2502  HIT:       1772  MISS:        730
cpu0_L1D TRANSLATION  ACCESS:         31  HIT:          0  MISS:         31
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 2.14309 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     445730  HIT:     443776  MISS:       1954
cpu0_L2C LOAD         ACCESS:     444700  HIT:     442764  MISS:       1936
cpu0_L2C RFO          ACCESS:        295  HIT:        278  MISS:         17
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        704  HIT:        704  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         31  HIT:         30  MISS:          1
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.443 cycles
cpu0_STLB TOTAL       ACCESS:      23197  HIT:      23166  MISS:         31
cpu0_STLB LOAD         ACCESS:      23197  HIT:      23166  MISS:         31
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 223.033 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        122
  ROW_BUFFER_MISS:       1832
 AVG DBUS CONGESTED CYCLE: -
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

