m255
K3
13
cModel Technology
Z0 dC:\SOC_IT\cnn_layer_accel\simulation\testbench0
vclock_gen
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 !s100 Sboz=GCoL<;=XH2<Z6;812
Z3 Ia<[S19hhBQHT8FFOEi:[h1
Z4 VNh8?:2[fJX7ooHScTTmI32
Z5 !s105 clock_gen_v_unit
S1
Z6 dC:\SOC_IT\cnn_layer_accel\simulation\testbench1
Z7 w1521412762
Z8 8../clock_gen.v
Z9 F../clock_gen.v
L0 27
Z10 OL;L;10.1c;51
r1
31
Z11 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../clock_gen.v|
Z12 o-lint -sv -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z13 !s92 -lint -sv +define+simulation +define+SIMULATION -work work {+incdir+C:\SOC_IT\/soc_it_common/hardware/include} {+incdir+C:\SOC_IT\/tile_router/hardware/verilog/} {+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/} -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z14 !s108 1521697307.356000
Z15 !s107 ../clock_gen.v|
!i10b 1
!s85 0
vcnn_layer_accel_awe_rowbuffer_logic
R1
Z16 V063OPL4_2SBa>nR=QdbKI1
r1
31
Z17 IPXl9JeIZoc6^Ed3F7iSa`1
S1
Z18 dC:\SOC_IT\cnn_layer_accel\simulation\testbench0
Z19 w1520388569
Z20 8../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v
Z21 F../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v
Z22 FC:\SOC_IT\/soc_it_common/hardware/include/math.vh
Z23 FC:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh
L0 31
R10
R12
R13
Z24 !s105 cnn_layer_accel_awe_rowbuffer_logic_v_unit
Z25 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v|
Z26 !s100 L1mE>QdNOYI46z]NBVMcB2
Z27 !s108 1520388586.335000
Z28 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_rowbuffer_logic.v|
!s85 0
!i10b 1
vcnn_layer_accel_awe_rowbuffers
R1
Z29 !s100 KH01:M93S28bSL9S62f[^0
Z30 Iz7V9>QQRZ5cJ>VaHX3HRh0
Z31 VBl3FY7Tz2zNhDX`Gm:8`Z3
Z32 !s105 cnn_layer_accel_awe_rowbuffers_v_unit
S1
R6
Z33 w1521695931
Z34 8../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v
Z35 F../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v
R22
R23
R22
L0 31
R10
r1
31
Z36 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v|
R12
R13
Z37 !s108 1521697307.429000
Z38 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v|
!i10b 1
!s85 0
vcnn_layer_accel_awe_top
R1
Z39 I:ac7bdO@RLMzN_FYCVFb82
Z40 VFLd0VJ8a4ZRadRi^mH<z43
S1
R6
Z41 w1520524994
Z42 8../../hardware/verilog/cnn_layer_accel_awe_top.v
Z43 F../../hardware/verilog/cnn_layer_accel_awe_top.v
R22
R23
L0 31
R10
r1
31
R12
R13
Z44 !s100 0OkhHkEi<K22:lZBXR^<>3
Z45 !s105 cnn_layer_accel_awe_top_v_unit
Z46 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_top.v|
Z47 !s108 1520525046.020000
Z48 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_top.v|
!i10b 1
!s85 0
vcnn_layer_accel_bram_ctrl
R1
Z49 I^;e<;5<c7az55k1]?zKVM3
Z50 VmMRTMn3B0_AP2I5jHbn_n2
S1
R6
Z51 w1520717767
Z52 8../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v
Z53 F../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v
R22
R23
R22
L0 31
R10
r1
31
R12
R13
Z54 !s100 Be]FGT208E:S=fP^GWbLY0
Z55 !s105 cnn_layer_accel_awe_bram_ctrl_v_unit
Z56 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v|
Z57 !s108 1520717923.591000
Z58 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_awe_bram_ctrl.v|
!i10b 1
!s85 0
vcnn_layer_accel_octo
R1
Z59 VC;N6SmDfeaQoVoleX0ZkB0
r1
31
Z60 IGT1ZZS3>nPm24hM8U0oZ:3
S1
R6
Z61 w1521501380
Z62 8../../hardware/verilog/cnn_layer_accel_octo.v
Z63 F../../hardware/verilog/cnn_layer_accel_octo.v
R22
R23
R22
L0 31
R10
R12
R13
Z64 !s105 cnn_layer_accel_octo_v_unit
Z65 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_octo.v|
Z66 !s100 R5dTz9X`Kgihjfh2eT2iK1
Z67 !s108 1521501396.623000
Z68 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_octo.v|
!s85 0
!i10b 1
vcnn_layer_accel_octo_bram_ctrl
R1
Z69 Vc_MhVfHVS6lAo_3cVSU`^3
r1
31
Z70 IQJXcgbRI?kl:004zjl]K43
S1
R6
Z71 w1521501009
Z72 8../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v
Z73 F../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v
R22
R23
R22
L0 31
R10
R12
R13
Z74 !s100 jALj3W@Ri81`hg5denV3X0
Z75 !s105 cnn_layer_accel_octo_bram_ctrl_v_unit
Z76 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v|
Z77 !s108 1521501396.551000
Z78 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/cnn_layer_accel_octo_bram_ctrl.v|
!s85 0
!i10b 1
vfifo_fwft_prog_full_count_mod
R1
Z79 I_MmIj6=QdQz@o;IT2B@J]3
Z80 VX1Tcl[KF;k_]^zhX3JK@:0
S1
R6
Z81 w1521402188
Z82 8../../hardware/verilog/fifo_fwft_prog_full_count_mod.v
Z83 F../../hardware/verilog/fifo_fwft_prog_full_count_mod.v
L0 1
R10
r1
31
R12
R13
Z84 !s100 7d[SSEN_l<@J2eYCF7[@90
Z85 !s105 fifo_fwft_prog_full_count_mod_v_unit
Z86 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/fifo_fwft_prog_full_count_mod.v|
Z87 !s108 1521485629.818000
Z88 !s107 ../../hardware/verilog/fifo_fwft_prog_full_count_mod.v|
!i10b 1
!s85 0
vglbl
R1
Z89 !s100 >SGIoMRzTL8mMF7c01izI1
Z90 Il>coQ=FBXlYh;Bm=5D_HX1
Z91 VM[9mS]S:KA1i4VeCMX35[3
Z92 !s105 glbl_v_unit
S1
R6
Z93 w1460148552
Z94 8C:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v
Z95 FC:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v
L0 6
R10
r1
31
Z96 !s90 -reportprogress|300|-lint|-sv|-work|work|C:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v|
R12
Z97 !s108 1521697307.207000
Z98 !s107 C:\Xilinx\Vivado\2016.1\data\verilog\src\/glbl.v|
!i10b 1
!s85 0
vSRL_bit
R1
Z99 VSzkm<j03c_6z?69S?8WV[0
r1
31
Z100 IhV_z1=g?NmJdSKE]WDCBY2
S1
R6
R7
Z101 8../../hardware/verilog/SRL_bit.v
Z102 F../../hardware/verilog/SRL_bit.v
L0 26
R10
R12
R13
Z103 n@s@r@l_bit
Z104 !s100 hkC<0jYWg9Ofz]3J6^OA`1
Z105 !s105 SRL_bit_v_unit
Z106 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/SRL_bit.v|
Z107 !s108 1521501396.693000
Z108 !s107 ../../hardware/verilog/SRL_bit.v|
!s85 0
!i10b 1
vSRL_bus
R1
Z109 V8T3?5dWGDW9^YhDI8LAO83
r1
31
Z110 Id^>RiSBmY1j:XBgF=94Tl1
S1
R6
R7
Z111 8../../hardware/verilog/SRL_bus.v
Z112 F../../hardware/verilog/SRL_bus.v
L0 27
R10
R12
R13
Z113 n@s@r@l_bus
Z114 !s100 5QTO9azLhNo65PfF>BKUd1
Z115 !s105 SRL_bus_v_unit
Z116 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/SRL_bus.v|
Z117 !s108 1521501396.761000
Z118 !s107 ../../hardware/verilog/SRL_bus.v|
!s85 0
!i10b 1
vtestbench_0
R1
Z119 VFm?1`m?a6nHjVJIYT4eXB1
r1
31
Z120 I^YZYGDc@WAQ?AI7nXEA7G3
S1
R18
Z121 w1520507682
Z122 8./testbench_0.sv
Z123 F./testbench_0.sv
R22
R23
L0 28
R10
R12
R13
Z124 !s100 A9bj2RDm[P`<2SZ8a43V52
Z125 !s105 testbench_0_sv_unit
Z126 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|./testbench_0.sv|
Z127 !s108 1520508185.081000
Z128 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|./testbench_0.sv|
!s85 0
!i10b 1
vtestbench_1
R1
Z129 !s100 _a:m]<WY8W>>3fEgWKAQZ1
Z130 ITnBk0mPiRRN_kf3eC_E_Y0
Z131 V2FJ84STh`=X_;M[kknVYU3
Z132 !s105 testbench_1_sv_unit
S1
R6
Z133 w1521694280
Z134 8./testbench_1.sv
Z135 F./testbench_1.sv
R22
R23
R22
L0 28
R10
r1
31
Z136 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|./testbench_1.sv|
R12
R13
Z137 !s108 1521697307.280000
Z138 !s107 C:\SOC_IT\/cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|C:\SOC_IT\/soc_it_common/hardware/include/math.vh|./testbench_1.sv|
!i10b 1
!s85 0
vxilinx_dual_port_1_clock_ram
R1
Z139 !s100 S8clhEe:W0F_SAM9m>Xn02
Z140 Ig015mfZ<3`6j64C=kAl:21
Z141 V95W1o4jLcTmjfoWC4Y6DP3
Z142 !s105 xilinx_dual_port_1_clock_ram_v_unit
S1
R6
Z143 w1521663948
Z144 8../../hardware/verilog/xilinx_dual_port_1_clock_ram.v
Z145 F../../hardware/verilog/xilinx_dual_port_1_clock_ram.v
R22
L0 29
R10
r1
31
Z146 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/xilinx_dual_port_1_clock_ram.v|
R12
R13
!i10b 1
!s85 0
Z147 !s108 1521697307.507000
Z148 !s107 C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/xilinx_dual_port_1_clock_ram.v|
vxilinx_dual_port_1_clock_ram_v1
R1
Z149 V?VFM<C>U?oUz6gKkSjcLe2
r1
31
Z150 IE:F9=TCPgL0EI?U;j3ZZc2
Z151 !s105 xilinx_dual_port_1_clock_ram_v1_v_unit
S1
R6
Z152 w1521501082
Z153 8../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v
Z154 F../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v
R22
L0 29
R10
Z155 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v|
R12
R13
Z156 !s107 C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/xilinx_dual_port_1_clock_ram_v1.v|
Z157 !s100 iBZmRoX3N0dPIhznhjTJ?3
Z158 !s108 1521501396.479000
!s85 0
!i10b 1
vxilinx_true_dual_port_no_change_2_clock_ram
R1
Z159 VA]5;nnSA:dSOXNC;Mk3CW3
r1
31
Z160 I?g;[nYT[eR<NaLfi=kNUQ1
S1
R18
Z161 w1520369672
Z162 8../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v
Z163 F../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v
R22
L0 29
R10
R12
R13
Z164 !s100 V@541P_B1d]Hg^AOLVg;<0
Z165 !s105 xilinx_true_dual_port_no_change_2_clock_ram_v_unit
Z166 !s90 -reportprogress|300|-lint|-sv|+define+simulation|+define+SIMULATION|-work|work|+incdir+C:\SOC_IT\/soc_it_common/hardware/include|+incdir+C:\SOC_IT\/tile_router/hardware/verilog/|+incdir+C:\SOC_IT\/cnn_layer_accel/hardware/verilog/|../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v|
Z167 !s108 1520388586.422000
Z168 !s107 C:\SOC_IT\/soc_it_common/hardware/include/math.vh|../../hardware/verilog/xilinx_true_dual_port_no_change_2_clock_ram.v|
!s85 0
!i10b 1
