{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712080990034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712080990036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 11:03:09 2024 " "Processing started: Tue Apr  2 11:03:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712080990036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712080990036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712080990036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712080990577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712080990578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/butterfly.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081009654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081009654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_tb " "Found entity 1: butterfly_tb" {  } { { "butterfly_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/butterfly_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081009666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081009666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fft.sv(4) " "Verilog HDL Declaration information at fft.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "fft.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081009677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fft.sv(8) " "Verilog HDL Declaration information at fft.sv(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fft.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081009677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081009679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081009679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft_tb " "Found entity 1: ft_tb" {  } { { "ft_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081009691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081009691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fft16.sv(4) " "Verilog HDL Declaration information at fft16.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "fft16.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft16.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081009701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fft16.sv(8) " "Verilog HDL Declaration information at fft16.sv(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fft16.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft16.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081009701 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "fft fft16.sv(1) " "Verilog HDL error at fft16.sv(1): module \"fft\" cannot be declared more than once" {  } { { "fft16.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft16.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1712081009702 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fft fft.sv(1) " "HDL info at fft.sv(1): see declaration for object \"fft\"" {  } { { "fft.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712081009703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft16.sv 0 0 " "Found 0 design units, including 0 entities, in source file fft16.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081009705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/DAV/lab3/output_files/lab3_top.map.smsg " "Generated suppressed messages file /Documents/DAV/lab3/output_files/lab3_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081009745 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13161 " "Peak virtual memory: 13161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712081009833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  2 11:03:29 2024 " "Processing ended: Tue Apr  2 11:03:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712081009833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712081009833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712081009833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081009833 ""}
