library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity direccion is
  Port (D : out STD_LOGIC_1164);
  end entity;
architecture comportamiento of direccion is
 begin
  D <=''0100011''; 
 end architecture;