Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 21:54:15 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_35/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.864      -17.904                     34                 1154       -0.033       -0.079                      6                 1154        1.725        0.000                       0                  1135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.864      -17.904                     34                 1154       -0.033       -0.079                      6                 1154        1.725        0.000                       0                  1135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           34  Failing Endpoints,  Worst Slack       -0.864ns,  Total Violation      -17.904ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.033ns,  Total Violation       -0.079ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.864ns  (required time - arrival time)
  Source:                 genblk1[51].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.999ns (43.073%)  route 2.642ns (56.927%))
  Logic Levels:           20  (CARRY8=11 LUT2=9)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 5.778 - 4.000 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.210ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.190ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, estimated)     1.326     2.272    genblk1[51].reg_in/clk_IBUF_BUFG
    SLICE_X101Y449       FDRE                                         r  genblk1[51].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y449       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.351 r  genblk1[51].reg_in/reg_out_reg[0]/Q
                         net (fo=5, estimated)        0.237     2.588    conv/mul26/O52[0]
    SLICE_X101Y450       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     2.639 r  conv/mul26/reg_out[1]_i_323/O
                         net (fo=1, routed)           0.009     2.648    conv/mul26/reg_out[1]_i_323_n_0
    SLICE_X101Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.881 r  conv/mul26/reg_out_reg[1]_i_184/O[5]
                         net (fo=2, estimated)        0.269     3.150    conv/add000067/out0_1[5]
    SLICE_X100Y448       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.202 r  conv/add000067/reg_out[1]_i_186/O
                         net (fo=1, routed)           0.016     3.218    conv/add000067/reg_out[1]_i_186_n_0
    SLICE_X100Y448       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.335 r  conv/add000067/reg_out_reg[1]_i_87/CO[7]
                         net (fo=1, estimated)        0.026     3.361    conv/add000067/reg_out_reg[1]_i_87_n_0
    SLICE_X100Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.437 r  conv/add000067/reg_out_reg[1]_i_306/O[1]
                         net (fo=1, estimated)        0.375     3.812    conv/add000067/reg_out_reg[1]_i_306_n_14
    SLICE_X101Y460       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.863 r  conv/add000067/reg_out[1]_i_173/O
                         net (fo=1, routed)           0.009     3.872    conv/add000067/reg_out[1]_i_173_n_0
    SLICE_X101Y460       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     4.072 r  conv/add000067/reg_out_reg[1]_i_70/O[4]
                         net (fo=2, estimated)        0.171     4.243    conv/add000067/reg_out_reg[1]_i_70_n_11
    SLICE_X102Y461       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.294 r  conv/add000067/reg_out[21]_i_154/O
                         net (fo=1, routed)           0.025     4.319    conv/add000067/reg_out[21]_i_154_n_0
    SLICE_X102Y461       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.503 r  conv/add000067/reg_out_reg[21]_i_93/O[5]
                         net (fo=1, estimated)        0.222     4.725    conv/add000067/reg_out_reg[21]_i_93_n_10
    SLICE_X103Y461       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.761 r  conv/add000067/reg_out[17]_i_47/O
                         net (fo=1, routed)           0.010     4.771    conv/add000067/reg_out[17]_i_47_n_0
    SLICE_X103Y461       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.886 r  conv/add000067/reg_out_reg[17]_i_38/CO[7]
                         net (fo=1, estimated)        0.026     4.912    conv/add000067/reg_out_reg[17]_i_38_n_0
    SLICE_X103Y462       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.968 r  conv/add000067/reg_out_reg[21]_i_24/O[0]
                         net (fo=1, estimated)        0.230     5.198    conv/add000067/reg_out_reg[21]_i_24_n_15
    SLICE_X105Y461       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.234 r  conv/add000067/reg_out[17]_i_21/O
                         net (fo=1, routed)           0.010     5.244    conv/add000067/reg_out[17]_i_21_n_0
    SLICE_X105Y461       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.359 r  conv/add000067/reg_out_reg[17]_i_11/CO[7]
                         net (fo=1, estimated)        0.026     5.385    conv/add000067/reg_out_reg[17]_i_11_n_0
    SLICE_X105Y462       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.461 r  conv/add000067/reg_out_reg[21]_i_9/O[1]
                         net (fo=2, estimated)        0.221     5.682    conv/add000067/reg_out_reg[21]_i_9_n_14
    SLICE_X104Y461       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     5.719 r  conv/add000067/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.016     5.735    conv/add000067/reg_out[21]_i_12_n_0
    SLICE_X104Y461       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213     5.948 r  conv/add000067/reg_out_reg[21]_i_3/CO[4]
                         net (fo=1, estimated)        0.179     6.127    conv/add000067/reg_out_reg[21]_i_3_n_3
    SLICE_X104Y464       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     6.164 r  conv/add000067/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     6.189    conv/add000067/reg_out[21]_i_5_n_0
    SLICE_X104Y464       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.338 r  conv/add000067/reg_out_reg[21]_i_2/O[4]
                         net (fo=3, estimated)        0.126     6.464    reg_out/a[20]
    SLICE_X105Y464       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     6.499 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, estimated)       0.414     6.913    reg_out/reg_out[21]_i_1_n_0
    SLICE_X106Y460       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, estimated)     1.122     5.778    reg_out/clk_IBUF_BUFG
    SLICE_X106Y460       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.381     6.159    
                         clock uncertainty           -0.035     6.123    
    SLICE_X106Y460       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     6.049    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                 -0.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 demux/genblk1[48].z_reg[48][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[48].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.121ns (routing 0.190ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.210ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, estimated)     1.121     1.777    demux/clk_IBUF_BUFG
    SLICE_X110Y475       FDRE                                         r  demux/genblk1[48].z_reg[48][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.835 r  demux/genblk1[48].z_reg[48][6]/Q
                         net (fo=1, estimated)        0.074     1.909    genblk1[48].reg_in/D[6]
    SLICE_X109Y475       FDRE                                         r  genblk1[48].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1134, estimated)     1.314     2.260    genblk1[48].reg_in/clk_IBUF_BUFG
    SLICE_X109Y475       FDRE                                         r  genblk1[48].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.381     1.879    
    SLICE_X109Y475       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.941    genblk1[48].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y475  demux/genblk1[127].z_reg[127][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y475  demux/genblk1[127].z_reg[127][0]/C



