#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon May 19 17:54:00 2025
# Process ID: 41684
# Current directory: C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1
# Command line: vivado.exe -log base_m03_regslice_11.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_m03_regslice_11.tcl
# Log file: C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1/base_m03_regslice_11.vds
# Journal file: C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900H
# CPU Frequency     :2995 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :34045 MB
# Swap memory       :11487 MB
# Total Virtual     :45532 MB
# Available Virtual :9072 MB
#-----------------------------------------------------------
source base_m03_regslice_11.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 663.902 ; gain = 233.703
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_m03_regslice_11
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a3d39577779157ec to dir: C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.cache/ip/2024.1/a/3/a3d39577779157ec/base_m00_regslice_12.dcp to C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1/base_m03_regslice_11.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.cache/ip/2024.1/a/3/a3d39577779157ec/base_m00_regslice_12_sim_netlist.v to C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1/base_m03_regslice_11_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.cache/ip/2024.1/a/3/a3d39577779157ec/base_m00_regslice_12_sim_netlist.vhdl to C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1/base_m03_regslice_11_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.cache/ip/2024.1/a/3/a3d39577779157ec/base_m00_regslice_12_stub.v to C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1/base_m03_regslice_11_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.cache/ip/2024.1/a/3/a3d39577779157ec/base_m00_regslice_12_stub.vhdl to C:/Users/Leeung/Projects/LUTsofLUV/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_m03_regslice_11_synth_1/base_m03_regslice_11_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP base_m03_regslice_11, cache-ID = a3d39577779157ec.
INFO: [Common 17-206] Exiting Vivado at Mon May 19 17:54:27 2025...
