{
  "Top": "calculateLayer3",
  "RtlTop": "calculateLayer3",
  "RtlPrefix": "",
  "RtlSubPrefix": "calculateLayer3_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Layer2_Neurons_CPU": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_address0",
          "name": "Layer2_Neurons_CPU_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_ce0",
          "name": "Layer2_Neurons_CPU_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_q0",
          "name": "Layer2_Neurons_CPU_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_address1",
          "name": "Layer2_Neurons_CPU_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_ce1",
          "name": "Layer2_Neurons_CPU_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_q1",
          "name": "Layer2_Neurons_CPU_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Layer2_Weights_CPU": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Layer2_Weights_CPU_address0",
          "name": "Layer2_Weights_CPU_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Weights_CPU_ce0",
          "name": "Layer2_Weights_CPU_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Weights_CPU_q0",
          "name": "Layer2_Weights_CPU_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Layer2_Weights_CPU_address1",
          "name": "Layer2_Weights_CPU_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Weights_CPU_ce1",
          "name": "Layer2_Weights_CPU_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Weights_CPU_q1",
          "name": "Layer2_Weights_CPU_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Layer3_Neurons_CPU": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_address0",
          "name": "Layer3_Neurons_CPU_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_ce0",
          "name": "Layer3_Neurons_CPU_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_we0",
          "name": "Layer3_Neurons_CPU_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_d0",
          "name": "Layer3_Neurons_CPU_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top calculateLayer3 -name calculateLayer3",
      "set_directive_top calculateLayer3 -name calculateLayer3"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "calculateLayer3"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "95824",
    "Latency": "95823"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "calculateLayer3",
    "Version": "1.0",
    "DisplayName": "Calculatelayer3",
    "Revision": "2113908751",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_calculateLayer3_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/calculateLayer3.cpp",
      "..\/..\/calculateLayer4.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/calculateLayer3_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_x.vhd",
      "impl\/vhdl\/calculateLayer3_dsub_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_exp_generic_double_s.vhd",
      "impl\/vhdl\/calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.vhd",
      "impl\/vhdl\/calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.vhd",
      "impl\/vhdl\/calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.vhd",
      "impl\/vhdl\/calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/calculateLayer3_generic_tanh_double_s.vhd",
      "impl\/vhdl\/calculateLayer3_mac_muladd_6ns_5ns_3ns_11_4_1.vhd",
      "impl\/vhdl\/calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/calculateLayer3_mul_3ns_6ns_8_1_1.vhd",
      "impl\/vhdl\/calculateLayer3_mul_4ns_5ns_8_1_1.vhd",
      "impl\/vhdl\/calculateLayer3_mul_6ns_9ns_14_1_1.vhd",
      "impl\/vhdl\/calculateLayer3_mul_13s_71s_71_5_1.vhd",
      "impl\/vhdl\/calculateLayer3_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/calculateLayer3_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/calculateLayer3_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/calculateLayer3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calculateLayer3_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_x.v",
      "impl\/verilog\/calculateLayer3_dsub_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/calculateLayer3_exp_generic_double_s.v",
      "impl\/verilog\/calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.dat",
      "impl\/verilog\/calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v",
      "impl\/verilog\/calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.dat",
      "impl\/verilog\/calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v",
      "impl\/verilog\/calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.dat",
      "impl\/verilog\/calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v",
      "impl\/verilog\/calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/calculateLayer3_flow_control_loop_pipe.v",
      "impl\/verilog\/calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/calculateLayer3_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/calculateLayer3_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/calculateLayer3_generic_tanh_double_s.v",
      "impl\/verilog\/calculateLayer3_mac_muladd_6ns_5ns_3ns_11_4_1.v",
      "impl\/verilog\/calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/calculateLayer3_mul_3ns_6ns_8_1_1.v",
      "impl\/verilog\/calculateLayer3_mul_4ns_5ns_8_1_1.v",
      "impl\/verilog\/calculateLayer3_mul_6ns_9ns_14_1_1.v",
      "impl\/verilog\/calculateLayer3_mul_13s_71s_71_5_1.v",
      "impl\/verilog\/calculateLayer3_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/calculateLayer3_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/calculateLayer3_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/calculateLayer3.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/calculateLayer3_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_x_ip.tcl",
      "impl\/misc\/calculateLayer3_dsub_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/calculateLayer3_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/calculateLayer3.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "calculateLayer3_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name calculateLayer3_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_dsub_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name calculateLayer3_dsub_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name calculateLayer3_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculateLayer3_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculateLayer3_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "Layer2_Neurons_CPU_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"Layer2_Neurons_CPU_address0": "DATA"},
      "ports": ["Layer2_Neurons_CPU_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Neurons_CPU_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer2_Neurons_CPU_q0": "DATA"},
      "ports": ["Layer2_Neurons_CPU_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Neurons_CPU_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"Layer2_Neurons_CPU_address1": "DATA"},
      "ports": ["Layer2_Neurons_CPU_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Neurons_CPU_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer2_Neurons_CPU_q1": "DATA"},
      "ports": ["Layer2_Neurons_CPU_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Weights_CPU_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"Layer2_Weights_CPU_address0": "DATA"},
      "ports": ["Layer2_Weights_CPU_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Weights_CPU"
        }]
    },
    "Layer2_Weights_CPU_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer2_Weights_CPU_q0": "DATA"},
      "ports": ["Layer2_Weights_CPU_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Weights_CPU"
        }]
    },
    "Layer2_Weights_CPU_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"Layer2_Weights_CPU_address1": "DATA"},
      "ports": ["Layer2_Weights_CPU_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Weights_CPU"
        }]
    },
    "Layer2_Weights_CPU_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer2_Weights_CPU_q1": "DATA"},
      "ports": ["Layer2_Weights_CPU_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Weights_CPU"
        }]
    },
    "Layer3_Neurons_CPU_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"Layer3_Neurons_CPU_address0": "DATA"},
      "ports": ["Layer3_Neurons_CPU_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer3_Neurons_CPU"
        }]
    },
    "Layer3_Neurons_CPU_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"Layer3_Neurons_CPU_d0": "DATA"},
      "ports": ["Layer3_Neurons_CPU_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer3_Neurons_CPU"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Neurons_CPU_address0": {
      "dir": "out",
      "width": "10"
    },
    "Layer2_Neurons_CPU_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Neurons_CPU_q0": {
      "dir": "in",
      "width": "32"
    },
    "Layer2_Neurons_CPU_address1": {
      "dir": "out",
      "width": "10"
    },
    "Layer2_Neurons_CPU_ce1": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Neurons_CPU_q1": {
      "dir": "in",
      "width": "32"
    },
    "Layer2_Weights_CPU_address0": {
      "dir": "out",
      "width": "13"
    },
    "Layer2_Weights_CPU_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_q0": {
      "dir": "in",
      "width": "32"
    },
    "Layer2_Weights_CPU_address1": {
      "dir": "out",
      "width": "13"
    },
    "Layer2_Weights_CPU_ce1": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_q1": {
      "dir": "in",
      "width": "32"
    },
    "Layer3_Neurons_CPU_address0": {
      "dir": "out",
      "width": "11"
    },
    "Layer3_Neurons_CPU_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Neurons_CPU_we0": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Neurons_CPU_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "calculateLayer3",
      "Instances": [{
          "ModuleName": "generic_tanh_double_s",
          "InstanceName": "grp_generic_tanh_double_s_fu_2897",
          "Instances": [{
              "ModuleName": "exp_generic_double_s",
              "InstanceName": "grp_exp_generic_double_s_fu_89"
            }]
        }]
    },
    "Info": {
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculateLayer3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "1",
          "PipelineDepth": "29",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.130"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "29",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "13",
          "FF": "3694",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3413",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_double_s": {
        "Latency": {
          "LatencyBest": "119",
          "LatencyAvg": "119",
          "LatencyWorst": "119",
          "PipelineII": "1",
          "PipelineDepth": "120",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "58",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "26",
          "FF": "20056",
          "AVAIL_FF": "106400",
          "UTIL_FF": "18",
          "LUT": "11892",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculateLayer3": {
        "Latency": {
          "LatencyBest": "95823",
          "LatencyAvg": "95823",
          "LatencyWorst": "95823",
          "PipelineII": "95824",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.806"
        },
        "Loops": [{
            "Name": "calculateLayer3_loop_row_Loop_col_loop",
            "TripCount": "1250",
            "Latency": "95821",
            "PipelineII": "76",
            "PipelineDepth": "898"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "80",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "36",
          "FF": "35495",
          "AVAIL_FF": "106400",
          "UTIL_FF": "33",
          "LUT": "26964",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "50",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-13 14:31:15 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
