<stg><name>fir</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %taps) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %input_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %result = phi i32 [ 0, %0 ], [ %result_1, %2 ]

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_4 = zext i3 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="3">
<![CDATA[
:1  %tmp = trunc i3 %i_1 to i2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %sel_tmp_i = icmp eq i2 %tmp, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %sel_tmp2_i = icmp eq i2 %tmp, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %sel_tmp4_i = icmp eq i2 %tmp, -2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond = or i1 %sel_tmp4_i, %sel_tmp2_i

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %newSel1 = select i1 %sel_tmp_i, i32 %input_read, i32 0

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %newSel3 = select i1 %or_cond, i32 0, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %taps_addr = getelementptr [4 x i32]* %taps, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="taps_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="2">
<![CDATA[
:9  %taps_load = load i32* %taps_addr, align 4

]]></Node>
<StgValue><ssdm name="taps_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_r, i32 %result) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="2">
<![CDATA[
:9  %taps_load = load i32* %taps_addr, align 4

]]></Node>
<StgValue><ssdm name="taps_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5 = mul nsw i32 %taps_load, %newSel3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %result_1 = add nsw i32 %tmp_5, %result

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="41" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="42" name="taps" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="taps"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="input_r" to="StgValue_6" fromId="40" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="43" toId="7">
</dataflow>
<dataflow id="47" from="output_r" to="StgValue_7" fromId="41" toId="7">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="43" toId="8">
</dataflow>
<dataflow id="49" from="taps" to="StgValue_8" fromId="42" toId="8">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecTopModule" to="StgValue_9" fromId="50" toId="9">
</dataflow>
<dataflow id="53" from="fir_str" to="StgValue_9" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i32" to="input_read" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="input_r" to="input_read" fromId="40" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="i_1" fromId="57" toId="12">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="StgValue_11" to="i_1" fromId="11" toId="12">
</dataflow>
<dataflow id="60" from="i" to="i_1" fromId="16" toId="12">
<BackEdge/>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="StgValue_33" to="i_1" fromId="33" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="63" from="StgValue_62" to="result" fromId="62" toId="13">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="StgValue_11" to="result" fromId="11" toId="13">
</dataflow>
<dataflow id="65" from="result_1" to="result" fromId="32" toId="13">
<BackEdge/>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="66" from="StgValue_33" to="result" fromId="33" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="67" from="i_1" to="exitcond" fromId="12" toId="14">
</dataflow>
<dataflow id="69" from="StgValue_68" to="exitcond" fromId="68" toId="14">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="70" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty" fromId="72" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_72" to="empty" fromId="72" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_72" to="empty" fromId="72" toId="15">
</dataflow>
<dataflow id="76" from="i_1" to="i" fromId="12" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_77" to="i" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="exitcond" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="80" from="i_1" to="tmp_4" fromId="12" toId="18">
</dataflow>
<dataflow id="81" from="i_1" to="tmp" fromId="12" toId="19">
</dataflow>
<dataflow id="82" from="tmp" to="sel_tmp_i" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="StgValue_83" to="sel_tmp_i" fromId="83" toId="20">
</dataflow>
<dataflow id="85" from="tmp" to="sel_tmp2_i" fromId="19" toId="21">
</dataflow>
<dataflow id="87" from="StgValue_86" to="sel_tmp2_i" fromId="86" toId="21">
</dataflow>
<dataflow id="88" from="tmp" to="sel_tmp4_i" fromId="19" toId="22">
</dataflow>
<dataflow id="90" from="StgValue_89" to="sel_tmp4_i" fromId="89" toId="22">
</dataflow>
<dataflow id="91" from="sel_tmp4_i" to="or_cond" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="sel_tmp2_i" to="or_cond" fromId="21" toId="23">
</dataflow>
<dataflow id="93" from="sel_tmp_i" to="newSel1" fromId="20" toId="24">
</dataflow>
<dataflow id="94" from="input_read" to="newSel1" fromId="10" toId="24">
</dataflow>
<dataflow id="95" from="StgValue_62" to="newSel1" fromId="62" toId="24">
</dataflow>
<dataflow id="96" from="or_cond" to="newSel3" fromId="23" toId="25">
</dataflow>
<dataflow id="97" from="StgValue_62" to="newSel3" fromId="62" toId="25">
</dataflow>
<dataflow id="98" from="newSel1" to="newSel3" fromId="24" toId="25">
</dataflow>
<dataflow id="99" from="taps" to="taps_addr" fromId="42" toId="26">
</dataflow>
<dataflow id="101" from="StgValue_100" to="taps_addr" fromId="100" toId="26">
</dataflow>
<dataflow id="102" from="tmp_4" to="taps_addr" fromId="18" toId="26">
</dataflow>
<dataflow id="103" from="taps_addr" to="taps_load" fromId="26" toId="27">
</dataflow>
<dataflow id="105" from="_ssdm_op_Write.ap_auto.i32P" to="StgValue_28" fromId="104" toId="28">
</dataflow>
<dataflow id="106" from="output_r" to="StgValue_28" fromId="41" toId="28">
</dataflow>
<dataflow id="107" from="result" to="StgValue_28" fromId="13" toId="28">
</dataflow>
<dataflow id="108" from="taps_addr" to="taps_load" fromId="26" toId="30">
</dataflow>
<dataflow id="109" from="taps_load" to="tmp_5" fromId="30" toId="31">
</dataflow>
<dataflow id="110" from="newSel3" to="tmp_5" fromId="25" toId="31">
</dataflow>
<dataflow id="111" from="tmp_5" to="result_1" fromId="31" toId="32">
</dataflow>
<dataflow id="112" from="result" to="result_1" fromId="13" toId="32">
</dataflow>
<dataflow id="113" from="exitcond" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
