Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 21 23:18:34 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             200 |           77 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | random_data/m[9][3]_i_1_n_0    |                             |                2 |              4 |
|  clk_IBUF_BUFG | random_data/cnt                |                             |                2 |              4 |
|  clk_IBUF_BUFG | random_data/count              |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[13][3]_i_1_n_0   |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[14][3]_i_1_n_0   |                             |                2 |              4 |
|  clk_IBUF_BUFG | random_data/m[0][3]_i_2_n_0    | random_data/m[0][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[10][3]_i_1_n_0   |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[1][3]_i_1_n_0    |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[2][3]_i_1_n_0    |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[3][3]_i_1_n_0    |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[4][3]_i_1_n_0    |                             |                2 |              4 |
|  clk_IBUF_BUFG | random_data/m[5][3]_i_1_n_0    |                             |                2 |              4 |
|  clk_IBUF_BUFG | random_data/E[0]               | rst_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[11][3]_i_1_n_0   |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[12][3]_i_1_n_0   |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[7][3]_i_1_n_0    |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[8][3]_i_1_n_0    |                             |                1 |              4 |
|  clk_IBUF_BUFG | random_data/m[6][3]_i_1_n_0    |                             |                1 |              4 |
|  clk_IBUF_BUFG |                                |                             |                3 |              5 |
|  clk_IBUF_BUFG | random_data/dataout[7]_i_1_n_0 |                             |                3 |              8 |
|  clk_IBUF_BUFG | random_data/v[12][7]_i_1_n_0   |                             |                2 |              8 |
|  clk_IBUF_BUFG | random_data/v[0][7]_i_1_n_0    |                             |                3 |              8 |
|  clk_IBUF_BUFG | random_data/v[11][7]_i_1_n_0   |                             |                2 |              8 |
|  clk_IBUF_BUFG | random_data/v[10][7]_i_1_n_0   |                             |                2 |              8 |
|  clk_IBUF_BUFG | random_data/v[15][7]_i_1_n_0   |                             |                3 |              8 |
|  clk_IBUF_BUFG | random_data/v[13][7]_i_1_n_0   |                             |                3 |              8 |
|  clk_IBUF_BUFG | random_data/v[14][7]_i_1_n_0   |                             |                3 |              8 |
|  clk_IBUF_BUFG | random_data/v[1][7]_i_1_n_0    |                             |                2 |              8 |
|  clk_IBUF_BUFG | random_data/v[2][7]_i_1_n_0    |                             |                3 |              8 |
|  clk_IBUF_BUFG | random_data/v[4][7]_i_1_n_0    |                             |                7 |              8 |
|  clk_IBUF_BUFG | random_data/v[5][7]_i_1_n_0    |                             |                5 |              8 |
|  clk_IBUF_BUFG | random_data/v[6][7]_i_1_n_0    |                             |                6 |              8 |
|  clk_IBUF_BUFG | random_data/v[3][7]_i_1_n_0    |                             |                2 |              8 |
|  clk_IBUF_BUFG | random_data/v[8][7]_i_1_n_0    |                             |                2 |              8 |
|  clk_IBUF_BUFG | random_data/v[7][7]_i_1_n_0    |                             |                6 |              8 |
|  clk_IBUF_BUFG | random_data/v[9][7]_i_1_n_0    |                             |                2 |              8 |
+----------------+--------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    18 |
| 5      |                     1 |
| 8      |                    17 |
+--------+-----------------------+


