--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml user_logic.twx user_logic.ncd -o user_logic.twr
user_logic.pcf

Design file:              user_logic.ncd
Physical constraint file: user_logic.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Bus2IP_Clk
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
Bus2IP_Reset     |    3.450(R)|   -1.076(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<5> |    4.948(R)|   -0.463(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<6> |    4.877(R)|   -0.521(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<7> |    3.243(R)|    0.526(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<13>|    3.586(R)|    0.233(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<14>|    4.155(R)|    0.224(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<15>|    3.593(R)|   -0.116(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<19>|    3.987(R)|   -0.259(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<20>|    3.150(R)|   -0.061(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<21>|    3.657(R)|   -0.545(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<22>|    3.424(R)|   -0.249(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<23>|    3.144(R)|   -0.356(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<24>|    2.065(R)|   -0.306(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<25>|    2.250(R)|   -0.392(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<26>|    2.698(R)|   -0.789(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<27>|    2.533(R)|   -0.662(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<28>|    1.675(R)|    0.017(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<29>|    3.324(R)|   -1.612(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<30>|    2.540(R)|   -0.667(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<31>|    2.739(R)|   -0.826(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Empty   |    2.063(R)|    0.632(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_RdAck   |    5.862(R)|   -0.452(R)|Bus2IP_Clk_BUFGP  |   0.000|
cntl_mux         |    6.555(R)|   -1.547(R)|Bus2IP_Clk_BUFGP  |   0.000|
-----------------+------------+------------+------------------+--------+

Clock Bus2IP_Clk to Pad
--------------------------+------------+------------------+--------+
                          | clk (edge) |                  | Clock  |
Destination               |   to PAD   |Internal Clock(s) | Phase  |
--------------------------+------------+------------------+--------+
IP2WFIFO_RdReq            |    8.919(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<0>|   14.930(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<1>|   11.107(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<2>|    8.857(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<3>|   11.009(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<4>|   11.653(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<5>|   11.103(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<6>|   11.668(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_data_ba_rso_rc_rst2<7>|   10.378(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_e_ba_ro               |   10.933(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_rs_ba_cso             |    9.774(R)|Bus2IP_Clk_BUFGP  |   0.000|
lcd_rw_ba_cc              |    9.299(R)|Bus2IP_Clk_BUFGP  |   0.000|
--------------------------+------------+------------------+--------+

Clock to Setup on destination clock Bus2IP_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus2IP_Clk     |   11.476|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+--------------------------+---------+
Source Pad     |Destination Pad           |  Delay  |
---------------+--------------------------+---------+
Bus2IP_Reset   |lcd_data_ba_rso_rc_rst2<2>|    9.214|
Bus2IP_Reset   |lcd_e_ba_ro               |   10.370|
cntl_mux       |lcd_data_ba_rso_rc_rst2<0>|   11.601|
cntl_mux       |lcd_data_ba_rso_rc_rst2<1>|   10.410|
cntl_mux       |lcd_data_ba_rso_rc_rst2<2>|    9.773|
cntl_mux       |lcd_data_ba_rso_rc_rst2<3>|   10.670|
cntl_mux       |lcd_data_ba_rso_rc_rst2<4>|   10.173|
cntl_mux       |lcd_data_ba_rso_rc_rst2<5>|   10.108|
cntl_mux       |lcd_data_ba_rso_rc_rst2<6>|   10.111|
cntl_mux       |lcd_data_ba_rso_rc_rst2<7>|    8.943|
cntl_mux       |lcd_e_ba_ro               |    9.437|
cntl_mux       |lcd_rs_ba_cso             |    9.480|
cntl_mux       |lcd_rw_ba_cc              |   10.261|
---------------+--------------------------+---------+


Analysis completed Tue Jan 23 19:21:32 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



