# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/2x1mux.sv" \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/addsub.sv" \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/alu.sv" \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv" \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv" \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/decoder.sv" \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/imem.sv" \
"../../../../Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/register.sv" \
"../../../../Exam2Debuggin_task3.srcs/sim_1/imports/new/n_k2ProcessorV1_0_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
