// Seed: 4039682089
module module_0 (
    id_1#(
        .id_2(1),
        .id_3(1),
        .id_4(1'b0),
        .id_5(1),
        .id_6(1),
        .id_7(-1)
    )
);
  output wire id_1;
  assign id_5[1'b0] = id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  module_0 modCall_1 (id_11);
  output wire id_2;
  input wire id_1;
  always id_9[id_4+:-1] = -1;
endmodule
