// Seed: 2318636937
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input tri1 id_2,
    input wand id_3,
    output tri id_4,
    input wand id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    input wor id_9,
    input tri id_10,
    output supply0 id_11,
    input tri id_12,
    output tri1 id_13,
    input supply0 id_14
);
  assign id_11 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wand id_11
);
  assign id_4 = 1;
  module_0(
      id_10, id_4, id_8, id_8, id_1, id_7, id_3, id_9, id_6, id_8, id_2, id_1, id_3, id_0, id_10
  );
endmodule
