Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Apr 14 18:39:04 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.011        0.000                      0               287164        0.001        0.000                      0               287019        0.005        0.000                       0                108425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
mgt_clk_p                                                                                            {0.000 0.800}          1.600           625.000         
  IntRx_ClkOut0                                                                                      {0.000 1.600}          3.200           312.500         
  IntTx_ClkOut0                                                                                      {0.000 3.200}          6.400           156.250         
  IntTx_ClkOut1                                                                                      {0.000 4.000}          8.000           125.000         
  riu_clk_out                                                                                        {0.000 3.200}          6.400           156.250         
  rx_pll_clk_out                                                                                     {0.000 0.800}          1.600           625.000         
    rx_pll_clk_out_DIV                                                                               {0.000 3.200}          6.400           156.250         
    rx_pll_clk_out_DIV_INV                                                                           {3.200 6.400}          6.400           156.250         
  tx_pll_clk_out                                                                                     {0.000 0.400}          0.800           1250.000        
    tx_pll_clk_out_DIV                                                                               {0.000 3.200}          6.400           156.250         
system_clock                                                                                         {0.000 5.000}          10.000          100.000         
  clk_100                                                                                            {0.000 5.000}          10.000          100.000         
  clk_125                                                                                            {0.000 6.667}          13.333          75.000          
  clk_300                                                                                            {0.000 1.667}          3.333           300.000         
  mmcm_clkfbout                                                                                      {0.000 5.000}          10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.396        0.000                      0                 1050        0.010        0.000                      0                 1050       24.468        0.000                       0                   491  
mgt_clk_p                                                                                                                                                                                                                                              0.350        0.000                       0                     3  
  IntRx_ClkOut0                                                                                            0.992        0.000                      0                  982        0.024        0.000                      0                  982        0.005        0.000                       0                   378  
  IntTx_ClkOut0                                                                                            4.891        0.000                      0                   77        0.035        0.000                      0                   77        2.925        0.000                       0                    43  
  IntTx_ClkOut1                                                                                            4.549        0.000                      0                 8149        0.010        0.000                      0                 8149        3.458        0.000                       0                  3610  
  riu_clk_out                                                                                              2.602        0.000                      0                  176        0.011        0.000                      0                  176        1.469        0.000                       0                    79  
  rx_pll_clk_out                                                                                                                                                                                                                                       0.631        0.000                       0                     2  
  tx_pll_clk_out                                                                                                                                                                                                                                       0.231        0.000                       0                     2  
    tx_pll_clk_out_DIV                                                                                                                                                                                                                                 2.000        0.000                       0                     1  
system_clock                                                                                                                                                                                                                                           4.550        0.000                       0                     1  
  clk_100                                                                                                  2.808        0.000                      0                38491        0.003        0.000                      0                38491        4.458        0.000                       0                 14072  
  clk_125                                                                                                  1.778        0.000                      0               236444        0.010        0.000                      0               236444        6.125        0.000                       0                 89305  
  clk_300                                                                                                  1.628        0.000                      0                  808        0.022        0.000                      0                  808        1.135        0.000                       0                   435  
  mmcm_clkfbout                                                                                                                                                                                                                                        8.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_300                                                                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        2.866        0.000                      0                    8                                                                        
IntTx_ClkOut1                                                                                        IntRx_ClkOut0                                                                                              7.627        0.000                      0                    7                                                                        
IntRx_ClkOut0                                                                                        IntTx_ClkOut1                                                                                              7.604        0.000                      0                    7                                                                        
clk_125                                                                                              IntTx_ClkOut1                                                                                              4.852        0.000                      0                   39                                                                        
IntTx_ClkOut0                                                                                        tx_pll_clk_out_DIV                                                                                         4.274        0.000                      0                    8        0.954        0.000                      0                    8  
clk_125                                                                                              clk_100                                                                                                    0.011        0.000                      0                  795        0.001        0.000                      0                  755  
IntTx_ClkOut1                                                                                        clk_125                                                                                                    5.637        0.000                      0                    2                                                                        
clk_100                                                                                              clk_125                                                                                                    0.782        0.000                      0                  305        0.117        0.000                      0                  265  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_300                                                                                                   49.618        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    IntTx_ClkOut1                                                                                        IntTx_ClkOut1                                                                                              7.082        0.000                      0                    7        0.179        0.000                      0                    7  
**async_default**                                                                                    clk_100                                                                                              clk_100                                                                                                    7.311        0.000                      0                  301        0.113        0.000                      0                  301  
**async_default**                                                                                    clk_100                                                                                              clk_125                                                                                                    0.828        0.000                      0                    6        0.272        0.000                      0                    6  
**async_default**                                                                                    clk_125                                                                                              clk_125                                                                                                   12.250        0.000                      0                  290        0.106        0.000                      0                  290  
**async_default**                                                                                    clk_300                                                                                              clk_300                                                                                                    1.973        0.000                      0                   91        0.126        0.000                      0                   91  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.466        0.000                      0                  100        0.050        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.208ns (5.843%)  route 3.352ns (94.157%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.097ns (routing 0.937ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.097     8.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X112Y126       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     8.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           2.175    11.065    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091    11.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    11.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    11.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 12.396    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.208ns (5.843%)  route 3.352ns (94.157%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.097ns (routing 0.937ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.097     8.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X112Y126       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     8.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           2.175    11.065    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091    11.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    11.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    11.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 12.396    

Slack (MET) :             13.598ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.359ns (15.193%)  route 2.004ns (84.807%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.092ns (routing 0.937ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.092     8.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.251     9.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     9.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.830    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.496    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                 13.598    

Slack (MET) :             13.598ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.359ns (15.193%)  route 2.004ns (84.807%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.092ns (routing 0.937ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.092     8.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.251     9.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     9.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.830    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.496    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                 13.598    

Slack (MET) :             13.598ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.359ns (15.193%)  route 2.004ns (84.807%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.092ns (routing 0.937ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.092     8.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.251     9.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     9.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.830    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.496    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                 13.598    

Slack (MET) :             13.598ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.359ns (15.193%)  route 2.004ns (84.807%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.092ns (routing 0.937ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.092     8.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X222Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y121       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.251     9.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     9.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.830    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.496    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                 13.598    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.388ns (16.674%)  route 1.939ns (83.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 0.937ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.096     8.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y121       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.186     9.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     9.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.388ns (16.674%)  route 1.939ns (83.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 0.937ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.096     8.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y121       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.186     9.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.388ns (16.674%)  route 1.939ns (83.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 0.937ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.096     8.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y121       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.186     9.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     9.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.388ns (16.674%)  route 1.939ns (83.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.096ns (routing 0.937ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.096     8.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y121       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y121       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.186     9.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X221Y124       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     9.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.576     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y125       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.542    10.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X221Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.635    11.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                 13.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.061ns (39.103%)  route 0.095ns (60.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.876ns
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    4.769ns
  Clock Net Delay (Source):      1.884ns (routing 0.853ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.937ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.884     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.095     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X104Y125       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.164     8.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X104Y125       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.769     4.107    
    SLICE_X104Y125       RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.061ns (39.103%)  route 0.095ns (60.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.876ns
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    4.769ns
  Clock Net Delay (Source):      1.884ns (routing 0.853ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.937ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.884     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.095     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X104Y125       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.164     8.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X104Y125       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.769     4.107    
    SLICE_X104Y125       RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.257ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    4.378ns
  Clock Net Delay (Source):      1.162ns (routing 0.513ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.571ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.162     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X103Y135       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y135       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X103Y135       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.311     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X103Y135       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.378     2.879    
    SLICE_X103Y135       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.257ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    4.378ns
  Clock Net Delay (Source):      1.162ns (routing 0.513ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.571ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.162     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X103Y135       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y135       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X103Y135       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.311     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X103Y135       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.378     2.879    
    SLICE_X103Y135       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.257ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    4.377ns
  Clock Net Delay (Source):      1.163ns (routing 0.513ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.571ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.163     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X103Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X103Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.311     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X103Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.377     2.880    
    SLICE_X103Y134       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.257ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    4.377ns
  Clock Net Delay (Source):      1.163ns (routing 0.513ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.571ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.163     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X103Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X103Y134       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.311     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X103Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.377     2.880    
    SLICE_X103Y134       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.257ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    4.377ns
  Clock Net Delay (Source):      1.163ns (routing 0.513ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.571ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.163     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X103Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.033     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X103Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.311     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X103Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -4.377     2.880    
    SLICE_X103Y133       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.257ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    4.377ns
  Clock Net Delay (Source):      1.163ns (routing 0.513ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.571ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.163     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X103Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.033     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X103Y133       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.311     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X103Y133       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -4.377     2.880    
    SLICE_X103Y133       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.258ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    4.378ns
  Clock Net Delay (Source):      1.163ns (routing 0.513ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.571ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.163     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X108Y128       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.034     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X108Y128       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.312     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X108Y128       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -4.378     2.880    
    SLICE_X108Y128       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.258ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    4.378ns
  Clock Net Delay (Source):      1.163ns (routing 0.513ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.571ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.229     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.163     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X108Y128       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.034     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X108Y128       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.312     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X108Y128       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -4.378     2.880    
    SLICE_X108Y128       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mgt_clk_p
  To Clock:  mgt_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgt_clk_p
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { mgt_clk_p }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE_DIV/I     n/a            1.071         1.600       0.529      BUFGCE_DIV_X0Y12  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/I
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            0.450         0.800       0.350      PLL_X0Y6          mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            0.450         0.800       0.350      PLL_X0Y6          mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  IntRx_ClkOut0
  To Clock:  IntRx_ClkOut0

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.850ns (43.389%)  route 1.109ns (56.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 5.606 - 3.200 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.940     2.466    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.584     3.050 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[0]
                         net (fo=2, routed)           0.427     3.477    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[4]
    SLICE_X118Y229       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     3.644 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor[4]_i_1/O
                         net (fo=2, routed)           0.610     4.254    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_3_out[4]
    SLICE_X128Y230       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.353 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1/O
                         net (fo=1, routed)           0.072     4.425    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1_n_0
    SLICE_X128Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.698     5.606    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X128Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/C
                         clock pessimism             -0.162     5.444    
                         clock uncertainty           -0.052     5.392    
    SLICE_X128Y230       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.417    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.850ns (43.389%)  route 1.109ns (56.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 5.606 - 3.200 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.940     2.466    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.584     3.050 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[0]
                         net (fo=2, routed)           0.427     3.477    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[4]
    SLICE_X118Y229       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     3.644 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor[4]_i_1/O
                         net (fo=2, routed)           0.610     4.254    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_3_out[4]
    SLICE_X128Y230       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.353 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1/O
                         net (fo=1, routed)           0.072     4.425    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1_n_0
    SLICE_X128Y230       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.698     5.606    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X128Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/C
                         clock pessimism             -0.162     5.444    
                         clock uncertainty           -0.052     5.392    
    SLICE_X128Y230       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.417    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.740ns (40.459%)  route 1.089ns (59.541%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 5.606 - 3.200 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.927     2.453    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[4]
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.569     3.022 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[0]
                         net (fo=2, routed)           0.407     3.429    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[0]
    SLICE_X118Y229       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     3.501 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor[4]_i_1/O
                         net (fo=2, routed)           0.610     4.111    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_3_out[4]
    SLICE_X128Y230       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.210 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1/O
                         net (fo=1, routed)           0.072     4.282    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1_n_0
    SLICE_X128Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.698     5.606    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X128Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/C
                         clock pessimism             -0.162     5.444    
                         clock uncertainty           -0.052     5.392    
    SLICE_X128Y230       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.417    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.740ns (40.459%)  route 1.089ns (59.541%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 5.606 - 3.200 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.927     2.453    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[4]
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.569     3.022 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[0]
                         net (fo=2, routed)           0.407     3.429    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[0]
    SLICE_X118Y229       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     3.501 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor[4]_i_1/O
                         net (fo=2, routed)           0.610     4.111    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_3_out[4]
    SLICE_X128Y230       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.210 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1/O
                         net (fo=1, routed)           0.072     4.282    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg[14]_i_1_n_0
    SLICE_X128Y230       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.698     5.606    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X128Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]/C
                         clock pessimism             -0.162     5.444    
                         clock uncertainty           -0.052     5.392    
    SLICE_X128Y230       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.417    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/holdreg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.676ns (39.325%)  route 1.043ns (60.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 5.559 - 3.200 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.940     2.466    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.577     3.043 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[1]
                         net (fo=2, routed)           0.994     4.037    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[5]
    SLICE_X119Y229       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.136 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active[5]_i_1/O
                         net (fo=1, routed)           0.049     4.185    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_2_out[5]
    SLICE_X119Y229       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.651     5.559    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X119Y229       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]/C
                         clock pessimism             -0.162     5.397    
                         clock uncertainty           -0.052     5.345    
    SLICE_X119Y229       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.370    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]
  -------------------------------------------------------------------
                         required time                          5.370    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.676ns (39.325%)  route 1.043ns (60.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 5.559 - 3.200 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.940     2.466    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.577     3.043 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[1]
                         net (fo=2, routed)           0.994     4.037    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[5]
    SLICE_X119Y229       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.136 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active[5]_i_1/O
                         net (fo=1, routed)           0.049     4.185    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_2_out[5]
    SLICE_X119Y229       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.651     5.559    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X119Y229       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]/C
                         clock pessimism             -0.162     5.397    
                         clock uncertainty           -0.052     5.345    
    SLICE_X119Y229       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.370    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/active_reg[5]
  -------------------------------------------------------------------
                         required time                          5.370    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.687ns (40.507%)  route 1.009ns (59.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 5.559 - 3.200 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.940     2.466    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.577     3.043 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[1]
                         net (fo=2, routed)           0.994     4.037    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[5]
    SLICE_X119Y229       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.147 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor[5]_i_1/O
                         net (fo=1, routed)           0.015     4.162    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_3_out[5]
    SLICE_X119Y229       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.651     5.559    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X119Y229       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]/C
                         clock pessimism             -0.162     5.397    
                         clock uncertainty           -0.052     5.345    
    SLICE_X119Y229       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.370    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]
  -------------------------------------------------------------------
                         required time                          5.370    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.687ns (40.507%)  route 1.009ns (59.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 5.559 - 3.200 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.940     2.466    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Fifo_Rd_Clk[5]
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y200
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.577     3.043 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[6].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/Q[1]
                         net (fo=2, routed)           0.994     4.037    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/BaseX_Rx_Q_Out[5]
    SLICE_X119Y229       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.147 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor[5]_i_1/O
                         net (fo=1, routed)           0.015     4.162    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/p_3_out[5]
    SLICE_X119Y229       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.651     5.559    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X119Y229       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]/C
                         clock pessimism             -0.162     5.397    
                         clock uncertainty           -0.052     5.345    
    SLICE_X119Y229       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.370    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/monitor_reg[5]
  -------------------------------------------------------------------
                         required time                          5.370    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_CntValIn_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CNTVALUEIN[5]
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.078ns (5.923%)  route 1.239ns (94.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 5.493 - 3.200 ) 
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.001ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.758     2.284    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X118Y223       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_CntValIn_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y223       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.362 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_CntValIn_Out_reg[5]/Q
                         net (fo=14, routed)          1.239     3.601    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_CntValueIn[41]
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CNTVALUEIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.585     5.493    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Clk
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CLK
                         clock pessimism             -0.170     5.324    
                         clock uncertainty           -0.052     5.272    
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_CLK_CNTVALUEIN[5])
                                                     -0.409     4.863    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                          4.863    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_CntValIn_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CNTVALUEIN[5]
                            (rising edge-triggered cell RX_BITSLICE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (IntRx_ClkOut0 rise@3.200ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.078ns (5.923%)  route 1.239ns (94.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 5.493 - 3.200 ) 
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.001ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.758     2.284    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Rx_SysClk
    SLICE_X118Y223       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_CntValIn_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y223       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.362 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/serdes_1_to_10_i/Mstr_CntValIn_Out_reg[5]/Q
                         net (fo=14, routed)          1.239     3.601    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_CntValueIn[41]
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CNTVALUEIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      3.200     3.200 r  
    BH27                                              0.000     3.200 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     3.842 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.882    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.882 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     4.221    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.651 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.233     4.884    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.908 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.585     5.493    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Rx_Clk
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CLK
                         clock pessimism             -0.170     5.324    
                         clock uncertainty           -0.052     5.272    
    BITSLICE_RX_TX_X0Y199
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_CLK_CNTVALUEIN[5])
                                                     -0.409     4.863    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n
  -------------------------------------------------------------------
                         required time                          4.863    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  1.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.521ns (routing 0.000ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.001ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.521     1.405    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y230       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.443 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.039     1.482    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[11]
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.592     1.463    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]/C
                         clock pessimism             -0.051     1.411    
    SLICE_X157Y230       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.521ns (routing 0.000ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.001ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.521     1.405    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y230       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.443 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.039     1.482    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[11]
    SLICE_X157Y230       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.592     1.463    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]/C
                         clock pessimism             -0.051     1.411    
    SLICE_X157Y230       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.507ns (routing 0.000ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.001ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.507     1.391    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/Rx_SysClk
    SLICE_X154Y226       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y226       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.430 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0/Q
                         net (fo=1, routed)           0.038     1.468    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0_n_0
    SLICE_X154Y226       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.576     1.447    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/Rx_SysClk
    SLICE_X154Y226       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1/C
                         clock pessimism             -0.049     1.397    
    SLICE_X154Y226       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.444    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.507ns (routing 0.000ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.001ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.507     1.391    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/Rx_SysClk
    SLICE_X154Y226       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y226       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.430 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0/Q
                         net (fo=1, routed)           0.038     1.468    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_0_n_0
    SLICE_X154Y226       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.576     1.447    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/Rx_SysClk
    SLICE_X154Y226       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1/C
                         clock pessimism             -0.049     1.397    
    SLICE_X154Y226       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.444    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic_r_1
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.507ns (routing 0.000ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.001ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.507     1.391    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y228       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.429 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[0]/Q
                         net (fo=1, routed)           0.041     1.470    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1[0]
    SLICE_X154Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.576     1.447    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/C
                         clock pessimism             -0.049     1.397    
    SLICE_X154Y228       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.444    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.507ns (routing 0.000ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.001ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.507     1.391    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y228       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.429 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[0]/Q
                         net (fo=1, routed)           0.041     1.470    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1[0]
    SLICE_X154Y228       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.576     1.447    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/C
                         clock pessimism             -0.049     1.397    
    SLICE_X154Y228       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.444    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.507ns (routing 0.000ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.001ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.507     1.391    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.429 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[3]/Q
                         net (fo=1, routed)           0.041     1.470    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1[3]
    SLICE_X154Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.576     1.447    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                         clock pessimism             -0.049     1.397    
    SLICE_X154Y227       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.444    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.507ns (routing 0.000ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.001ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.507     1.391    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y227       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.429 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_reg[3]/Q
                         net (fo=1, routed)           0.041     1.470    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1[3]
    SLICE_X154Y227       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.576     1.447    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X154Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                         clock pessimism             -0.049     1.397    
    SLICE_X154Y227       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.444    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.521ns (routing 0.000ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.001ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.521     1.405    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y230       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.443 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.041     1.484    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[4]
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.592     1.463    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]/C
                         clock pessimism             -0.051     1.411    
    SLICE_X157Y230       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntRx_ClkOut0 rise@0.000ns - IntRx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.521ns (routing 0.000ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.001ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.521     1.405    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y230       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.443 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.041     1.484    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[4]
    SLICE_X157Y230       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntRx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntRx_ClkOut0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_RxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=376, routed)         0.592     1.463    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/Rx_SysClk
    SLICE_X157Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]/C
                         clock pessimism             -0.051     1.411    
    SLICE_X157Y230       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IntRx_ClkOut0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUT0 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK      n/a            3.195         3.200       0.005      BITSLICE_RX_TX_X0Y195  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[1].Gen_5_1.Gen_5_1_1.Nibble_I_RxBitslice_0/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK      n/a            1.438         1.600       0.162      BITSLICE_RX_TX_X0Y199  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[5].Gen_5_1.Gen_5_1_0.Nibble_I_RxBitslice_n/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK_EXT  n/a            1.438         1.600       0.162      BITSLICE_RX_TX_X0Y195  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_5[1].Gen_5_1.Gen_5_1_1.Nibble_I_RxBitslice_0/CLK_EXT



---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut0
  To Clock:  IntTx_ClkOut0

Setup :            0  Failing Endpoints,  Worst Slack        4.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.417ns (29.957%)  route 0.975ns (70.043%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 8.925 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.001ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.478     3.013    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA2
    SLICE_X161Y233       RAMD32 (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     3.113 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/O
                         net (fo=4, routed)           0.262     3.375    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[1]
    SLICE_X159Y233       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.186     3.711    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2_n_0
    SLICE_X158Y234       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.800 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.049     3.849    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1_n_0
    SLICE_X158Y234       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.817     8.925    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X158Y234       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/C
                         clock pessimism             -0.154     8.772    
                         clock uncertainty           -0.057     8.715    
    SLICE_X158Y234       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.417ns (29.957%)  route 0.975ns (70.043%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 8.925 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.001ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.478     3.013    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA2
    SLICE_X161Y233       RAMD32 (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     3.113 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/O
                         net (fo=4, routed)           0.262     3.375    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[1]
    SLICE_X159Y233       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.186     3.711    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2_n_0
    SLICE_X158Y234       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.800 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.049     3.849    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1_n_0
    SLICE_X158Y234       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.817     8.925    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X158Y234       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/C
                         clock pessimism             -0.154     8.772    
                         clock uncertainty           -0.057     8.715    
    SLICE_X158Y234       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.417ns (29.957%)  route 0.975ns (70.043%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 8.925 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.001ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.478     3.013    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA2
    SLICE_X161Y233       RAMD32 (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     3.113 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/O
                         net (fo=4, routed)           0.262     3.375    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[1]
    SLICE_X159Y233       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.186     3.711    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2_n_0
    SLICE_X158Y234       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.800 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.049     3.849    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1_n_0
    SLICE_X158Y234       FDSE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.817     8.925    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X158Y234       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/C
                         clock pessimism             -0.154     8.772    
                         clock uncertainty           -0.057     8.715    
    SLICE_X158Y234       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.417ns (29.957%)  route 0.975ns (70.043%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 8.925 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.001ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.478     3.013    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA2
    SLICE_X161Y233       RAMD32 (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     3.113 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/O
                         net (fo=4, routed)           0.262     3.375    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[1]
    SLICE_X159Y233       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.186     3.711    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_2_n_0
    SLICE_X158Y234       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.800 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.049     3.849    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[1]_i_1_n_0
    SLICE_X158Y234       FDSE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.817     8.925    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X158Y234       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/C
                         clock pessimism             -0.154     8.772    
                         clock uncertainty           -0.057     8.715    
    SLICE_X158Y234       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.368ns (26.532%)  route 1.019ns (73.468%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 8.931 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.001ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.476     3.011    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRB2
    SLICE_X161Y233       RAMD32 (Prop_F5LUT_SLICEM_RADR2_O)
                                                      0.117     3.128 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMB/O
                         net (fo=4, routed)           0.264     3.392    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[2]
    SLICE_X160Y235       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.515 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.230     3.745    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2_n_0
    SLICE_X160Y235       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     3.795 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.049     3.844    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1_n_0
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.823     8.931    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
                         clock pessimism             -0.154     8.778    
                         clock uncertainty           -0.057     8.721    
    SLICE_X160Y235       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.746    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.368ns (26.532%)  route 1.019ns (73.468%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 8.931 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.001ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.476     3.011    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRB2
    SLICE_X161Y233       RAMD32 (Prop_F5LUT_SLICEM_RADR2_O)
                                                      0.117     3.128 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMB/O
                         net (fo=4, routed)           0.264     3.392    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[2]
    SLICE_X160Y235       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.515 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.230     3.745    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2_n_0
    SLICE_X160Y235       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     3.795 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.049     3.844    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1_n_0
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.823     8.931    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
                         clock pessimism             -0.154     8.778    
                         clock uncertainty           -0.057     8.721    
    SLICE_X160Y235       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.746    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.368ns (26.532%)  route 1.019ns (73.468%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 8.931 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.001ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.476     3.011    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRB2
    SLICE_X161Y233       RAMD32 (Prop_F5LUT_SLICEM_RADR2_O)
                                                      0.117     3.128 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMB/O
                         net (fo=4, routed)           0.264     3.392    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[2]
    SLICE_X160Y235       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.515 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.230     3.745    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2_n_0
    SLICE_X160Y235       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     3.795 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.049     3.844    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1_n_0
    SLICE_X160Y235       FDSE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.823     8.931    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
                         clock pessimism             -0.154     8.778    
                         clock uncertainty           -0.057     8.721    
    SLICE_X160Y235       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.746    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.368ns (26.532%)  route 1.019ns (73.468%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 8.931 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.001ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.476     3.011    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRB2
    SLICE_X161Y233       RAMD32 (Prop_F5LUT_SLICEM_RADR2_O)
                                                      0.117     3.128 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMB/O
                         net (fo=4, routed)           0.264     3.392    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[2]
    SLICE_X160Y235       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.515 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.230     3.745    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_2_n_0
    SLICE_X160Y235       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     3.795 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.049     3.844    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[2]_i_1_n_0
    SLICE_X160Y235       FDSE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.823     8.931    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
                         clock pessimism             -0.154     8.778    
                         clock uncertainty           -0.057     8.721    
    SLICE_X160Y235       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.746    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.473ns (34.805%)  route 0.886ns (65.195%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 8.925 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.001ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.478     3.013    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA2
    SLICE_X161Y233       RAMD32 (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     3.113 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/O
                         net (fo=4, routed)           0.261     3.374    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[1]
    SLICE_X159Y233       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.523 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.098     3.621    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_2_n_0
    SLICE_X159Y232       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.767 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.049     3.816    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_1_n_0
    SLICE_X159Y232       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.817     8.925    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X159Y232       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]/C
                         clock pessimism             -0.154     8.772    
                         clock uncertainty           -0.057     8.715    
    SLICE_X159Y232       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (IntTx_ClkOut0 rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.473ns (34.805%)  route 0.886ns (65.195%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 8.925 - 6.400 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.001ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.001ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.931     2.457    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X161Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y232       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.535 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRdAddr_reg[2]/Q
                         net (fo=12, routed)          0.478     3.013    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/ADDRA2
    SLICE_X161Y233       RAMD32 (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     3.113 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/FIFO_ram_inst0/RAMA_D1/O
                         net (fo=4, routed)           0.261     3.374    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/IntRamOut[1]
    SLICE_X159Y233       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.523 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.098     3.621    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_2_n_0
    SLICE_X159Y232       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.767 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.049     3.816    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut[3]_i_1_n_0
    SLICE_X159Y232       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.851 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     8.084    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.108 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.817     8.925    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X159Y232       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]/C
                         clock pessimism             -0.154     8.772    
                         clock uncertainty           -0.057     8.715    
    SLICE_X159Y232       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  4.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.523ns (routing 0.000ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.523     1.407    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y235       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.446 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/Q
                         net (fo=1, routed)           0.057     1.503    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_int[2]
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.588     1.459    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
                         clock pessimism             -0.037     1.422    
    SLICE_X160Y234       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.469    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.523ns (routing 0.000ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.523     1.407    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y235       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.446 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[2]/Q
                         net (fo=1, routed)           0.057     1.503    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_int[2]
    SLICE_X160Y234       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.588     1.459    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
                         clock pessimism             -0.037     1.422    
    SLICE_X160Y234       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.469    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      0.823ns (routing 0.001ns, distribution 0.822ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.001ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     1.684    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.708 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.823     2.531    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y235       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.590 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/Q
                         net (fo=1, routed)           0.119     2.709    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_int[6]
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                         clock pessimism              0.154     2.614    
    SLICE_X158Y234       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      0.823ns (routing 0.001ns, distribution 0.822ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.001ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.233     1.684    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.708 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.823     2.531    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y235       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.590 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/Q
                         net (fo=1, routed)           0.119     2.709    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_int[6]
    SLICE_X158Y234       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                         clock pessimism              0.154     2.614    
    SLICE_X158Y234       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      0.523ns (routing 0.000ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.001ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.523     1.407    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y235       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.446 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/Q
                         net (fo=1, routed)           0.092     1.538    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_int[6]
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.591     1.462    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                         clock pessimism             -0.006     1.456    
    SLICE_X158Y234       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.502    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      0.523ns (routing 0.000ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.001ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.523     1.407    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/CLK
    SLICE_X160Y235       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y235       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.446 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[6]/Q
                         net (fo=1, routed)           0.092     1.538    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_int[6]
    SLICE_X158Y234       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.591     1.462    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                         clock pessimism             -0.006     1.456    
    SLICE_X158Y234       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.502    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/CLK
    SLICE_X158Y236       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y236       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.446 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync5/Q
                         net (fo=1, routed)           0.058     1.504    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_stage5
    SLICE_X158Y237       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.583     1.454    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/CLK
    SLICE_X158Y237       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6/C
                         clock pessimism             -0.037     1.417    
    SLICE_X158Y237       FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.464    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/CLK
    SLICE_X158Y236       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y236       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.446 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync5/Q
                         net (fo=1, routed)           0.058     1.504    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_stage5
    SLICE_X158Y237       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.583     1.454    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/CLK
    SLICE_X158Y237       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6/C
                         clock pessimism             -0.037     1.417    
    SLICE_X158Y237       FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.464    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/reset_sync_312_tx/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.422     1.306    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Tx_RdClk
    SLICE_X117Y235       FDCE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y235       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.345 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/Q
                         net (fo=1, routed)           0.058     1.403    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/p_0_in[1]
    SLICE_X117Y235       FDCE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.481     1.352    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Tx_RdClk
    SLICE_X117Y235       FDCE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]/C
                         clock pessimism             -0.039     1.312    
    SLICE_X117Y235       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.359    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             IntTx_ClkOut0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut0 rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.422     1.306    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Tx_RdClk
    SLICE_X117Y235       FDCE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y235       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.345 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/Q
                         net (fo=1, routed)           0.058     1.403    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/p_0_in[1]
    SLICE_X117Y235       FDCE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.182     0.852    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.871 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.481     1.352    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Tx_RdClk
    SLICE_X117Y235       FDCE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]/C
                         clock pessimism             -0.039     1.312    
    SLICE_X117Y235       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.359    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IntTx_ClkOut0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         6.400       5.110      BUFGCE_X0Y78    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/I
Low Pulse Width   Fast    FDCE/C    n/a            0.275         3.200       2.925      SLICE_X117Y235  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntActTx_TByteinPip_reg[0]/C
High Pulse Width  Slow    FDSE/C    n/a            0.275         3.200       2.925      SLICE_X158Y234  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/gb_out_inst/DataOut_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut1
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        4.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.250ns (7.716%)  route 2.990ns (92.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 10.965 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.508ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.217     5.673    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.708 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[15]_i_1/O
                         net (fo=8, routed)           0.492     6.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[15]_i_1_n_0
    SLICE_X172Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.251    10.965    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X172Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]/C
                         clock pessimism             -0.099    10.867    
                         clock uncertainty           -0.058    10.808    
    SLICE_X172Y204       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    10.748    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.250ns (7.716%)  route 2.990ns (92.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 10.965 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.508ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.217     5.673    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.708 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[15]_i_1/O
                         net (fo=8, routed)           0.492     6.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[15]_i_1_n_0
    SLICE_X172Y204       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.251    10.965    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X172Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]/C
                         clock pessimism             -0.099    10.867    
                         clock uncertainty           -0.058    10.808    
    SLICE_X172Y204       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    10.748    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[11]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.266ns (8.238%)  route 2.963ns (91.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 10.968 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.508ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.413     6.189    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X174Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254    10.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X174Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]/C
                         clock pessimism             -0.099    10.870    
                         clock uncertainty           -0.058    10.811    
    SLICE_X174Y204       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    10.751    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.266ns (8.238%)  route 2.963ns (91.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 10.968 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.508ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.413     6.189    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X174Y204       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254    10.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X174Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]/C
                         clock pessimism             -0.099    10.870    
                         clock uncertainty           -0.058    10.811    
    SLICE_X174Y204       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    10.751    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[2]
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.266ns (8.238%)  route 2.963ns (91.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 10.968 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.508ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.413     6.189    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X173Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254    10.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X173Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]/C
                         clock pessimism             -0.099    10.870    
                         clock uncertainty           -0.058    10.811    
    SLICE_X173Y204       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    10.751    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.266ns (8.238%)  route 2.963ns (91.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 10.968 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.508ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.413     6.189    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X173Y204       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254    10.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X173Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]/C
                         clock pessimism             -0.099    10.870    
                         clock uncertainty           -0.058    10.811    
    SLICE_X173Y204       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    10.751    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[7]
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.266ns (8.251%)  route 2.958ns (91.749%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.408     6.184    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X173Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X173Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X173Y204       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    10.749    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.266ns (8.251%)  route 2.958ns (91.749%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.408     6.184    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X173Y204       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X173Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X173Y204       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    10.749    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.266ns (8.248%)  route 2.959ns (91.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.409     6.185    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X174Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X174Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X174Y204       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    10.750    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.266ns (8.248%)  route 2.959ns (91.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.555ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.426     2.960    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/Tx_WrClk
    SLICE_X169Y236       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y236       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.039 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/clock_generation/sgmii_clk_en_reg/Q
                         net (fo=498, routed)         2.281     5.320    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_enable
    SLICE_X169Y201       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.456 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.269     5.725    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[15]_1
    SLICE_X169Y201       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.776 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.409     6.185    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X174Y204       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X174Y204       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X174Y204       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    10.750    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/flow/rx/pause_value_reg[5]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  4.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (47.059%)  route 0.090ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      1.250ns (routing 0.508ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.555ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.250     2.964    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y228       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.022 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/Q
                         net (fo=3, routed)           0.067     3.089    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K
    SLICE_X159Y228       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     3.111 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_i_1/O
                         net (fo=1, routed)           0.023     3.134    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP0
    SLICE_X159Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.432     2.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X159Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/C
                         clock pessimism              0.099     3.065    
    SLICE_X159Y228       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.125    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (47.059%)  route 0.090ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      1.250ns (routing 0.508ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.555ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.250     2.964    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y228       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.022 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/Q
                         net (fo=3, routed)           0.067     3.089    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K
    SLICE_X159Y228       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     3.111 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_i_1/O
                         net (fo=1, routed)           0.023     3.134    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP0
    SLICE_X159Y228       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.432     2.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X159Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/C
                         clock pessimism              0.099     3.065    
    SLICE_X159Y228       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.125    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Net Delay (Source):      1.260ns (routing 0.508ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.555ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.260     2.974    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X174Y197       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y197       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.033 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[7]/Q
                         net (fo=1, routed)           0.167     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/D[7]
    SLICE_X177Y197       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.498     3.032    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X177Y197       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]/C
                         clock pessimism              0.096     3.128    
    SLICE_X177Y197       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.190    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Net Delay (Source):      1.260ns (routing 0.508ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.555ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.260     2.974    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X174Y197       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y197       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.033 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[7]/Q
                         net (fo=1, routed)           0.167     3.200    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/D[7]
    SLICE_X177Y197       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.498     3.032    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X177Y197       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]/C
                         clock pessimism              0.096     3.128    
    SLICE_X177Y197       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.190    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/STATISTICS_VECTOR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      1.243ns (routing 0.508ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.555ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.243     2.957    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_axi_clk
    SLICE_X168Y203       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/STATISTICS_VECTOR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y203       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.015 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/STATISTICS_VECTOR_reg[23]/Q
                         net (fo=2, routed)           0.115     3.130    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector[24]
    SLICE_X170Y201       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X170Y201       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]/C
                         clock pessimism              0.099     3.057    
    SLICE_X170Y201       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.119    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/STATISTICS_VECTOR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      1.243ns (routing 0.508ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.555ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.243     2.957    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/rx_axi_clk
    SLICE_X168Y203       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/STATISTICS_VECTOR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y203       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.015 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/STATISTICS_VECTOR_reg[23]/Q
                         net (fo=2, routed)           0.115     3.130    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector[24]
    SLICE_X170Y201       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X170Y201       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]/C
                         clock pessimism              0.099     3.057    
    SLICE_X170Y201       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.119    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      1.252ns (routing 0.508ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.555ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252     2.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X159Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y227       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.024 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_reg/Q
                         net (fo=2, routed)           0.069     3.093    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T
    SLICE_X159Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.437     2.971    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X159Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg/C
                         clock pessimism              0.048     3.019    
    SLICE_X159Y228       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.081    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      1.252ns (routing 0.508ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.555ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252     2.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X159Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y227       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.024 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_reg/Q
                         net (fo=2, routed)           0.069     3.093    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T
    SLICE_X159Y228       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.437     2.971    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X159Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg/C
                         clock pessimism              0.048     3.019    
    SLICE_X159Y228       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.081    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/T_REG1_reg
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      1.232ns (routing 0.508ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.555ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.232     2.946    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X168Y211       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y211       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.004 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/Q
                         net (fo=5, routed)           0.125     3.129    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[3]
    SLICE_X169Y210       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.424     2.958    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X169Y210       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]/C
                         clock pessimism              0.099     3.056    
    SLICE_X169Y210       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.116    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      1.232ns (routing 0.508ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.555ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.232     2.946    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X168Y211       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y211       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.004 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/Q
                         net (fo=5, routed)           0.125     3.129    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[3]
    SLICE_X169Y210       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.424     2.958    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X169Y210       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]/C
                         clock pessimism              0.099     3.056    
    SLICE_X169Y210       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.116    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IntTx_ClkOut1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB36_X11Y42  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X11Y42  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X11Y42  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  riu_clk_out
  To Clock:  riu_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        2.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.378ns (38.916%)  route 2.163ns (61.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.684     5.691    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.293    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.378ns (38.916%)  route 2.163ns (61.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.684     5.691    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.293    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.378ns (38.905%)  route 2.164ns (61.095%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.685     5.692    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     8.294    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.378ns (38.905%)  route 2.164ns (61.095%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.685     5.692    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     8.294    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.378ns (38.916%)  route 2.163ns (61.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.684     5.691    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.293    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.378ns (38.916%)  route 2.163ns (61.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.684     5.691    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.293    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.378ns (38.905%)  route 2.164ns (61.095%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.685     5.692    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     8.294    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.378ns (38.905%)  route 2.164ns (61.095%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.685     5.692    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     8.294    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.378ns (38.916%)  route 2.163ns (61.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.684     5.691    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     8.293    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (riu_clk_out rise@6.400ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.378ns (38.916%)  route 2.163ns (61.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RIU_OR=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.010ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.009ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.322     1.126    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.278 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.872     2.150    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      1.024     3.174 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.002     3.176    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/IntTx_Riu_Rd_Data[7]
    RIU_OR_X0Y15         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.024     3.200 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/Gen_1.BaseX_Byte_I_Riu_Or_TxHig/RIU_RD_DATA[7]
                         net (fo=2, routed)           1.292     4.492    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_RdData_0[7]
    SLICE_X117Y231       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.542 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17/O
                         net (fo=1, routed)           0.040     4.582    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_17_n_0
    SLICE_X117Y231       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.617 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8/O
                         net (fo=1, routed)           0.086     4.703    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_8_n_0
    SLICE_X117Y230       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.801 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4/O
                         net (fo=2, routed)           0.059     4.860    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_4_n_0
    SLICE_X117Y230       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.007 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1/O
                         net (fo=36, routed)          0.684     5.691    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3[8]_i_1_n_0
    SLICE_X120Y231       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      6.400     6.400 r  
    BH27                                              0.000     6.400 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.286     7.368    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.500 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.688     8.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X120Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]/C
                         clock pessimism              0.200     8.388    
                         clock uncertainty           -0.035     8.353    
    SLICE_X120Y231       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     8.293    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_BtVal_3_reg[5]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  2.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.039ns (10.052%)  route 0.349ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.440ns (routing 0.007ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.007ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.440     1.131    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.170 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/Q
                         net (fo=6, routed)           0.349     1.519    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Addr[3]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.565     1.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                         clock pessimism             -0.205     1.215    
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[3])
                                                      0.293     1.508    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.039ns (10.052%)  route 0.349ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.440ns (routing 0.007ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.007ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.440     1.131    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.170 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Riu_Addr_reg[5]/Q
                         net (fo=6, routed)           0.349     1.519    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Addr[3]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_ADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.565     1.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Riu_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
                         clock pessimism             -0.205     1.215    
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[3])
                                                      0.293     1.508    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.438     1.129    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync1_0
    SLICE_X117Y225       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y225       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.169 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync5/Q
                         net (fo=1, routed)           0.058     1.227    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_stage5
    SLICE_X117Y226       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.492     1.348    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync1_0
    SLICE_X117Y226       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6/C
                         clock pessimism             -0.207     1.141    
    SLICE_X117Y226       FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.438     1.129    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync1_0
    SLICE_X117Y225       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y225       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.169 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync5/Q
                         net (fo=1, routed)           0.058     1.227    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_stage5
    SLICE_X117Y226       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.492     1.348    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync1_0
    SLICE_X117Y226       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6/C
                         clock pessimism             -0.207     1.141    
    SLICE_X117Y226       FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.188    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/reset_sync_ctrl_rst/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/C
                            (rising edge-triggered cell FDSE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/D
                            (rising edge-triggered cell FDSE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.007ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.437     1.128    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y233       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y233       FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.167 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/Q
                         net (fo=4, routed)           0.028     1.195    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst
    SLICE_X117Y233       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.209 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_i_1/O
                         net (fo=1, routed)           0.017     1.226    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_i_1_n_0
    SLICE_X117Y233       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.498     1.354    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y233       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/C
                         clock pessimism             -0.219     1.134    
    SLICE_X117Y233       FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.180    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/C
                            (rising edge-triggered cell FDSE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/D
                            (rising edge-triggered cell FDSE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.007ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.437     1.128    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y233       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y233       FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.167 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/Q
                         net (fo=4, routed)           0.028     1.195    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst
    SLICE_X117Y233       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.209 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_i_1/O
                         net (fo=1, routed)           0.017     1.226    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_i_1_n_0
    SLICE_X117Y233       FDSE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.498     1.354    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y233       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg/C
                         clock pessimism             -0.219     1.134    
    SLICE_X117Y233       FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.180    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_Bs_Rst_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.437     1.128    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.167 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/Q
                         net (fo=2, routed)           0.028     1.195    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc
    SLICE_X117Y232       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.209 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_i_1/O
                         net (fo=1, routed)           0.017     1.226    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_i_1_n_0
    SLICE_X117Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.497     1.353    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/C
                         clock pessimism             -0.218     1.134    
    SLICE_X117Y232       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.180    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.437     1.128    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.167 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/Q
                         net (fo=2, routed)           0.028     1.195    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc
    SLICE_X117Y232       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.209 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_i_1/O
                         net (fo=1, routed)           0.017     1.226    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_i_1_n_0
    SLICE_X117Y232       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.497     1.353    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X117Y232       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg/C
                         clock pessimism             -0.218     1.134    
    SLICE_X117Y232       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.180    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Tx_Bsc_EnVtc_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.007ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.439     1.130    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X119Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y230       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.169 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/Q
                         net (fo=18, routed)          0.034     1.203    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Debug_Out[6]
    SLICE_X119Y230       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.217 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State[6]_i_1/O
                         net (fo=1, routed)           0.016     1.233    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State[6]_i_1_n_0
    SLICE_X119Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.499     1.355    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X119Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/C
                         clock pessimism             -0.218     1.136    
    SLICE_X119Y230       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.182    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             riu_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_out rise@0.000ns - riu_clk_out rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.007ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.144     0.602    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.691 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.439     1.130    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X119Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y230       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.169 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/Q
                         net (fo=18, routed)          0.034     1.203    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Debug_Out[6]
    SLICE_X119Y230       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.217 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State[6]_i_1/O
                         net (fo=1, routed)           0.016     1.233    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State[6]_i_1_n_0
    SLICE_X119Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_out rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.180     0.755    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.856 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=79, routed)          0.499     1.355    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Rx_RiuClk
    SLICE_X119Y230       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]/C
                         clock pessimism             -0.218     1.136    
    SLICE_X119Y230       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.182    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntCtrl_State_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riu_clk_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Bufg_CtrlClk/O }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         6.400       2.554      BITSLICE_CONTROL_X0Y30  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         3.200       1.469      BITSLICE_CONTROL_X0Y30  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         3.200       1.469      BITSLICE_CONTROL_X0Y30  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_pll_clk_out
  To Clock:  rx_pll_clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_pll_clk_out
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Rx/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         1.600       1.225      BITSLICE_CONTROL_X0Y30  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.800       0.631      BITSLICE_CONTROL_X0Y30  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.800       0.631      BITSLICE_CONTROL_X0Y30  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Rx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_pll_clk_out
  To Clock:  tx_pll_clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_pll_clk_out
Waveform(ns):       { 0.000 0.400 }
Period(ns):         0.800
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.800       0.425      BITSLICE_CONTROL_X0Y31  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231      BITSLICE_CONTROL_X0Y31  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231      BITSLICE_CONTROL_X0Y31  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_pll_clk_out_DIV
  To Clock:  tx_pll_clk_out_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_pll_clk_out_DIV
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/RX_DIV4_CLK_Q mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         6.400       3.733      BITSLICE_RX_TX_X0Y203  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X0Y203  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X0Y203  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  system_clock
  To Clock:  system_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  example_clocks_resets_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  example_clocks_resets_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  example_clocks_resets_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.037ns (14.814%)  route 5.963ns (85.186%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 f  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 f  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.546     6.964    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     9.771    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.037ns (14.814%)  route 5.963ns (85.186%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 r  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 r  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.546     6.964    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     9.771    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.037ns (14.814%)  route 5.963ns (85.186%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 f  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 f  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.546     6.964    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     9.771    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.037ns (14.814%)  route 5.963ns (85.186%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 r  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 r  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.546     6.964    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     9.771    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.037ns (14.816%)  route 5.962ns (85.184%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 f  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 f  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.545     6.963    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.770    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.037ns (14.816%)  route 5.962ns (85.184%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 r  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 r  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.545     6.963    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.770    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.037ns (14.816%)  route 5.962ns (85.184%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 f  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 f  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.545     6.963    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.770    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.037ns (14.816%)  route 5.962ns (85.184%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 r  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 r  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.545     6.963    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.770    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.037ns (14.814%)  route 5.963ns (85.186%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 f  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 f  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.546     6.964    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     9.771    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.037ns (14.814%)  route 5.963ns (85.186%))
  Logic Levels:           13  (LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 9.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.955ns, distribution 1.733ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.688    -0.036    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X62Y160        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.043 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.cp_element_33_delay/UnitDelay.ack_reg/Q
                         net (fo=149, routed)         0.582     0.625    nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch_reg[2][0]
    SLICE_X84Y173        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.715 r  nic_instance/ReceiveEngineDaemon_instance/data_path.npkt_cnt_1548_1457_buf_block.npkt_cnt_1548_1457_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapGtOne.token_latch[2]_i_2/O
                         net (fo=7, routed)           0.423     1.138    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_4__20
    SLICE_X73Y173        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.174 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_5__10/O
                         net (fo=2, routed)           0.337     1.511    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X61Y171        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.548 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_15.gj_ReceiveEngineDaemon_cp_element_group_15/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__58/O
                         net (fo=8, routed)           0.248     1.796    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/available_iterations_reg[3]_0
    SLICE_X61Y157        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.919 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_do_while_stmt_1453_terminator_2352/lc_place/UnitDelay.ack_i_2__26/O
                         net (fo=13, routed)          0.229     2.148    nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_reg
    SLICE_X60Y160        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.283 r  nic_instance/ReceiveEngineDaemon_instance/data_path.if_stmt_1445_branch.branch_instance/UnitDelay.ack_i_1__39/O
                         net (fo=16, routed)          0.317     2.600    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_14
    SLICE_X63Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.652 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_17.gj_ReceiveEngineDaemon_cp_element_group_17/placegen[3].placeBlock.pI/CapGtOne.token_latch[4]_i_3__163/O
                         net (fo=10, routed)          0.096     2.748    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
    SLICE_X63Y161        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.848 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42/O
                         net (fo=2, routed)           0.082     2.930    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__42_n_0
    SLICE_X63Y160        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.996 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_16.gj_ReceiveEngineDaemon_cp_element_group_16/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, routed)           0.194     3.190    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
    SLICE_X63Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.229 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__52/O
                         net (fo=11, routed)          0.283     3.512    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X60Y162        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.564 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_2__24/O
                         net (fo=5, routed)           0.195     3.759    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X65Y162        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/UnitDelay.ack_i_1__36/O
                         net (fo=21, routed)          1.265     5.112    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/ReceiveEngineDaemon_CP_1999_elements_19
    SLICE_X67Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.162 f  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[4].placeBlock.pI/rhs_state[1]_i_5__0/O
                         net (fo=12, routed)          1.166     6.328    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X68Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.418 r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.phi_stmt_1455_phi_seq_2160_block.phi_stmt_1455_phi_seq_2160/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_1__129/O
                         net (fo=5, routed)           0.546     6.964    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/E[0]
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421     9.843    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X68Y125        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/C
                         clock pessimism              0.046     9.889    
                         clock uncertainty           -0.059     9.830    
    SLICE_X68Y125        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     9.771    nic_instance/ReceiveEngineDaemon_instance/ReceiveEngineDaemon_CP_1999.ReceiveEngineDaemon_cp_element_group_43.gj_ReceiveEngineDaemon_cp_element_group_43/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  2.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.126ns (48.649%)  route 0.133ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      2.527ns (routing 0.868ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.924ns (routing 0.955ns, distribution 1.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.527    -0.051    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     0.009 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/Q
                         net (fo=4, routed)           0.097     0.106    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]
    SLICE_X87Y11         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.066     0.172 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86/O
                         net (fo=1, routed)           0.036     0.208    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86_n_0
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.924     0.200    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.055     0.145    
    SLICE_X87Y11         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     0.205    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.126ns (48.649%)  route 0.133ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      2.527ns (routing 0.868ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.924ns (routing 0.955ns, distribution 1.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.527    -0.051    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     0.009 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/Q
                         net (fo=4, routed)           0.097     0.106    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]
    SLICE_X87Y11         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.066     0.172 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86/O
                         net (fo=1, routed)           0.036     0.208    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86_n_0
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.924     0.200    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.055     0.145    
    SLICE_X87Y11         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     0.205    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.126ns (48.649%)  route 0.133ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      2.527ns (routing 0.868ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.924ns (routing 0.955ns, distribution 1.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.527    -0.051    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     0.009 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/Q
                         net (fo=4, routed)           0.097     0.106    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]
    SLICE_X87Y11         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.066     0.172 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86/O
                         net (fo=1, routed)           0.036     0.208    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86_n_0
    SLICE_X87Y11         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.924     0.200    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.055     0.145    
    SLICE_X87Y11         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     0.205    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.126ns (48.649%)  route 0.133ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      2.527ns (routing 0.868ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.924ns (routing 0.955ns, distribution 1.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.527    -0.051    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     0.009 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]/Q
                         net (fo=4, routed)           0.097     0.106    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[2]
    SLICE_X87Y11         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.066     0.172 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86/O
                         net (fo=1, routed)           0.036     0.208    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch[4]_i_2__86_n_0
    SLICE_X87Y11         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.924     0.200    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y11         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.055     0.145    
    SLICE_X87Y11         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     0.205    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[8].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.061ns (34.270%)  route 0.117ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.027ns
    Source Clock Delay      (SCD):    -0.136ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      2.442ns (routing 0.868ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 0.955ns, distribution 1.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.442    -0.136    nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X67Y32         FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    -0.075 r  nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=3, routed)           0.117     0.042    nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][31]_0[8]
    SLICE_X67Y29         FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.751     0.027    nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X67Y29         FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]/C
                         clock pessimism             -0.056    -0.029    
    SLICE_X67Y29         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.033    nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.061ns (34.270%)  route 0.117ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.027ns
    Source Clock Delay      (SCD):    -0.136ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      2.442ns (routing 0.868ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 0.955ns, distribution 1.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.442    -0.136    nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X67Y32         FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    -0.075 f  nic_instance/transmitEngineDaemon_instance/data_path.getTxPacketPointerFromServer_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=3, routed)           0.117     0.042    nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][31]_0[8]
    SLICE_X67Y29         FDRE                                         f  nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.751     0.027    nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X67Y29         FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]/C
                         clock pessimism             -0.056    -0.029    
    SLICE_X67Y29         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.033    nic_instance/transmitEngineDaemon_instance/data_path.transmitPacket_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.521%)  route 0.087ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      2.454ns (routing 0.868ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.755ns (routing 0.955ns, distribution 1.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.454    -0.124    nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X65Y25         FDRE                                         r  nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060    -0.064 r  nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[32]/Q
                         net (fo=2, routed)           0.065     0.001    nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/nmem_addr_2104_2062_buffered[32]
    SLICE_X64Y25         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.023 r  nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/data_reg[96]_i_1/O
                         net (fo=1, routed)           0.022     0.045    nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[32]
    SLICE_X64Y25         FDRE                                         r  nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.755     0.031    nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X64Y25         FDRE                                         r  nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]/C
                         clock pessimism             -0.056    -0.025    
    SLICE_X64Y25         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     0.035    nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.521%)  route 0.087ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      2.454ns (routing 0.868ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.755ns (routing 0.955ns, distribution 1.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.454    -0.124    nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X65Y25         FDRE                                         r  nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060    -0.064 f  nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[32]/Q
                         net (fo=2, routed)           0.065     0.001    nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/nmem_addr_2104_2062_buffered[32]
    SLICE_X64Y25         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.023 f  nic_instance/transmitPacket_instance/data_path.nmem_addr_2104_2062_buf_block.nmem_addr_2104_2062_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/data_reg[96]_i_1/O
                         net (fo=1, routed)           0.022     0.045    nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[32]
    SLICE_X64Y25         FDRE                                         f  nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.755     0.031    nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X64Y25         FDRE                                         r  nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]/C
                         clock pessimism             -0.056    -0.025    
    SLICE_X64Y25         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     0.035    nic_instance/transmitPacket_instance/data_path.accessMemory_call_group_1.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[96]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.058ns (38.411%)  route 0.093ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.098ns
    Source Clock Delay      (SCD):    -0.050ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      2.528ns (routing 0.868ns, distribution 1.660ns)
  Clock Net Delay (Destination): 2.822ns (routing 0.955ns, distribution 1.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.528    -0.050    nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X44Y30         FDRE                                         r  nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     0.008 r  nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[38]/Q
                         net (fo=1, routed)           0.093     0.101    nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[2]
    SLICE_X46Y30         FDRE                                         r  nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.822     0.098    nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X46Y30         FDRE                                         r  nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]/C
                         clock pessimism             -0.068     0.030    
    SLICE_X46Y30         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     0.090    nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.058ns (38.411%)  route 0.093ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.098ns
    Source Clock Delay      (SCD):    -0.050ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      2.528ns (routing 0.868ns, distribution 1.660ns)
  Clock Net Delay (Destination): 2.822ns (routing 0.955ns, distribution 1.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.528    -0.050    nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X44Y30         FDRE                                         r  nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     0.008 f  nic_instance/setQueuePointers_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[38]/Q
                         net (fo=1, routed)           0.093     0.101    nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[2]
    SLICE_X46Y30         FDRE                                         f  nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.822     0.098    nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X46Y30         FDRE                                         r  nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]/C
                         clock pessimism             -0.068     0.030    
    SLICE_X46Y30         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     0.090    nic_instance/setQueuePointers_instance/data_path.accessMemory_call_group_0.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X3Y16  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y10  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y16  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.466ns (21.427%)  route 9.043ns (78.573%))
  Logic Levels:           23  (CARRY8=2 LUT3=3 LUT4=2 LUT5=1 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 13.142 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.292ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.175ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.585    -0.142    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
    SLR Crossing[1->0]   
    SLICE_X117Y142       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.061 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack/Q
                         net (fo=7, routed)           0.263     0.202    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1/ub/NotRevisedCase.ShallowCase.ulReg/unload_ack
    SLICE_X117Y135       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     0.299 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ICACHE_to_CPU_response_read_1_gI/BaseGen[0].gCase.UpdateOnly.sgiu/ca_out1/O
                         net (fo=9, routed)           1.099     1.398    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.InportGroup_1.ackR_unguarded
    SLICE_X99Y123        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.499 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=469, routed)         0.690     2.189    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.313 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, routed)          0.474     2.787    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
    SLICE_X81Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.937 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=33, routed)          0.190     3.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
    SLICE_X79Y131        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.250 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, routed)           0.142     3.392    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
    SLICE_X80Y129        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.481 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=177, routed)         0.564     4.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
    SLICE_X91Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.168 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, routed)           0.047     4.215    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
    SLICE_X91Y131        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.316 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, routed)          0.155     4.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
    SLICE_X92Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.567 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, routed)          0.357     4.924    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.076 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<7>/O
                         net (fo=1, routed)           0.015     5.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[7]
    SLICE_X94Y136        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.208 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.234    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
    SLICE_X94Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.276 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4_CARRY8/CO[1]
                         net (fo=17, routed)          0.306     5.582    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
    SLICE_X94Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     5.672 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, routed)          0.288     5.960    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
    SLICE_X96Y135        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.995 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=338, routed)         1.561     7.556    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
    SLICE_X126Y124       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     7.704 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3/O
                         net (fo=15, routed)          0.566     8.270    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr301_3
    SLICE_X130Y118       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     8.358 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146/O
                         net (fo=1, routed)           0.181     8.539    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_146
    SLICE_X129Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     8.639 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91/O
                         net (fo=1, routed)           0.254     8.893    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_91
    SLICE_X127Y124       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     8.989 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7_G/O
                         net (fo=1, routed)           0.010     8.999    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2178
    SLICE_X127Y124       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.063 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_n3913_2_f7/O
                         net (fo=29, routed)          0.621     9.684    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/n3913[0]
    SLICE_X121Y127       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.774 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1/O
                         net (fo=13, routed)          0.594    10.368    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_SW0_1
    SLICE_X136Y127       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.458 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7/O
                         net (fo=16, routed)          0.397    10.855    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_insert_GND_98_o_MUX_795_o110311_7
    SLICE_X144Y129       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    10.978 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/GND_98_o_Decoder_425_OUT<114><6>1_SW2_SW0/O
                         net (fo=1, routed)           0.193    11.171    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N1296
    SLICE_X144Y129       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.317 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_tagMemCtrl.next_valid_bits_var<0>1631/O
                         net (fo=1, routed)           0.050    11.367    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tagMemCtrl.next_valid_bits_var<114>[2]
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.388    13.142    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
    SLR Crossing[1->0]   
    SLICE_X144Y129       FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2/C
                         clock pessimism              0.039    13.181    
                         clock uncertainty           -0.061    13.120    
    SLICE_X144Y129       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.145    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/valid_bits_114_2
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.061ns
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      2.369ns (routing 1.175ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.666ns (routing 1.292ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.369    -0.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLR Crossing[1->0]   
    SLICE_X71Y77         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    -0.153 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6/Q
                         net (fo=15, routed)          0.117    -0.036    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6
    SLICE_X69Y78         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.666    -0.061    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLR Crossing[1->0]   
    SLICE_X69Y78         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27/C
                         clock pessimism             -0.044    -0.105    
    SLICE_X69Y78         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060    -0.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.061ns
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      2.369ns (routing 1.175ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.666ns (routing 1.292ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.369    -0.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLR Crossing[1->0]   
    SLICE_X71Y77         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    -0.153 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6/Q
                         net (fo=15, routed)          0.117    -0.036    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.InportGroup_1.teu_idispatch_to_fpunit_exec_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data_26_6
    SLICE_X69Y78         FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.666    -0.061    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLR Crossing[1->0]   
    SLICE_X69Y78         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27/C
                         clock pessimism             -0.044    -0.105    
    SLICE_X69Y78         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060    -0.045    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_14077_delayed_1_0_13855_inst_block.W_decoded_info_14077_delayed_1_0_13855_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_26_27
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.054ns
    Source Clock Delay      (SCD):    -0.199ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      2.381ns (routing 1.175ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.673ns (routing 1.292ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.381    -0.199    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLR Crossing[1->0]   
    SLICE_X73Y213        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.140 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/Q
                         net (fo=3, routed)           0.114    -0.026    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[11]
    SLICE_X74Y212        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.673    -0.054    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLR Crossing[1->0]   
    SLICE_X74Y212        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11/C
                         clock pessimism             -0.042    -0.097    
    SLICE_X74Y212        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061    -0.036    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.054ns
    Source Clock Delay      (SCD):    -0.199ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      2.381ns (routing 1.175ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.673ns (routing 1.292ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.381    -0.199    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLR Crossing[1->0]   
    SLICE_X73Y213        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.140 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/Q
                         net (fo=3, routed)           0.114    -0.026    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_debug_daemon_to_ccu_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[11]
    SLICE_X74Y212        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.673    -0.054    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLR Crossing[1->0]   
    SLICE_X74Y212        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11/C
                         clock pessimism             -0.042    -0.097    
    SLICE_X74Y212        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061    -0.036    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/recv_ccu_debug_daemon_to_ccu_daemon_instance/data_path.InportGroup_0.ccu_debug_daemon_to_ccu_daemon_read_0/ProTx[3].ulreg/read_data_11
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.061ns (34.078%)  route 0.118ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.065ns
    Source Clock Delay      (SCD):    -0.103ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      2.477ns (routing 1.175ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.292ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.477    -0.103    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X41Y49         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    -0.042 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.118     0.076    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X43Y49         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.792     0.065    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X43Y49         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.060     0.004    
    SLICE_X43Y49         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.066    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.061ns (34.078%)  route 0.118ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.065ns
    Source Clock Delay      (SCD):    -0.103ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      2.477ns (routing 1.175ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.292ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.477    -0.103    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X41Y49         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    -0.042 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.118     0.076    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X43Y49         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.792     0.065    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X43Y49         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.060     0.004    
    SLICE_X43Y49         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.066    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_39/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      2.223ns (routing 1.175ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.292ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.223    -0.357    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLR Crossing[1->0]   
    SLICE_X103Y102       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_39/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.298 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_39/Q
                         net (fo=2, routed)           0.118    -0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[39]
    SLICE_X104Y101       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.513    -0.214    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLR Crossing[1->0]   
    SLICE_X104Y101       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52/C
                         clock pessimism             -0.037    -0.251    
    SLICE_X104Y101       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061    -0.190    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_39/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      2.223ns (routing 1.175ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.292ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.223    -0.357    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLR Crossing[1->0]   
    SLICE_X103Y102       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_39/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.298 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_39/Q
                         net (fo=2, routed)           0.118    -0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[39]
    SLICE_X104Y101       FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.513    -0.214    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLR Crossing[1->0]   
    SLICE_X104Y101       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52/C
                         clock pessimism             -0.037    -0.251    
    SLICE_X104Y101       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061    -0.190    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_52
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.083ns (47.429%)  route 0.092ns (52.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.292ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/clk
    SLR Crossing[1->0]   
    SLICE_X65Y169        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.159 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1/Q
                         net (fo=12, routed)          0.068    -0.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1
    SLICE_X67Y169        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023    -0.068 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/trig_clears<0>2_19/O
                         net (fo=1, routed)           0.024    -0.044    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/N892
    SLICE_X67Y169        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.651    -0.076    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/clk
    SLR Crossing[1->0]   
    SLICE_X67Y169        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22/C
                         clock pessimism             -0.038    -0.114    
    SLICE_X67Y169        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060    -0.054    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.083ns (47.429%)  route 0.092ns (52.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.292ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/clk
    SLR Crossing[1->0]   
    SLICE_X65Y169        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.159 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1/Q
                         net (fo=12, routed)          0.068    -0.091    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/TrigPlaces[0].placeBlock.pI/token_latch_0_1
    SLICE_X67Y169        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023    -0.068 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.phi_stmt_4717_phi_seq_707_block.phi_stmt_4717_phi_seq_707/trigForkUpdate/trig_clears<0>2_19/O
                         net (fo=1, routed)           0.024    -0.044    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/N892
    SLICE_X67Y169        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.651    -0.076    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/clk
    SLR Crossing[1->0]   
    SLICE_X67Y169        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22/C
                         clock pessimism             -0.038    -0.114    
    SLICE_X67Y169        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060    -0.054    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ret_inst/iretire_daemon_instance/iretire_daemon_CP_119.cp_element_249_delay/ack_22
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         13.333      11.978     RAMB36_X0Y4  bram/bbGen[7].bb/mem_array_reg_bram_13/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.667       6.125      RAMB18_X9Y7  test_inst/l2_cache_inst/l2CacheDaemon_instance/data_path.ApIntAnd_group_6.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.667       6.125      RAMB18_X9Y7  test_inst/l2_cache_inst/l2CacheDaemon_instance/data_path.ApIntAnd_group_6.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_300
  To Clock:  clk_300

Setup :            0  Failing Endpoints,  Worst Slack        1.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.535ns (34.785%)  route 1.003ns (65.215%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 2.991 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.458ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.164     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X108Y127       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.118     1.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.300     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.094     3.085    
                         clock uncertainty           -0.052     3.033    
    SLICE_X108Y129       FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.535ns (34.785%)  route 1.003ns (65.215%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 2.991 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.458ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.164     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X108Y127       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.118     1.045 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.300     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X108Y129       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.094     3.085    
                         clock uncertainty           -0.052     3.033    
    SLICE_X108Y129       FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.535ns (34.831%)  route 1.001ns (65.169%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 2.991 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.458ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.164     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X108Y127       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.118     1.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.298     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.094     3.085    
                         clock uncertainty           -0.052     3.033    
    SLICE_X108Y129       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.535ns (34.831%)  route 1.001ns (65.169%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 2.991 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.458ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.164     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X108Y127       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.118     1.045 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.298     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X108Y129       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.094     3.085    
                         clock uncertainty           -0.052     3.033    
    SLICE_X108Y129       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.613ns (37.770%)  route 1.010ns (62.230%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 3.002 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.458ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.217     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X107Y127       LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.195     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X107Y127       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.059     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.242     3.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.094     3.096    
                         clock uncertainty           -0.052     3.043    
    SLICE_X107Y127       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.613ns (37.770%)  route 1.010ns (62.230%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 3.002 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.458ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.217     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X107Y127       LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.195     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X107Y127       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.059     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.242     3.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.094     3.096    
                         clock uncertainty           -0.052     3.043    
    SLICE_X107Y127       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.613ns (37.770%)  route 1.010ns (62.230%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 3.002 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.458ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.217     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X107Y127       LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     1.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.195     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X107Y127       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.059     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.242     3.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.094     3.096    
                         clock uncertainty           -0.052     3.043    
    SLICE_X107Y127       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.613ns (37.770%)  route 1.010ns (62.230%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 3.002 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.458ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.217     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X107Y127       LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     1.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.195     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X107Y127       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.059     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.242     3.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.094     3.096    
                         clock uncertainty           -0.052     3.043    
    SLICE_X107Y127       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.613ns (37.770%)  route 1.010ns (62.230%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 3.002 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.458ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.217     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X107Y127       LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.195     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X107Y127       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.059     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X107Y127       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.242     3.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.094     3.096    
                         clock uncertainty           -0.052     3.043    
    SLICE_X107Y127       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.613ns (37.770%)  route 1.010ns (62.230%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 3.002 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.527ns (routing 1.608ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.458ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.527    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.288     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X107Y124       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5/O
                         net (fo=2, routed)           0.162     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3/O
                         net (fo=1, routed)           0.089     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.217     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X107Y127       LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.195     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X107Y127       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.059     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X107Y127       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.242     3.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.094     3.096    
                         clock uncertainty           -0.052     3.043    
    SLICE_X107Y127       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  1.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/addr_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (52.000%)  route 0.036ns (48.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.359ns (routing 0.880ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.983ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.359    -0.224    virtual_reset/inst/PROBE_OUT_ALL_INST/out
    SLR Crossing[1->0]   
    SLICE_X101Y131       FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/addr_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.185 r  virtual_reset/inst/PROBE_OUT_ALL_INST/addr_p1_reg[1]/Q
                         net (fo=2, routed)           0.036    -0.149    virtual_reset/inst/DECODER_INST/addr_p1_reg[2][1]
    SLICE_X101Y131       FDRE                                         r  virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.532    -0.098    virtual_reset/inst/DECODER_INST/out
    SLR Crossing[1->0]   
    SLICE_X101Y131       FDRE                                         r  virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]/C
                         clock pessimism             -0.119    -0.218    
    SLICE_X101Y131       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047    -0.171    virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/addr_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (52.000%)  route 0.036ns (48.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.359ns (routing 0.880ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.983ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.359    -0.224    virtual_reset/inst/PROBE_OUT_ALL_INST/out
    SLR Crossing[1->0]   
    SLICE_X101Y131       FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/addr_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.185 f  virtual_reset/inst/PROBE_OUT_ALL_INST/addr_p1_reg[1]/Q
                         net (fo=2, routed)           0.036    -0.149    virtual_reset/inst/DECODER_INST/addr_p1_reg[2][1]
    SLICE_X101Y131       FDRE                                         f  virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.532    -0.098    virtual_reset/inst/DECODER_INST/out
    SLR Crossing[1->0]   
    SLICE_X101Y131       FDRE                                         r  virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]/C
                         clock pessimism             -0.119    -0.218    
    SLICE_X101Y131       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047    -0.171    virtual_reset/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 virtual_reset/inst/bus_data_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.057ns (29.082%)  route 0.139ns (70.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      2.222ns (routing 1.458ns, distribution 0.764ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.608ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.222    -0.352    virtual_reset/inst/bus_clk
    SLR Crossing[1->0]   
    SLICE_X106Y129       FDRE                                         r  virtual_reset/inst/bus_data_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y129       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    -0.295 r  virtual_reset/inst/bus_data_int_reg[14]/Q
                         net (fo=1, routed)           0.139    -0.156    virtual_reset/inst/DECODER_INST/Q[14]
    SLICE_X105Y130       FDRE                                         r  virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.519    -0.201    virtual_reset/inst/DECODER_INST/out
    SLR Crossing[1->0]   
    SLICE_X105Y130       FDRE                                         r  virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]/C
                         clock pessimism             -0.042    -0.244    
    SLICE_X105Y130       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062    -0.182    virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 virtual_reset/inst/bus_data_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.057ns (29.082%)  route 0.139ns (70.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      2.222ns (routing 1.458ns, distribution 0.764ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.608ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.222    -0.352    virtual_reset/inst/bus_clk
    SLR Crossing[1->0]   
    SLICE_X106Y129       FDRE                                         r  virtual_reset/inst/bus_data_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y129       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    -0.295 f  virtual_reset/inst/bus_data_int_reg[14]/Q
                         net (fo=1, routed)           0.139    -0.156    virtual_reset/inst/DECODER_INST/Q[14]
    SLICE_X105Y130       FDRE                                         f  virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.519    -0.201    virtual_reset/inst/DECODER_INST/out
    SLR Crossing[1->0]   
    SLICE_X105Y130       FDRE                                         r  virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]/C
                         clock pessimism             -0.042    -0.244    
    SLICE_X105Y130       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062    -0.182    virtual_reset/inst/DECODER_INST/probe_out_modified_reg[14]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.059ns (43.382%)  route 0.077ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      2.239ns (routing 1.458ns, distribution 0.781ns)
  Clock Net Delay (Destination): 2.525ns (routing 1.608ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.239    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.077    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]_0[1]
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                         clock pessimism             -0.094    -0.290    
    SLICE_X108Y127       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062    -0.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.059ns (43.382%)  route 0.077ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      2.239ns (routing 1.458ns, distribution 0.781ns)
  Clock Net Delay (Destination): 2.525ns (routing 1.608ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.239    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y125       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.077    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]_0[1]
    SLICE_X108Y127       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                         clock pessimism             -0.094    -0.290    
    SLICE_X108Y127       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062    -0.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.057ns (36.774%)  route 0.098ns (63.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.231ns (routing 1.458ns, distribution 0.773ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.608ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[1->0]   
    SLICE_X104Y131       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    -0.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X104Y134       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.521    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y134       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.095    -0.294    
    SLICE_X104Y134       RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075    -0.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.057ns (36.774%)  route 0.098ns (63.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.231ns (routing 1.458ns, distribution 0.773ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.608ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[1->0]   
    SLICE_X104Y131       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    -0.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X104Y134       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.521    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y134       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.095    -0.294    
    SLICE_X104Y134       RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075    -0.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.119ns (59.799%)  route 0.080ns (40.201%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      2.236ns (routing 1.458ns, distribution 0.778ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.608ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.236    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLR Crossing[1->0]   
    SLICE_X110Y123       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/Q
                         net (fo=3, routed)           0.063    -0.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg_1[12]
    SLICE_X108Y123       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    -0.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_13/O
                         net (fo=1, routed)           0.008    -0.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_13_n_0
    SLICE_X108Y123       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026    -0.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.009    -0.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_11
    SLICE_X108Y123       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.531    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y123       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism             -0.042    -0.232    
    SLICE_X108Y123       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060    -0.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.119ns (59.799%)  route 0.080ns (40.201%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      2.236ns (routing 1.458ns, distribution 0.778ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.608ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -2.598    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.574 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.236    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLR Crossing[1->0]   
    SLICE_X110Y123       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/Q
                         net (fo=3, routed)           0.063    -0.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg_1[12]
    SLICE_X108Y123       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    -0.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_13/O
                         net (fo=1, routed)           0.008    -0.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_13_n_0
    SLICE_X108Y123       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026    -0.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.009    -0.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_11
    SLICE_X108Y123       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.531    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y123       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism             -0.042    -0.232    
    SLICE_X108Y123       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060    -0.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         3.333       2.043      BUFGCE_X0Y123   example_clocks_resets_inst/ref_clk_bufg_inst/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X104Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X104Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfbout
  To Clock:  mmcm_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks_resets_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y140  example_clocks_resets_inst/clkf_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_300
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.866ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.492ns  (logic 0.079ns (16.057%)  route 0.413ns (83.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X105Y135       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.413     0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X105Y136       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X105Y136       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.492ns  (logic 0.079ns (16.057%)  route 0.413ns (83.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X105Y135       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.413     0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X105Y136       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X105Y136       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.453ns  (logic 0.079ns (17.439%)  route 0.374ns (82.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X105Y135       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.374     0.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X105Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X105Y135       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.453ns  (logic 0.079ns (17.439%)  route 0.374ns (82.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X105Y135       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.374     0.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X105Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X105Y135       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.354ns  (logic 0.081ns (22.881%)  route 0.273ns (77.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y122                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X103Y122       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.273     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X104Y120       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.354ns  (logic 0.081ns (22.881%)  route 0.273ns (77.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y122                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X103Y122       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.273     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X104Y120       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.338ns  (logic 0.079ns (23.373%)  route 0.259ns (76.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X103Y120       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.259     0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X104Y120       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.338ns  (logic 0.079ns (23.373%)  route 0.259ns (76.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X103Y120       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.259     0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X104Y120       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.310ns  (logic 0.053ns (17.097%)  route 0.257ns (82.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X105Y135       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.053     0.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.257     0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X105Y136       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X105Y136       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.310ns  (logic 0.053ns (17.097%)  route 0.257ns (82.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X105Y135       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.053     0.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.257     0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X105Y136       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X105Y136       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  3.047    





---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut1
  To Clock:  IntRx_ClkOut0

Setup :            0  Failing Endpoints,  Worst Slack        7.627ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.849%)  route 0.319ns (80.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[6]/C
    SLICE_X156Y222       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[6]/Q
                         net (fo=2, routed)           0.319     0.398    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_in
    SLICE_X155Y225       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y225       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.849%)  route 0.319ns (80.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[6]/C
    SLICE_X156Y222       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[6]/Q
                         net (fo=2, routed)           0.319     0.398    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_in
    SLICE_X155Y225       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y225       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[6].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.373ns  (logic 0.078ns (20.912%)  route 0.295ns (79.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
    SLICE_X156Y222       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.295     0.373    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X155Y223       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y223       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.373ns  (logic 0.078ns (20.912%)  route 0.295ns (79.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
    SLICE_X156Y222       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.295     0.373    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X155Y223       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y223       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.348ns  (logic 0.076ns (21.839%)  route 0.272ns (78.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
    SLICE_X157Y222       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.272     0.348    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
    SLICE_X155Y221       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y221       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.348ns  (logic 0.076ns (21.839%)  route 0.272ns (78.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
    SLICE_X157Y222       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.272     0.348    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
    SLICE_X155Y221       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y221       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.332ns  (logic 0.078ns (23.494%)  route 0.254ns (76.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
    SLICE_X156Y222       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.254     0.332    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X155Y222       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y222       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.332ns  (logic 0.078ns (23.494%)  route 0.254ns (76.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
    SLICE_X156Y222       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.254     0.332    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X155Y222       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y222       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.331ns  (logic 0.080ns (24.169%)  route 0.251ns (75.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
    SLICE_X156Y222       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.251     0.331    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/Q[0]
    SLICE_X155Y224       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y224       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             IntRx_ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.331ns  (logic 0.080ns (24.169%)  route 0.251ns (75.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
    SLICE_X156Y222       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.251     0.331    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/Q[0]
    SLICE_X155Y224       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y224       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  7.694    





---------------------------------------------------------------------------------------------------
From Clock:  IntRx_ClkOut0
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        7.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.421ns  (logic 0.080ns (19.002%)  route 0.341ns (80.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[6]/C
    SLICE_X154Y228       FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[6]/Q
                         net (fo=1, routed)           0.341     0.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X155Y227       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y227       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.421ns  (logic 0.080ns (19.002%)  route 0.341ns (80.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[6]/C
    SLICE_X154Y228       FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[6]/Q
                         net (fo=1, routed)           0.341     0.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X155Y227       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X155Y227       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[6].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.393ns  (logic 0.080ns (20.356%)  route 0.313ns (79.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
    SLICE_X154Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.313     0.393    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X156Y228       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X156Y228       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.393ns  (logic 0.080ns (20.356%)  route 0.313ns (79.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
    SLICE_X154Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.313     0.393    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X156Y228       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X156Y228       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.337ns  (logic 0.077ns (22.849%)  route 0.260ns (77.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
    SLICE_X154Y228       FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.260     0.337    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
    SLICE_X154Y225       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X154Y225       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.337ns  (logic 0.077ns (22.849%)  route 0.260ns (77.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
    SLICE_X154Y228       FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.260     0.337    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
    SLICE_X154Y225       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X154Y225       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.334ns  (logic 0.077ns (23.054%)  route 0.257ns (76.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
    SLICE_X154Y228       FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/Q
                         net (fo=1, routed)           0.257     0.334    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X153Y225       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X153Y225       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.334ns  (logic 0.077ns (23.054%)  route 0.257ns (76.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
    SLICE_X154Y228       FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/Q
                         net (fo=1, routed)           0.257     0.334    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X153Y225       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X153Y225       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
    SLICE_X154Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.217     0.295    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X154Y229       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X154Y229       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntRx_ClkOut0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y228                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
    SLICE_X154Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.217     0.295    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X154Y229       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X154Y229       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  7.730    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        4.852ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.229ns (19.523%)  route 0.944ns (80.477%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X174Y222       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=29, routed)          0.600     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DPRA0
    SLICE_X171Y217       RAMD64E (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     0.829 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.344     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst39_out
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.229ns (19.523%)  route 0.944ns (80.477%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X174Y222       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=29, routed)          0.600     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DPRA0
    SLICE_X171Y217       RAMD64E (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     0.829 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.344     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst39_out
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.229ns (19.523%)  route 0.944ns (80.477%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X174Y222       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=29, routed)          0.600     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DPRA0
    SLICE_X171Y217       RAMD64E (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     0.829 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.344     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst39_out
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.229ns (19.523%)  route 0.944ns (80.477%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y222                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X174Y222       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=29, routed)          0.600     0.679    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DPRA0
    SLICE_X171Y217       RAMD64E (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     0.829 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.344     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst39_out
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.178ns (15.175%)  route 0.995ns (84.825%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X173Y221       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=21, routed)          0.719     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA2
    SLICE_X171Y216       RAMD64E (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.098     0.897 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.276     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.178ns (15.175%)  route 0.995ns (84.825%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X173Y221       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=21, routed)          0.719     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA2
    SLICE_X171Y216       RAMD64E (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.098     0.897 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.276     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.178ns (15.175%)  route 0.995ns (84.825%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X173Y221       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=21, routed)          0.719     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA2
    SLICE_X171Y216       RAMD64E (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.098     0.897 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.276     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.173ns  (logic 0.178ns (15.175%)  route 0.995ns (84.825%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X173Y221       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=21, routed)          0.719     0.799    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA2
    SLICE_X171Y216       RAMD64E (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.098     0.897 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.276     1.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.121ns  (logic 0.180ns (16.057%)  route 0.941ns (83.943%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X173Y221       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=21, routed)          0.722     0.802    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA2
    SLICE_X171Y216       RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.100     0.902 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.219     1.121    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst32_out
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IntTx_ClkOut1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.121ns  (logic 0.180ns (16.057%)  route 0.941ns (83.943%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X173Y221       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=21, routed)          0.722     0.802    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA2
    SLICE_X171Y216       RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.100     0.902 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.219     1.121    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst32_out
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                  4.904    





---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut0
  To Clock:  tx_pll_clk_out_DIV

Setup :            0  Failing Endpoints,  Worst Slack        4.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[3]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.081ns (6.141%)  route 1.238ns (93.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.934ns (routing 0.001ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[3]/Q
                         net (fo=1, routed)           1.238     3.779    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[19]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.025     8.053    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[3]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.081ns (6.141%)  route 1.238ns (93.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.934ns (routing 0.001ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.541 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[3]/Q
                         net (fo=1, routed)           1.238     3.779    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[19]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.025     8.053    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.079ns (6.295%)  route 1.176ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.925ns (routing 0.001ns, distribution 0.924ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.925     2.451    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.530 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/Q
                         net (fo=1, routed)           1.176     3.706    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[16]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.076     8.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.079ns (6.295%)  route 1.176ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.925ns (routing 0.001ns, distribution 0.924ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.925     2.451    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.530 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/Q
                         net (fo=1, routed)           1.176     3.706    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[16]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.076     8.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.081ns (6.284%)  route 1.208ns (93.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.925ns (routing 0.001ns, distribution 0.924ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.925     2.451    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.532 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/Q
                         net (fo=1, routed)           1.208     3.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[18]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.021     8.057    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.081ns (6.284%)  route 1.208ns (93.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.925ns (routing 0.001ns, distribution 0.924ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.925     2.451    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.532 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[2]/Q
                         net (fo=1, routed)           1.208     3.740    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[18]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.021     8.057    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.079ns (6.491%)  route 1.138ns (93.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.934ns (routing 0.001ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.539 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/Q
                         net (fo=1, routed)           1.138     3.677    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[17]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.076     8.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.079ns (6.491%)  route 1.138ns (93.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.934ns (routing 0.001ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.539 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[1]/Q
                         net (fo=1, routed)           1.138     3.677    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[17]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.076     8.002    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.079ns (6.260%)  route 1.183ns (93.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.934ns (routing 0.001ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.539 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/Q
                         net (fo=1, routed)           1.183     3.722    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[22]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.026     8.052    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_pll_clk_out_DIV rise@6.400ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.079ns (6.260%)  route 1.183ns (93.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 8.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.934ns (routing 0.001ns, distribution 0.933ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.271     1.498    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.526 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.934     2.460    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.539 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/Q
                         net (fo=1, routed)           1.183     3.722    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[22]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      6.400     6.400 f  
    BH27                                              0.000     6.400 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     6.400    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     7.042 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.082 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     7.421    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.665 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.099     7.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.870 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.945 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     8.069 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     8.082    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.172     8.255    
                         clock uncertainty           -0.177     8.078    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.026     8.052    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.039ns (6.599%)  route 0.552ns (93.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.519ns (routing 0.000ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.519     1.403    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.442 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/Q
                         net (fo=1, routed)           0.552     1.994    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[16]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.013     1.040    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.039ns (6.599%)  route 0.552ns (93.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.519ns (routing 0.000ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.519     1.403    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X160Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.442 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[0]/Q
                         net (fo=1, routed)           0.552     1.994    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[16]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.013     1.040    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.039ns (6.142%)  route 0.596ns (93.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.445 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/Q
                         net (fo=1, routed)           0.596     2.041    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[20]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.045     1.072    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.039ns (6.142%)  route 0.596ns (93.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.445 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[4]/Q
                         net (fo=1, routed)           0.596     2.041    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[20]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.045     1.072    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[7]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.040ns (6.107%)  route 0.615ns (93.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.446 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[7]/Q
                         net (fo=1, routed)           0.615     2.061    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[23]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.044     1.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[7]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.040ns (6.107%)  route 0.615ns (93.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.446 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[7]/Q
                         net (fo=1, routed)           0.615     2.061    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[23]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.044     1.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.039ns (5.936%)  route 0.618ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.445 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/Q
                         net (fo=1, routed)           0.618     2.063    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[22]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.044     1.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.039ns (5.936%)  route 0.618ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.445 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[6]/Q
                         net (fo=1, routed)           0.618     2.063    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[22]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.044     1.071    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[5]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.040ns (6.231%)  route 0.602ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.446 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[5]/Q
                         net (fo=1, routed)           0.602     2.048    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[21]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.027     1.054    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[5]
                            (rising edge-triggered cell TX_BITSLICE clocked by tx_pll_clk_out_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_pll_clk_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pll_clk_out_DIV rise@0.000ns - IntTx_ClkOut0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.040ns (6.231%)  route 0.602ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut0 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT0
                         net (fo=1, routed)           0.160     0.867    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut0
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxSysClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=41, routed)          0.522     1.406    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/CLK
    SLICE_X158Y234       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y234       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.446 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].lvds_transceiver_inst/tx_data_8b_reg[5]/Q
                         net (fo=1, routed)           0.602     2.048    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_D_In[21]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock tx_pll_clk_out_DIV rise edge)
                                                      0.000     0.000 f  
    BH27                                              0.000     0.000 f  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247     0.553 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUTPHY
                         net (fo=1, routed)           0.113     0.666    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Tx_Pll_Clk
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.114     0.780 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.082     0.862 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.118     0.980 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_1.Nibble_I_BitsliceCntrl/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     0.993    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE                                  r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.142     0.850    
                         clock uncertainty            0.177     1.027    
    BITSLICE_RX_TX_X0Y203
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.027     1.054    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/Gen_7[3].Gen_7_1.Nibble_I_TxBitslice
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.994    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.834ns  (logic 0.753ns (26.570%)  route 2.081ns (73.430%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.153ns = ( 29.847 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.425ns (routing 0.868ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.173    29.412    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X85Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.425    29.847    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X85Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.182    29.666    
                         clock uncertainty           -0.181    29.484    
    SLICE_X85Y14         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    29.423    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         29.423    
                         arrival time                         -29.412    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.834ns  (logic 0.753ns (26.570%)  route 2.081ns (73.430%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.153ns = ( 29.847 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.425ns (routing 0.868ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.173    29.412    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X85Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.425    29.847    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X85Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.182    29.666    
                         clock uncertainty           -0.181    29.484    
    SLICE_X85Y14         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    29.423    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         29.423    
                         arrival time                         -29.412    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.834ns  (logic 0.753ns (26.570%)  route 2.081ns (73.430%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.153ns = ( 29.847 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.425ns (routing 0.868ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.173    29.412    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X85Y14         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.425    29.847    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X85Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.182    29.666    
                         clock uncertainty           -0.181    29.484    
    SLICE_X85Y14         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    29.423    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         29.423    
                         arrival time                         -29.412    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.834ns  (logic 0.753ns (26.570%)  route 2.081ns (73.430%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.153ns = ( 29.847 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.425ns (routing 0.868ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.173    29.412    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X85Y14         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.425    29.847    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X85Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.182    29.666    
                         clock uncertainty           -0.181    29.484    
    SLICE_X85Y14         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    29.423    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         29.423    
                         arrival time                         -29.412    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.830ns  (logic 0.753ns (26.608%)  route 2.077ns (73.392%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 29.843 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.169    29.408    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X86Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421    29.843    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X86Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.182    29.662    
                         clock uncertainty           -0.181    29.480    
    SLICE_X86Y14         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    29.421    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         29.421    
                         arrival time                         -29.408    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.830ns  (logic 0.753ns (26.608%)  route 2.077ns (73.392%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 29.843 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.169    29.408    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X86Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421    29.843    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X86Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.182    29.662    
                         clock uncertainty           -0.181    29.480    
    SLICE_X86Y14         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    29.421    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         29.421    
                         arrival time                         -29.408    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.830ns  (logic 0.753ns (26.608%)  route 2.077ns (73.392%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 29.843 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.169    29.408    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X86Y14         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421    29.843    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X86Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.182    29.662    
                         clock uncertainty           -0.181    29.480    
    SLICE_X86Y14         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    29.421    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         29.421    
                         arrival time                         -29.408    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.830ns  (logic 0.753ns (26.608%)  route 2.077ns (73.392%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.157ns = ( 29.843 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.868ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.116    29.150    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X85Y14         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    29.239 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_3.NUMBER_OF_SERVERS_write_3_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[4]_i_1__95/O
                         net (fo=5, routed)           0.169    29.408    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X86Y14         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.421    29.843    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X86Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.182    29.662    
                         clock uncertainty           -0.181    29.480    
    SLICE_X86Y14         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    29.421    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         29.421    
                         arrival time                         -29.408    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.816ns  (logic 0.754ns (26.776%)  route 2.062ns (73.224%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.168ns = ( 29.832 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.410ns (routing 0.868ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.069    29.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X86Y14         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090    29.193 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/CapGtOne.token_latch[4]_i_1__93/O
                         net (fo=5, routed)           0.201    29.394    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X87Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.410    29.832    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.182    29.651    
                         clock uncertainty           -0.181    29.469    
    SLICE_X87Y14         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    29.408    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                         -29.394    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100 rise@30.000ns - clk_125 rise@26.667ns)
  Data Path Delay:        2.816ns  (logic 0.754ns (26.776%)  route 2.062ns (73.224%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.168ns = ( 29.832 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.088ns = ( 26.578 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.639ns (routing 1.292ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.410ns (routing 0.868ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   26.667    26.667 r  
    BJ4                                               0.000    26.667 r  clk_in_p (IN)
                         net (fo=0)                   0.000    26.667    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    27.384 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    27.434    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    27.434 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    27.831    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    23.667 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    23.911    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.939 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.639    26.578    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    26.657 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.331    26.988    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X79Y19         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.136 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=132, routed)         0.448    27.584    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/E[0]
    SLICE_X82Y18         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    27.683 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_72.gj_SoftwareRegisterAccessDaemon_cp_element_group_72/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_2__37/O
                         net (fo=10, routed)          0.291    27.974    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_72
    SLICE_X83Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    28.024 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_10/O
                         net (fo=1, routed)           0.222    28.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/token2_out
    SLICE_X84Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097    28.343 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_13.gj_SoftwareRegisterAccessDaemon_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[4]_i_4__25/O
                         net (fo=65, routed)          0.228    28.571    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_13
    SLICE_X84Y15         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    28.621 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.phi_stmt_1610_phi_seq_2620_block.phi_stmt_1610_phi_seq_2620/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_7__10_comp_1/O
                         net (fo=8, routed)           0.144    28.765    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_75
    SLICE_X85Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    28.856 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[3].placeBlock.pI/UnitDelay.ack_i_1__47/O
                         net (fo=32, routed)          0.128    28.984    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_2371_elements_14
    SLICE_X86Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050    29.034 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[3].placeBlock.pI/CapGtOne.token_latch[3]_i_2__32/O
                         net (fo=31, routed)          0.069    29.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/SoftwareRegisterAccessDaemon_CP_2371_elements_181
    SLICE_X86Y14         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090    29.193 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/CapGtOne.token_latch[4]_i_1__93/O
                         net (fo=5, routed)           0.201    29.394    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]_0[0]
    SLICE_X87Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   30.000    30.000 r  
    BJ4                                               0.000    30.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    30.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    30.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    30.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    31.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    27.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    27.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.410    29.832    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X87Y14         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.182    29.651    
                         clock uncertainty           -0.181    29.469    
    SLICE_X87Y14         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    29.408    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_2371.SoftwareRegisterAccessDaemon_cp_element_group_181.gj_SoftwareRegisterAccessDaemon_cp_element_group_181/placegen[5].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                         -29.394    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.093ns (11.877%)  route 0.690ns (88.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.361ns (routing 1.175ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.939ns (routing 0.955ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -2.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.580 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.361    -0.219    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.161 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.624     0.463    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.498 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.066     0.564    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.939     0.215    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                         clock pessimism              0.182     0.396    
                         clock uncertainty            0.181     0.577    
    SLICE_X79Y19         FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.014     0.563    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.061ns (10.392%)  route 0.526ns (89.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.460ns (routing 0.710ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.583ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.460    -0.127    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    -0.088 r  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.473     0.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.407 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.053     0.460    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.805     0.171    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism              0.071     0.241    
                         clock uncertainty            0.181     0.422    
    SLICE_X79Y19         FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.008     0.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.061ns (10.392%)  route 0.526ns (89.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.460ns (routing 0.710ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.583ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.460    -0.127    DualClockedQueue_AFB_resp_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  DualClockedQueue_AFB_resp_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    -0.088 f  DualClockedQueue_AFB_resp_inst/read_state_reg/Q
                         net (fo=13, routed)          0.473     0.385    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_RESPONSE_DFIFO_pipe_write_ack
    SLICE_X80Y19         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.407 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate/O
                         net (fo=2, routed)           0.053     0.460    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/nstate_n_0
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.805     0.171    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X79Y19         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                         clock pessimism              0.071     0.241    
                         clock uncertainty            0.181     0.422    
    SLICE_X79Y19         FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.008     0.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  IntTx_ClkOut1
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.388ns  (logic 0.229ns (59.021%)  route 0.159ns (40.979%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y217                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/C
    SLICE_X170Y217       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/Q
                         net (fo=1, routed)           0.108     0.187    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[46]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.337 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.388    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.388ns  (logic 0.229ns (59.021%)  route 0.159ns (40.979%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y217                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/C
    SLICE_X170Y217       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/Q
                         net (fo=1, routed)           0.108     0.187    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[46]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.337 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.388    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.379ns  (logic 0.178ns (46.966%)  route 0.201ns (53.034%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y217                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/C
    SLICE_X170Y217       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/Q
                         net (fo=1, routed)           0.150     0.229    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[14]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     0.328 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.379    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.379ns  (logic 0.178ns (46.966%)  route 0.201ns (53.034%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y217                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/C
    SLICE_X170Y217       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/Q
                         net (fo=1, routed)           0.150     0.229    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[14]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     0.328 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.379    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.360ns  (logic 0.168ns (46.667%)  route 0.192ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y218                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X171Y218       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=1, routed)           0.141     0.219    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.309 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.360    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.360ns  (logic 0.168ns (46.667%)  route 0.192ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y218                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X171Y218       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=1, routed)           0.141     0.219    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.309 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.360    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.360ns  (logic 0.168ns (46.667%)  route 0.192ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y218                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X171Y218       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=1, routed)           0.141     0.219    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.309 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.360    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.360ns  (logic 0.168ns (46.667%)  route 0.192ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y218                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X171Y218       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=1, routed)           0.141     0.219    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.309 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.360    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.360ns  (logic 0.168ns (46.667%)  route 0.192ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y218                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X171Y218       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=1, routed)           0.141     0.219    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.309 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.360    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.360ns  (logic 0.168ns (46.667%)  route 0.192ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y218                                    0.000     0.000 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X171Y218       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=1, routed)           0.141     0.219    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X170Y217       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.309 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.051     0.360    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X170Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X170Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.025    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/mac/inst/bd_5d9f_0_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  5.665    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        2.022ns  (logic 0.201ns (9.941%)  route 1.821ns (90.059%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.035ns = ( 13.299 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.175ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.553    11.786    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y225       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088    11.874 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]_i_2/O
                         net (fo=1, routed)           0.201    12.075    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]_i_2_n_0
    SLICE_X171Y225       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    12.112 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.067    12.179    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]
    SLICE_X171Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.545    13.299    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]/C
                         clock pessimism             -0.182    13.117    
                         clock uncertainty           -0.181    12.936    
    SLICE_X171Y225       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.961    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        2.022ns  (logic 0.201ns (9.941%)  route 1.821ns (90.059%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.035ns = ( 13.299 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.175ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.553    11.786    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y225       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088    11.874 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]_i_2/O
                         net (fo=1, routed)           0.201    12.075    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]_i_2_n_0
    SLICE_X171Y225       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    12.112 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.067    12.179    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[7]
    SLICE_X171Y225       FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.545    13.299    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]/C
                         clock pessimism             -0.182    13.117    
                         clock uncertainty           -0.181    12.936    
    SLICE_X171Y225       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.961    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.992ns  (logic 0.198ns (9.940%)  route 1.794ns (90.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 13.272 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.518ns (routing 1.175ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.722    11.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/SCLR
    SLICE_X157Y217       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122    12.077 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.072    12.149    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_24
    SLICE_X157Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.518    13.272    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLR Crossing[1->0]   
    SLICE_X157Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.182    13.090    
                         clock uncertainty           -0.181    12.909    
    SLICE_X157Y217       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.934    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.992ns  (logic 0.198ns (9.940%)  route 1.794ns (90.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 13.272 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.518ns (routing 1.175ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.722    11.955    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/SCLR
    SLICE_X157Y217       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122    12.077 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.072    12.149    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_24
    SLICE_X157Y217       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.518    13.272    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLR Crossing[1->0]   
    SLICE_X157Y217       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.182    13.090    
                         clock uncertainty           -0.181    12.909    
    SLICE_X157Y217       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.934    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.907ns  (logic 0.173ns (9.072%)  route 1.734ns (90.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.038ns = ( 13.296 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.175ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.105    11.338    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X173Y224       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.435 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1/O
                         net (fo=29, routed)          0.629    12.064    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1_n_0
    SLICE_X175Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.542    13.296    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]/C
                         clock pessimism             -0.182    13.114    
                         clock uncertainty           -0.181    12.933    
    SLICE_X175Y225       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    12.872    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.907ns  (logic 0.173ns (9.072%)  route 1.734ns (90.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.038ns = ( 13.296 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.175ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.105    11.338    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X173Y224       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.435 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1/O
                         net (fo=29, routed)          0.629    12.064    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1_n_0
    SLICE_X175Y225       FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.542    13.296    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]/C
                         clock pessimism             -0.182    13.114    
                         clock uncertainty           -0.181    12.933    
    SLICE_X175Y225       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    12.872    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[41]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.906ns  (logic 0.173ns (9.077%)  route 1.733ns (90.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.038ns = ( 13.296 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.175ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.105    11.338    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X173Y224       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.435 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1/O
                         net (fo=29, routed)          0.628    12.063    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1_n_0
    SLICE_X175Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.542    13.296    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]/C
                         clock pessimism             -0.182    13.114    
                         clock uncertainty           -0.181    12.933    
    SLICE_X175Y225       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    12.872    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.906ns  (logic 0.173ns (9.077%)  route 1.733ns (90.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.038ns = ( 13.296 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.175ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.105    11.338    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X173Y224       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.435 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1/O
                         net (fo=29, routed)          0.628    12.063    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[35]_i_1_n_0
    SLICE_X175Y225       FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.542    13.296    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y225       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]/C
                         clock pessimism             -0.182    13.114    
                         clock uncertainty           -0.181    12.933    
    SLICE_X175Y225       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    12.872    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[36]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.888ns  (logic 0.076ns (4.025%)  route 1.812ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.029ns = ( 13.305 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.175ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.812    12.045    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X174Y226       FDSE                                         r  mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.551    13.305    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X174Y226       FDSE                                         r  mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]/C
                         clock pessimism             -0.182    13.123    
                         clock uncertainty           -0.181    12.942    
    SLICE_X174Y226       FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.074    12.868    mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.888ns  (logic 0.076ns (4.025%)  route 1.812ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.029ns = ( 13.305 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.175ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.812    12.045    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X174Y226       FDSE                                         f  mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.551    13.305    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X174Y226       FDSE                                         r  mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]/C
                         clock pessimism             -0.182    13.123    
                         clock uncertainty           -0.181    12.942    
    SLICE_X174Y226       FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.074    12.868    mac_support_inst/axi_lite_ctrl_inst/set_speed_reg[1]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.082ns (15.213%)  route 0.457ns (84.787%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.795ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.341     0.375    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y224       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     0.397 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2/O
                         net (fo=2, routed)           0.099     0.496    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2_n_0
    SLICE_X173Y226       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.518 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_1/O
                         net (fo=1, routed)           0.017     0.535    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]
    SLICE_X173Y226       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.756     0.121    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X173Y226       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/C
                         clock pessimism              0.071     0.191    
                         clock uncertainty            0.181     0.372    
    SLICE_X173Y226       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.418    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.082ns (15.213%)  route 0.457ns (84.787%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.795ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.341     0.375    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y224       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     0.397 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2/O
                         net (fo=2, routed)           0.099     0.496    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2_n_0
    SLICE_X173Y226       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.518 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_1/O
                         net (fo=1, routed)           0.017     0.535    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]
    SLICE_X173Y226       FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.756     0.121    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X173Y226       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/C
                         clock pessimism              0.071     0.191    
                         clock uncertainty            0.181     0.372    
    SLICE_X173Y226       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.418    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.087ns (14.286%)  route 0.522ns (85.714%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.158ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.795ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.283     0.317    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X184Y215       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.331 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=94, routed)          0.213     0.544    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0
    SLICE_X180Y222       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.579 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/reg_data[24]_i_1/O
                         net (fo=1, routed)           0.026     0.605    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]_1
    SLICE_X180Y222       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.793     0.158    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X180Y222       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]/C
                         clock pessimism              0.071     0.228    
                         clock uncertainty            0.181     0.409    
    SLICE_X180Y222       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.455    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.087ns (14.286%)  route 0.522ns (85.714%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.158ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.795ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.283     0.317    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X184Y215       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.331 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=94, routed)          0.213     0.544    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0
    SLICE_X180Y222       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.579 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/reg_data[24]_i_1/O
                         net (fo=1, routed)           0.026     0.605    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]_1
    SLICE_X180Y222       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.793     0.158    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X180Y222       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]/C
                         clock pessimism              0.071     0.228    
                         clock uncertainty            0.181     0.409    
    SLICE_X180Y222       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.455    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.101ns (17.444%)  route 0.478ns (82.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.119ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.795ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.341     0.375    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y224       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     0.397 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2/O
                         net (fo=2, routed)           0.120     0.517    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2_n_0
    SLICE_X173Y224       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.558 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[3]_i_1/O
                         net (fo=1, routed)           0.017     0.575    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[3]
    SLICE_X173Y224       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.754     0.119    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X173Y224       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]/C
                         clock pessimism              0.071     0.189    
                         clock uncertainty            0.181     0.370    
    SLICE_X173Y224       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.416    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.101ns (17.444%)  route 0.478ns (82.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.119ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.795ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.341     0.375    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y224       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     0.397 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2/O
                         net (fo=2, routed)           0.120     0.517    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2_n_0
    SLICE_X173Y224       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.558 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[3]_i_1/O
                         net (fo=1, routed)           0.017     0.575    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[3]
    SLICE_X173Y224       FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.754     0.119    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X173Y224       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]/C
                         clock pessimism              0.071     0.189    
                         clock uncertainty            0.181     0.370    
    SLICE_X173Y224       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.416    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.128ns (17.902%)  route 0.587ns (82.098%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.125ns
    Source Clock Delay      (SCD):    0.007ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.585ns (routing 0.868ns, distribution 1.717ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.292ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.585     0.007    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.065 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.432     0.497    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y224       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.532 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2/O
                         net (fo=2, routed)           0.131     0.663    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2_n_0
    SLICE_X173Y226       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     0.698 r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_1/O
                         net (fo=1, routed)           0.024     0.722    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]
    SLICE_X173Y226       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.852     0.125    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X173Y226       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/C
                         clock pessimism              0.182     0.306    
                         clock uncertainty            0.181     0.487    
    SLICE_X173Y226       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     0.547    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.128ns (17.902%)  route 0.587ns (82.098%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.125ns
    Source Clock Delay      (SCD):    0.007ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.585ns (routing 0.868ns, distribution 1.717ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.292ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.585     0.007    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.065 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.432     0.497    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y224       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.532 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2/O
                         net (fo=2, routed)           0.131     0.663    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_2_n_0
    SLICE_X173Y226       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     0.698 f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]_i_1/O
                         net (fo=1, routed)           0.024     0.722    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl[6]
    SLICE_X173Y226       FDRE                                         f  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.852     0.125    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X173Y226       FDRE                                         r  mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]/C
                         clock pessimism              0.182     0.306    
                         clock uncertainty            0.181     0.487    
    SLICE_X173Y226       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     0.547    mac_support_inst/axi_lite_ctrl_inst/axil_wr_ctrl_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.052ns (7.975%)  route 0.600ns (92.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.158ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.795ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.283     0.317    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X184Y215       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.331 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=94, routed)          0.317     0.648    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg_0
    SLICE_X177Y222       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.793     0.158    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X177Y222       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.071     0.228    
                         clock uncertainty            0.181     0.409    
    SLICE_X177Y222       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.455    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.052ns (7.975%)  route 0.600ns (92.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.158ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.795ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.283     0.317    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X184Y215       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.331 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=94, routed)          0.317     0.648    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg_0
    SLICE_X177Y222       FDRE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.793     0.158    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X177Y222       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.071     0.228    
                         clock uncertainty            0.181     0.409    
    SLICE_X177Y222       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.455    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_300

Setup :            0  Failing Endpoints,  Worst Slack       49.618ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.407ns  (logic 0.079ns (19.410%)  route 0.328ns (80.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X105Y136       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.328     0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y133       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                 49.618    

Slack (MET) :             49.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.407ns  (logic 0.079ns (19.410%)  route 0.328ns (80.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X105Y136       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.328     0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X107Y133       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y133       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                 49.618    

Slack (MET) :             49.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.402ns  (logic 0.079ns (19.652%)  route 0.323ns (80.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X105Y134       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.323     0.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y133       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 49.623    

Slack (MET) :             49.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.402ns  (logic 0.079ns (19.652%)  route 0.323ns (80.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X105Y134       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.323     0.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X107Y133       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y133       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 49.623    

Slack (MET) :             49.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.365ns  (logic 0.079ns (21.644%)  route 0.286ns (78.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X105Y135       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.286     0.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X107Y133       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y133       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                 49.660    

Slack (MET) :             49.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.365ns  (logic 0.079ns (21.644%)  route 0.286ns (78.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X105Y135       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.286     0.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X107Y133       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y133       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                 49.660    

Slack (MET) :             49.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.349ns  (logic 0.079ns (22.636%)  route 0.270ns (77.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y121                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X103Y121       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.270     0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X103Y121       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X103Y121       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 49.676    

Slack (MET) :             49.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.349ns  (logic 0.079ns (22.636%)  route 0.270ns (77.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y121                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X103Y121       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.270     0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X103Y121       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X103Y121       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 49.676    

Slack (MET) :             49.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X103Y120       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.205     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X103Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X103Y120       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 49.741    

Slack (MET) :             49.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X103Y120       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.205     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X103Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X103Y120       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 49.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  IntTx_ClkOut1
  To Clock:  IntTx_ClkOut1

Setup :            0  Failing Endpoints,  Worst Slack        7.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.078ns (11.095%)  route 0.625ns (88.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.555ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.037 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.625     3.662    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X160Y229       FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    10.743    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.078ns (11.095%)  route 0.625ns (88.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.555ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.037 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.625     3.662    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X160Y229       FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    10.743    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.078ns (11.095%)  route 0.625ns (88.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.555ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.037 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.625     3.662    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X160Y229       FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    10.743    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.078ns (11.095%)  route 0.625ns (88.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 10.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.555ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.508ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.037 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.625     3.662    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.252    10.966    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4/C
                         clock pessimism             -0.099    10.868    
                         clock uncertainty           -0.058    10.809    
    SLICE_X160Y229       FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    10.743    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.078ns (11.111%)  route 0.624ns (88.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 10.968 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.555ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.508ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.037 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.624     3.661    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254    10.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5/C
                         clock pessimism             -0.099    10.870    
                         clock uncertainty           -0.058    10.811    
    SLICE_X160Y229       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    10.745    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.169ns (26.572%)  route 0.467ns (73.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 10.968 - 8.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.411ns (routing 0.555ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.508ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.411     2.945    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X160Y234       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.026 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.293     3.319    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     3.407 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.174     3.581    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254    10.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.099    10.870    
                         clock uncertainty           -0.058    10.811    
    SLICE_X166Y233       FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    10.745    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.169ns (26.572%)  route 0.467ns (73.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 10.968 - 8.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.411ns (routing 0.555ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.508ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.411     2.945    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X160Y234       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.026 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.293     3.319    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     3.407 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.174     3.581    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     8.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     9.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     9.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     9.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254    10.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.099    10.870    
                         clock uncertainty           -0.058    10.811    
    SLICE_X166Y233       FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066    10.745    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.051ns (12.500%)  route 0.357ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 9.673 - 8.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.336ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.306ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.888     1.765    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.816 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.357     2.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     8.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     8.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     8.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     8.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     8.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.785     9.673    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/C
                         clock pessimism              0.040     9.713    
                         clock uncertainty           -0.058     9.655    
    SLICE_X160Y229       FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.044     9.611    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.051ns (12.500%)  route 0.357ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 9.673 - 8.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.336ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.306ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.888     1.765    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.816 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.357     2.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     8.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     8.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     8.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     8.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     8.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.785     9.673    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/C
                         clock pessimism              0.040     9.713    
                         clock uncertainty           -0.058     9.655    
    SLICE_X160Y229       FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.044     9.611    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (IntTx_ClkOut1 rise@8.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.051ns (12.500%)  route 0.357ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 9.673 - 8.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.336ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.306ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.888     1.765    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.816 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.357     2.173    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      8.000     8.000 r  
    BH27                                              0.000     8.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     8.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     8.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     8.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     8.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     8.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.785     9.673    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/C
                         clock pessimism              0.040     9.713    
                         clock uncertainty           -0.058     9.655    
    SLICE_X160Y229       FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.044     9.611    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  7.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.336ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.786     1.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X166Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y231       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.713 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.055     1.768    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/SOFT_RESET
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     1.782 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.071     1.853    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.889     1.766    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.071     1.695    
    SLICE_X166Y233       FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.675    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.053ns (29.609%)  route 0.126ns (70.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.336ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.786     1.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X166Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y231       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.713 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.055     1.768    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/SOFT_RESET
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     1.782 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.071     1.853    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.889     1.766    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.071     1.695    
    SLICE_X166Y233       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.675    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.080ns (33.613%)  route 0.158ns (66.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      1.254ns (routing 0.508ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.555ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254     2.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X166Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y231       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.026 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.064     3.090    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/SOFT_RESET
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     3.112 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.094     3.206    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.046     3.005    
    SLICE_X166Y233       FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     2.973    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.080ns (33.613%)  route 0.158ns (66.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      1.254ns (routing 0.508ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.555ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.682    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.339     1.021    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.451 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.239     1.690    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.714 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.254     2.968    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X166Y231       FDRE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y231       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.026 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.064     3.090    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/SOFT_RESET
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     3.112 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.094     3.206    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.754     0.754 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.804    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.804 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.390     1.194    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     1.227 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.279     1.506    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.534 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        1.425     2.959    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.046     3.005    
    SLICE_X166Y233       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.032     2.973    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.075ns (25.424%)  route 0.220ns (74.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.779ns (routing 0.306ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.336ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.779     1.667    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X160Y234       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.707 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.149     1.856    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     1.891 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.071     1.962    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.889     1.766    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.040     1.726    
    SLICE_X166Y233       FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.706    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.075ns (25.424%)  route 0.220ns (74.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.779ns (routing 0.306ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.336ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.779     1.667    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X160Y234       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y234       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.707 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.149     1.856    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X166Y233       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     1.891 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.071     1.962    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X166Y233       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.889     1.766    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X166Y233       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.040     1.726    
    SLICE_X166Y233       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.706    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.039ns (12.264%)  route 0.279ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.336ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.786     1.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.713 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.279     1.992    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.891     1.768    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5/C
                         clock pessimism             -0.040     1.728    
    SLICE_X160Y229       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.708    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.039ns (12.264%)  route 0.279ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.336ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.786     1.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.713 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.279     1.992    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.887     1.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1/C
                         clock pessimism             -0.040     1.724    
    SLICE_X160Y229       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.704    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.039ns (12.264%)  route 0.279ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.336ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.786     1.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.713 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.279     1.992    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.887     1.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2/C
                         clock pessimism             -0.040     1.724    
    SLICE_X160Y229       FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.704    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
                            (removal check against rising-edge clock IntTx_ClkOut1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (IntTx_ClkOut1 rise@0.000ns - IntTx_ClkOut1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.039ns (12.264%)  route 0.279ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.336ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.199     0.657    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.707 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.164     0.871    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.786     1.674    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X161Y236       FDSE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y236       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.713 f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].bd_5d9f_0_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=50, routed)          0.279     1.992    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/mgt_tx_reset
    SLICE_X160Y229       FDPE                                         f  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock IntTx_ClkOut1 rise edge)
                                                      0.000     0.000 r  
    BH27                                              0.000     0.000 r  mgt_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/I
    HPIOBDIFFINBUF_X0Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/iclkbuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.225     0.800    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/ClockIn_se_out
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.670 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1
                         net (fo=1, routed)           0.188     0.858    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/IntTx_ClkOut1
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.877 r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/clock_reset_i/Clk_Rst_I_Bufg_TxWrClk/O
    X5Y3 (CLOCK_ROOT)    net (fo=3608, routed)        0.887     1.764    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/Tx_WrClk
    SLICE_X160Y229       FDPE                                         r  mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3/C
                         clock pessimism             -0.040     1.724    
    SLICE_X160Y229       FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.704    mac_support_inst/axi_ethernet_0_support/U0_axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/gen_lvds_transceiver.gen_lvds_transceiver_logic[0].sgmii_logic/gen_sync_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.107ns (4.146%)  route 2.474ns (95.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.130ns = ( 9.870 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.868ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.522     2.487    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X72Y22         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.448     9.870    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X72Y22         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[5]/C
                         clock pessimism              0.053     9.923    
                         clock uncertainty           -0.059     9.864    
    SLICE_X72Y22         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.798    I2c_master_inst/i2cm_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.107ns (4.146%)  route 2.474ns (95.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.130ns = ( 9.870 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.868ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.522     2.487    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X72Y22         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.448     9.870    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X72Y22         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[6]/C
                         clock pessimism              0.053     9.923    
                         clock uncertainty           -0.059     9.864    
    SLICE_X72Y22         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     9.798    I2c_master_inst/i2cm_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.107ns (4.146%)  route 2.474ns (95.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.130ns = ( 9.870 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.868ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.522     2.487    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X72Y22         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.448     9.870    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X72Y22         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[7]/C
                         clock pessimism              0.053     9.923    
                         clock uncertainty           -0.059     9.864    
    SLICE_X72Y22         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     9.798    I2c_master_inst/i2cm_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.107ns (4.146%)  route 2.474ns (95.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.130ns = ( 9.870 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.868ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.522     2.487    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X72Y22         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.448     9.870    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X72Y22         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[8]/C
                         clock pessimism              0.053     9.923    
                         clock uncertainty           -0.059     9.864    
    SLICE_X72Y22         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     9.798    I2c_master_inst/i2cm_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.107ns (4.146%)  route 2.474ns (95.854%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.130ns = ( 9.870 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.868ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.522     2.487    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X72Y22         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.448     9.870    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X72Y22         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[9]/C
                         clock pessimism              0.053     9.923    
                         clock uncertainty           -0.059     9.864    
    SLICE_X72Y22         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     9.798    I2c_master_inst/i2cm_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.107ns (4.172%)  route 2.458ns (95.828%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.135ns = ( 9.865 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.443ns (routing 0.868ns, distribution 1.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.506     2.471    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X71Y23         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.443     9.865    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X71Y23         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[4]/C
                         clock pessimism              0.053     9.918    
                         clock uncertainty           -0.059     9.859    
    SLICE_X71Y23         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     9.793    I2c_master_inst/i2cm_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.107ns (4.176%)  route 2.455ns (95.824%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 9.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.868ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.503     2.468    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X71Y23         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.442     9.864    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X71Y23         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[2]/C
                         clock pessimism              0.053     9.917    
                         clock uncertainty           -0.059     9.858    
    SLICE_X71Y23         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.792    I2c_master_inst/i2cm_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -2.468    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.107ns (4.176%)  route 2.455ns (95.824%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 9.864 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.868ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.503     2.468    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X71Y23         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.442     9.864    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X71Y23         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[3]/C
                         clock pessimism              0.053     9.917    
                         clock uncertainty           -0.059     9.858    
    SLICE_X71Y23         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     9.792    I2c_master_inst/i2cm_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -2.468    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.107ns (4.193%)  route 2.445ns (95.807%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.142ns = ( 9.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.436ns (routing 0.868ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.493     2.458    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X71Y24         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.436     9.858    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X71Y24         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[0]/C
                         clock pessimism              0.053     9.911    
                         clock uncertainty           -0.059     9.852    
    SLICE_X71Y24         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     9.786    I2c_master_inst/i2cm_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_mac_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2c_master_inst/i2cm_inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.107ns (4.193%)  route 2.445ns (95.807%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.142ns = ( 9.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.955ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.436ns (routing 0.868ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247    -2.752    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.724 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.630    -0.094    clock_mac
    SLR Crossing[1->0]   
    SLICE_X114Y31        FDRE                                         r  reset_sync_pre_buf_mac_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y31        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.015 f  reset_sync_pre_buf_mac_reg_lopt_replica/Q
                         net (fo=1, routed)           0.952     0.937    Q_replN
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.965 f  resetBufg_mac/O
                         net (fo=9959, routed)        1.493     2.458    I2c_master_inst/i2cm_inst/reset_sync_mac
    SLICE_X71Y24         FDCE                                         f  I2c_master_inst/i2cm_inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821     7.182 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.398    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.422 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.436     9.858    I2c_master_inst/i2cm_inst/axis_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X71Y24         FDCE                                         r  I2c_master_inst/i2cm_inst/count_reg[1]/C
                         clock pessimism              0.053     9.911    
                         clock uncertainty           -0.059     9.852    
    SLICE_X71Y24         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     9.786    I2c_master_inst/i2cm_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                  7.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.566ns (routing 0.524ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.583ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.566    -0.020    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X40Y42         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.020 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106     0.126    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y42         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.763     0.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X41Y42         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.095     0.033    
    SLICE_X41Y42         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.013    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.566ns (routing 0.524ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.583ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.566    -0.020    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X40Y42         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.020 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106     0.126    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y42         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.763     0.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X41Y42         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.095     0.033    
    SLICE_X41Y42         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.013    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.566ns (routing 0.524ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.583ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.566    -0.020    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X40Y42         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.020 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106     0.126    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y42         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.763     0.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X41Y42         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.095     0.033    
    SLICE_X41Y42         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.013    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.566ns (routing 0.524ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.583ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.566    -0.020    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X40Y42         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.020 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106     0.126    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y42         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.763     0.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X41Y42         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.095     0.033    
    SLICE_X41Y42         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.013    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.566ns (routing 0.524ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.583ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.566    -0.020    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X40Y42         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.020 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106     0.126    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y42         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.763     0.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X41Y42         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.095     0.033    
    SLICE_X41Y42         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.013    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.566ns (routing 0.524ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.583ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.566    -0.020    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X40Y42         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.020 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106     0.126    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y42         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.763     0.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X41Y42         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.095     0.033    
    SLICE_X41Y42         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.013    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.007ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.579ns (routing 0.524ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.583ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.579    -0.007    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X33Y47         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.033 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.109     0.142    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y47         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.778     0.144    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X34Y47         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.095     0.049    
    SLICE_X34Y47         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.029    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.007ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.579ns (routing 0.524ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.583ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.579    -0.007    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X33Y47         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.033 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.109     0.142    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y47         FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.778     0.144    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X34Y47         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.095     0.049    
    SLICE_X34Y47         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.029    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.007ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.579ns (routing 0.524ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.583ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.579    -0.007    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X33Y47         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.033 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.109     0.142    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y47         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.778     0.144    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X34Y47         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.095     0.049    
    SLICE_X34Y47         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.029    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.007ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      1.579ns (routing 0.524ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.583ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.579    -0.007    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X33Y47         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.033 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.109     0.142    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y47         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -1.653    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.634 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.778     0.144    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X34Y47         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.095     0.049    
    SLICE_X34Y47         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.029    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.883ns  (logic 0.076ns (4.036%)  route 1.807ns (95.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.037ns = ( 13.297 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.543ns (routing 1.175ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.807    12.040    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.543    13.297    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/C
                         clock pessimism             -0.182    13.115    
                         clock uncertainty           -0.181    12.934    
    SLICE_X171Y227       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.868    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.868ns  (logic 0.076ns (4.069%)  route 1.792ns (95.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 13.293 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.175ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.792    12.025    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.539    13.293    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X172Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/C
                         clock pessimism             -0.182    13.111    
                         clock uncertainty           -0.181    12.930    
    SLICE_X172Y227       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.864    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.842ns  (logic 0.076ns (4.126%)  route 1.766ns (95.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.029ns = ( 13.305 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.175ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.766    11.999    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y226       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.551    13.305    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y226       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/C
                         clock pessimism             -0.182    13.123    
                         clock uncertainty           -0.181    12.942    
    SLICE_X171Y226       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.876    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.384ns  (logic 0.076ns (5.491%)  route 1.308ns (94.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.029ns = ( 13.305 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.175ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.308    11.541    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X174Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.551    13.305    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X174Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/C
                         clock pessimism             -0.182    13.123    
                         clock uncertainty           -0.181    12.942    
    SLICE_X174Y227       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.876    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.234ns  (logic 0.076ns (6.159%)  route 1.158ns (93.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.037ns = ( 13.297 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.543ns (routing 1.175ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.158    11.391    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X175Y225       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.543    13.297    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y225       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/C
                         clock pessimism             -0.182    13.115    
                         clock uncertainty           -0.181    12.934    
    SLICE_X175Y225       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.868    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.227ns  (logic 0.076ns (6.194%)  route 1.151ns (93.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.040ns = ( 13.294 - 13.333 ) 
    Source Clock Delay      (SCD):    0.157ns = ( 10.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.881ns (routing 0.955ns, distribution 1.926ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.175ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718    10.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    11.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.164     7.001 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.248    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.276 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.881    10.157    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.233 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.151    11.384    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y228       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.540    13.294    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X172Y228       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/C
                         clock pessimism             -0.182    13.112    
                         clock uncertainty           -0.181    12.931    
    SLICE_X172Y228       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.865    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.201ns  (logic 0.050ns (4.163%)  route 1.151ns (95.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.029ns = ( 13.305 - 13.333 ) 
    Source Clock Delay      (SCD):    0.128ns = ( 10.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.762ns (routing 0.583ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.710ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575    10.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230    10.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674     8.181 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     8.347    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.366 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.762    10.128    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050    10.178 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.151    11.329    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474    13.808 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.848    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.848 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203    14.051    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    11.585 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    11.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.747 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.558    13.305    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/C
                         clock pessimism             -0.071    13.234    
                         clock uncertainty           -0.181    13.053    
    SLICE_X171Y227       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.044    13.009    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.192ns  (logic 0.050ns (4.195%)  route 1.142ns (95.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.032ns = ( 13.302 - 13.333 ) 
    Source Clock Delay      (SCD):    0.128ns = ( 10.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.762ns (routing 0.583ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.710ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575    10.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230    10.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674     8.181 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     8.347    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.366 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.762    10.128    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050    10.178 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.142    11.320    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474    13.808 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.848    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.848 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203    14.051    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    11.585 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    11.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.747 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.555    13.302    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X172Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/C
                         clock pessimism             -0.071    13.231    
                         clock uncertainty           -0.181    13.050    
    SLICE_X172Y227       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.044    13.006    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        1.174ns  (logic 0.050ns (4.259%)  route 1.124ns (95.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.023ns = ( 13.311 - 13.333 ) 
    Source Clock Delay      (SCD):    0.128ns = ( 10.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.762ns (routing 0.583ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.710ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575    10.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230    10.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674     8.181 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     8.347    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.366 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.762    10.128    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050    10.178 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.124    11.302    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y226       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474    13.808 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.848    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.848 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203    14.051    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    11.585 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    11.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.747 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.564    13.311    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y226       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/C
                         clock pessimism             -0.071    13.240    
                         clock uncertainty           -0.181    13.059    
    SLICE_X171Y226       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.044    13.015    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.333ns  (clk_125 rise@13.333ns - clk_100 rise@10.000ns)
  Data Path Delay:        0.889ns  (logic 0.050ns (5.624%)  route 0.839ns (94.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.022ns = ( 13.312 - 13.333 ) 
    Source Clock Delay      (SCD):    0.128ns = ( 10.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.762ns (routing 0.583ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.710ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575    10.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230    10.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.674     8.181 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     8.347    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.366 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.762    10.128    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050    10.178 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.839    11.017    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X174Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474    13.808 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.848    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.848 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203    14.051    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    11.585 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    11.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.747 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.565    13.312    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X174Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/C
                         clock pessimism             -0.071    13.241    
                         clock uncertainty           -0.181    13.060    
    SLICE_X174Y227       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.044    13.016    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  1.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.038ns (6.100%)  route 0.585ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.116ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.795ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.585     0.619    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X175Y225       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.751     0.116    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y225       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/C
                         clock pessimism              0.071     0.186    
                         clock uncertainty            0.181     0.367    
    SLICE_X175Y225       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.347    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.038ns (6.070%)  route 0.588ns (93.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.111ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.795ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.588     0.622    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y228       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.746     0.111    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X172Y228       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/C
                         clock pessimism              0.071     0.181    
                         clock uncertainty            0.181     0.362    
    SLICE_X172Y228       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.342    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.038ns (5.483%)  route 0.655ns (94.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.125ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.795ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.655     0.689    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X174Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.760     0.125    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X174Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/C
                         clock pessimism              0.071     0.195    
                         clock uncertainty            0.181     0.376    
    SLICE_X174Y227       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.356    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.058ns (7.022%)  route 0.768ns (92.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.110ns
    Source Clock Delay      (SCD):    0.007ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.585ns (routing 0.868ns, distribution 1.717ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.292ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.585     0.007    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.065 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.768     0.833    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X175Y225       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.837     0.110    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y225       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]/C
                         clock pessimism              0.182     0.291    
                         clock uncertainty            0.181     0.472    
    SLICE_X175Y225       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     0.440    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.058ns (6.938%)  route 0.778ns (93.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.105ns
    Source Clock Delay      (SCD):    0.007ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.585ns (routing 0.868ns, distribution 1.717ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.292ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.585     0.007    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.065 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.778     0.843    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y228       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.832     0.105    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X172Y228       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]/C
                         clock pessimism              0.182     0.286    
                         clock uncertainty            0.181     0.467    
    SLICE_X172Y228       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     0.435    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.058ns (6.284%)  route 0.865ns (93.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.131ns
    Source Clock Delay      (SCD):    0.007ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.585ns (routing 0.868ns, distribution 1.717ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.292ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.585     0.007    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.065 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.865     0.930    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X174Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.858     0.131    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X174Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]/C
                         clock pessimism              0.182     0.312    
                         clock uncertainty            0.181     0.493    
    SLICE_X174Y227       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     0.461    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.038ns (4.144%)  route 0.879ns (95.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.123ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.795ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.879     0.913    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y226       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.758     0.123    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y226       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/C
                         clock pessimism              0.071     0.193    
                         clock uncertainty            0.181     0.374    
    SLICE_X171Y226       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.354    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.038ns (4.077%)  route 0.894ns (95.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.111ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.795ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.894     0.928    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X172Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.746     0.111    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X172Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]/C
                         clock pessimism              0.071     0.181    
                         clock uncertainty            0.181     0.362    
    SLICE_X172Y227       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.342    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.038ns (4.047%)  route 0.901ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.116ns
    Source Clock Delay      (SCD):    -0.004ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.524ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.795ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -1.603    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       1.582    -0.004    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.034 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         0.901     0.935    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y227       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.751     0.116    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y227       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]/C
                         clock pessimism              0.071     0.186    
                         clock uncertainty            0.181     0.367    
    SLICE_X171Y227       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.347    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.058ns (4.805%)  route 1.149ns (95.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.130ns
    Source Clock Delay      (SCD):    0.007ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.585ns (routing 0.868ns, distribution 1.717ns)
  Clock Net Delay (Destination): 2.857ns (routing 1.292ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     0.619 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.659    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.003    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.821    -2.818 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    -2.602    example_clocks_resets_inst/clk_100
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.578 r  example_clocks_resets_inst/axi_lite_clk_int_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=14070, routed)       2.585     0.007    example_clocks_resets_inst/axi_lite_reset_gen/axi_lite_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X175Y226       FDRE                                         r  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y226       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.065 f  example_clocks_resets_inst/axi_lite_reset_gen/axi_eth_ex_des_reset_sync4_reg/Q
                         net (fo=126, routed)         1.149     1.214    mac_support_inst/axi_lite_ctrl_inst/axi_lite_resetn
    SLICE_X171Y226       FDCE                                         f  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.857     0.130    mac_support_inst/axi_lite_ctrl_inst/gtx_clk_bufg
    SLR Crossing[1->0]   
    SLICE_X171Y226       FDCE                                         r  mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]/C
                         clock pessimism              0.182     0.311    
                         clock uncertainty            0.181     0.492    
    SLICE_X171Y226       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.032     0.460    mac_support_inst/axi_lite_ctrl_inst/axi_config_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.754    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack       12.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.250ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.168ns (19.765%)  route 0.682ns (80.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.104ns = ( 13.230 - 13.333 ) 
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.790ns (routing 1.292ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.175ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.790     0.063    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X37Y48         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.141 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     0.353    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X37Y48         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.443 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.470     0.913    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X43Y48         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.476    13.230    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X43Y48         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.060    13.290    
                         clock uncertainty           -0.061    13.229    
    SLICE_X43Y48         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    13.163    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.250ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.168ns (19.765%)  route 0.682ns (80.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.104ns = ( 13.230 - 13.333 ) 
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.790ns (routing 1.292ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.175ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.790     0.063    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X37Y48         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.141 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     0.353    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X37Y48         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.443 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.470     0.913    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X43Y48         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.476    13.230    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X43Y48         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.060    13.290    
                         clock uncertainty           -0.061    13.229    
    SLICE_X43Y48         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    13.163    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.250ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.168ns (19.765%)  route 0.682ns (80.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.104ns = ( 13.230 - 13.333 ) 
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.790ns (routing 1.292ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.175ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.790     0.063    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X37Y48         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.141 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     0.353    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X37Y48         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.443 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.470     0.913    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X43Y48         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.476    13.230    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X43Y48         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.060    13.290    
                         clock uncertainty           -0.061    13.229    
    SLICE_X43Y48         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    13.163    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.283ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.080ns (8.979%)  route 0.811ns (91.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 13.243 - 13.333 ) 
    Source Clock Delay      (SCD):    0.055ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.292ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.175ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.782     0.055    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y39         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.135 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.811     0.946    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X39Y42         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.489    13.243    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y42         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.113    13.356    
                         clock uncertainty           -0.061    13.295    
    SLICE_X39Y42         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    13.229    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 12.283    

Slack (MET) :             12.283ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.080ns (8.979%)  route 0.811ns (91.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 13.243 - 13.333 ) 
    Source Clock Delay      (SCD):    0.055ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.292ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.175ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.782     0.055    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y39         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.135 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.811     0.946    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X39Y42         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.489    13.243    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y42         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.113    13.356    
                         clock uncertainty           -0.061    13.295    
    SLICE_X39Y42         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    13.229    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 12.283    

Slack (MET) :             12.283ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.080ns (8.979%)  route 0.811ns (91.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 13.243 - 13.333 ) 
    Source Clock Delay      (SCD):    0.055ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.292ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.175ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.782     0.055    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y39         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.135 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.811     0.946    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X39Y42         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.489    13.243    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y42         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.113    13.356    
                         clock uncertainty           -0.061    13.295    
    SLICE_X39Y42         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    13.229    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 12.283    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.080ns (9.009%)  route 0.808ns (90.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns = ( 13.242 - 13.333 ) 
    Source Clock Delay      (SCD):    0.055ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.292ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.175ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.782     0.055    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y39         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.135 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.808     0.943    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X39Y42         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.488    13.242    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y42         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.113    13.355    
                         clock uncertainty           -0.061    13.294    
    SLICE_X39Y42         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    13.228    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.080ns (9.009%)  route 0.808ns (90.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns = ( 13.242 - 13.333 ) 
    Source Clock Delay      (SCD):    0.055ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.292ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.175ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.782     0.055    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y39         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.135 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.808     0.943    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X39Y42         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.488    13.242    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y42         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.113    13.355    
                         clock uncertainty           -0.061    13.294    
    SLICE_X39Y42         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    13.228    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.080ns (9.009%)  route 0.808ns (90.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns = ( 13.242 - 13.333 ) 
    Source Clock Delay      (SCD):    0.055ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.292ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.175ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.782     0.055    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y39         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.135 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.808     0.943    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X39Y42         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.488    13.242    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y42         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.113    13.355    
                         clock uncertainty           -0.061    13.294    
    SLICE_X39Y42         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    13.228    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_125 rise@13.333ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.080ns (9.009%)  route 0.808ns (90.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns = ( 13.242 - 13.333 ) 
    Source Clock Delay      (SCD):    0.055ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.292ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.175ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.755    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.727 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.782     0.055    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y39         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.135 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.808     0.943    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X39Y42         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   13.333    13.333 r  
    BJ4                                               0.000    13.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000    13.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    13.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    14.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.821    10.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.730    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.754 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       2.488    13.242    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X39Y42         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.113    13.355    
                         clock uncertainty           -0.061    13.294    
    SLICE_X39Y42         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    13.228    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 12.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.795ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -0.028 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.101     0.073    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.719     0.084    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X47Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.096    -0.013    
    SLICE_X47Y26         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -0.033    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.795ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -0.028 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.101     0.073    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.719     0.084    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X47Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.096    -0.013    
    SLICE_X47Y26         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020    -0.033    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.795ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -0.028 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.101     0.073    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.719     0.084    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X47Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.096    -0.013    
    SLICE_X47Y26         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020    -0.033    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.795ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -0.028 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.101     0.073    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.719     0.084    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X47Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.096    -0.013    
    SLICE_X47Y26         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020    -0.033    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.795ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -0.028 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.101     0.073    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.719     0.084    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X47Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.096    -0.013    
    SLICE_X47Y26         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020    -0.033    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.795ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -0.028 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.101     0.073    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.719     0.084    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X47Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.096    -0.013    
    SLICE_X47Y26         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020    -0.033    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.795ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -0.028 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.101     0.073    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.719     0.084    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X47Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.096    -0.013    
    SLICE_X47Y26         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020    -0.033    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.077ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.795ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.029 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.095     0.066    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.712     0.077    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X49Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.096    -0.020    
    SLICE_X49Y26         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020    -0.040    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.077ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.795ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.029 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.095     0.066    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.712     0.077    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X49Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.096    -0.020    
    SLICE_X49Y26         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020    -0.040    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.077ns
    Source Clock Delay      (SCD):    -0.068ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.519ns (routing 0.710ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.795ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.604    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.587 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.519    -0.068    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X45Y26         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.029 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.095     0.066    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X49Y26         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.654    example_clocks_resets_inst/clk_125
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.635 r  example_clocks_resets_inst/gtx_clk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=89303, routed)       1.712     0.077    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X49Y26         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.096    -0.020    
    SLICE_X49Y26         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -0.040    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_300
  To Clock:  clk_300

Setup :            0  Failing Endpoints,  Worst Slack        1.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.079ns (6.605%)  route 1.117ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 2.998 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.458ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.117     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y126       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.238     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y126       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.094     3.092    
                         clock uncertainty           -0.052     3.040    
    SLICE_X107Y126       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          2.974    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.079ns (7.342%)  route 0.997ns (92.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.338ns = ( 2.996 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.458ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.997     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y127       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.236     2.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X109Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.042     3.038    
                         clock uncertainty           -0.052     2.986    
    SLICE_X109Y127       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          2.920    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.079ns (7.806%)  route 0.933ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.335ns = ( 2.999 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.458ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.933     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.239     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.094     3.093    
                         clock uncertainty           -0.052     3.041    
    SLICE_X107Y124       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          2.975    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.079ns (7.806%)  route 0.933ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.335ns = ( 2.999 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.458ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.933     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.239     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X107Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.094     3.093    
                         clock uncertainty           -0.052     3.041    
    SLICE_X107Y124       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          2.975    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.079ns (7.932%)  route 0.917ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 2.997 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.458ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.917     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.237     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.094     3.091    
                         clock uncertainty           -0.052     3.039    
    SLICE_X108Y124       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.079ns (7.932%)  route 0.917ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 2.997 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.458ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.917     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.237     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.094     3.091    
                         clock uncertainty           -0.052     3.039    
    SLICE_X108Y124       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.079ns (7.932%)  route 0.917ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 2.997 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.458ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.917     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.237     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.094     3.091    
                         clock uncertainty           -0.052     3.039    
    SLICE_X108Y124       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.079ns (7.932%)  route 0.917ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 2.997 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.458ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.917     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.237     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.094     3.091    
                         clock uncertainty           -0.052     3.039    
    SLICE_X108Y124       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.973    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.079ns (8.691%)  route 0.830ns (91.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 2.991 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.458ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.830     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y129       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.094     3.085    
                         clock uncertainty           -0.052     3.033    
    SLICE_X108Y129       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          2.967    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300 rise@3.333ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.079ns (8.691%)  route 0.830ns (91.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 2.991 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.525ns (routing 1.608ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.458ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.164    -2.999 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    -2.748    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.720 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.525    -0.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X108Y127       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.830     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y129       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    3.333     3.333 r  
    BJ4                                               0.000     3.333 r  clk_in_p (IN)
                         net (fo=0)                   0.000     3.333    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     3.953 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.993    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.993 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.337    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.821     0.516 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     0.736    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.760 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         2.231     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X108Y129       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.094     3.085    
                         clock uncertainty           -0.052     3.033    
    SLICE_X108Y129       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.967    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.396%)  route 0.173ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.983ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X103Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.540    -0.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.055    -0.146    
    SLICE_X103Y120       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.396%)  route 0.173ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.983ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X103Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.540    -0.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.055    -0.146    
    SLICE_X103Y120       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.396%)  route 0.173ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.983ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X103Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.540    -0.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.055    -0.146    
    SLICE_X103Y120       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.210ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.373ns (routing 0.880ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.983ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.373    -0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.099    -0.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y130       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.554    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X107Y130       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.109    -0.185    
    SLICE_X107Y130       FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020    -0.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.037ns (15.745%)  route 0.198ns (84.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.983ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X103Y123       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.548    -0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y123       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.055    -0.138    
    SLICE_X103Y123       FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020    -0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.037ns (15.745%)  route 0.198ns (84.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.983ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X103Y123       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.548    -0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y123       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.055    -0.138    
    SLICE_X103Y123       FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020    -0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.037ns (15.745%)  route 0.198ns (84.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.983ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X103Y123       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.548    -0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y123       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.055    -0.138    
    SLICE_X103Y123       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020    -0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.037ns (15.745%)  route 0.198ns (84.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.983ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X103Y123       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.548    -0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y123       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.055    -0.138    
    SLICE_X103Y123       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020    -0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.037ns (15.745%)  route 0.198ns (84.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.983ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X103Y123       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.548    -0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y123       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.055    -0.138    
    SLICE_X103Y123       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020    -0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_300  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300 rise@0.000ns - clk_300 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.037ns (15.745%)  route 0.198ns (84.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.331ns (routing 0.880ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.983ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.466    -1.749 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.600    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.583 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.331    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X102Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X103Y123       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300 rise edge)    0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks_resets_inst/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  example_clocks_resets_inst/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    example_clocks_resets_inst/clkin1_buf/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  example_clocks_resets_inst/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    example_clocks_resets_inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.674    -1.819 r  example_clocks_resets_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.649    example_clocks_resets_inst/clk_300
    BUFGCE_X0Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.630 r  example_clocks_resets_inst/ref_clk_bufg_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=433, routed)         1.548    -0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X103Y123       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.055    -0.138    
    SLICE_X103Y123       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.261ns (7.826%)  route 3.074ns (92.174%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 54.011 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.853ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.407    12.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.859    54.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.688    58.699    
                         clock uncertainty           -0.035    58.664    
    SLICE_X114Y124       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    58.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.598    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 46.466    

Slack (MET) :             46.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.261ns (7.826%)  route 3.074ns (92.174%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 54.011 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.853ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.407    12.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.859    54.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.688    58.699    
                         clock uncertainty           -0.035    58.664    
    SLICE_X114Y124       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    58.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.598    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 46.466    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    

Slack (MET) :             46.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.261ns (7.833%)  route 3.071ns (92.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 54.010 - 50.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    4.688ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.937ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.853ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.085     8.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X221Y124       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y124       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.383     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X221Y124       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.284     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X221Y124       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.404    12.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y124       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    52.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.858    54.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y124       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.688    58.698    
                         clock uncertainty           -0.035    58.663    
    SLICE_X114Y124       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    58.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.597    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 46.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.058ns (24.786%)  route 0.176ns (75.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.846ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.937ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.176     4.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.134     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.644     4.202    
    SLICE_X104Y120       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.032     4.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.058ns (24.786%)  route 0.176ns (75.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.846ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.937ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.176     4.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.134     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.644     4.202    
    SLICE_X104Y120       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.032     4.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.058ns (24.893%)  route 0.175ns (75.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.845ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.937ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     4.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.133     8.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.644     4.201    
    SLICE_X104Y120       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.032     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.058ns (24.786%)  route 0.176ns (75.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.846ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.937ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.176     4.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.134     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.644     4.202    
    SLICE_X104Y120       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.032     4.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.058ns (24.786%)  route 0.176ns (75.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.846ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.937ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.176     4.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.134     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.644     4.202    
    SLICE_X104Y120       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.032     4.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.058ns (24.893%)  route 0.175ns (75.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.845ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.937ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     4.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.133     8.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.644     4.201    
    SLICE_X104Y120       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.032     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.058ns (24.786%)  route 0.176ns (75.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.846ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.937ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.176     4.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.134     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -4.644     4.202    
    SLICE_X104Y120       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032     4.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.058ns (24.893%)  route 0.175ns (75.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.845ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.937ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     4.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.133     8.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -4.644     4.201    
    SLICE_X104Y120       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.058ns (24.893%)  route 0.175ns (75.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.845ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.937ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     4.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.133     8.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.644     4.201    
    SLICE_X104Y120       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.032     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.058ns (24.893%)  route 0.175ns (75.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.845ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    4.644ns
  Clock Net Delay (Source):      1.834ns (routing 0.853ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.937ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.834     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y117       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     4.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X104Y120       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.384     6.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.133     8.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X104Y120       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.644     4.201    
    SLICE_X104Y120       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.032     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.050    





