Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Apr 30 22:39:28 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CLA_Adder_Wrapper_level2_timing_summary_routed.rpt -pb CLA_Adder_Wrapper_level2_timing_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_Adder_Wrapper_level2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.227        0.000                      0                 2435        0.044        0.000                      0                 2435       19.500        0.000                       0                  1847  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        21.227        0.000                      0                 2435        0.044        0.000                      0                 2435       19.500        0.000                       0                  1847  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       21.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.227ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.800ns  (logic 5.611ns (29.846%)  route 13.189ns (70.154%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.549     5.070    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y24         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/Q
                         net (fo=2, routed)           1.177     6.765    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_in_A[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.889 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.021     7.910    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_3
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.153     8.063 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.036     9.098    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_5
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.356     9.454 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.133    10.588    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_7
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.362    10.950 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.796    11.746    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_9
    SLICE_X0Y32          LUT5 (Prop_lut5_I4_O)        0.355    12.101 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.739    12.840    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_11
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.361    13.201 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.578    13.779    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_13
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.322    14.101 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.739    14.840    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_15
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.361    15.201 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577    15.777    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_17
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.322    16.099 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.802    16.902    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_19
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.361    17.263 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.870    18.133    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_21
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.356    18.489 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.719    19.207    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_23
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.327    19.534 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.064    20.599    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_25
    SLICE_X10Y55         LUT5 (Prop_lut5_I4_O)        0.356    20.955 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.471    21.426    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_27
    SLICE_X11Y54         LUT5 (Prop_lut5_I4_O)        0.327    21.753 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.848    22.601    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_29
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.323    22.924 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.619    23.543    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.327    23.870 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.870    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/p_2_out
    SLICE_X12Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.450    44.791    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/clock
    SLICE_X12Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.260    45.051    
                         clock uncertainty           -0.035    45.016    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)        0.081    45.097    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.097    
                         arrival time                         -23.870    
  -------------------------------------------------------------------
                         slack                                 21.227    

Slack (MET) :             21.234ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.789ns  (logic 5.611ns (29.864%)  route 13.178ns (70.136%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.549     5.070    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y24         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/Q
                         net (fo=2, routed)           1.177     6.765    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_in_A[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.889 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.021     7.910    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_3
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.153     8.063 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.036     9.098    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_5
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.356     9.454 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.133    10.588    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_7
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.362    10.950 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.796    11.746    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_9
    SLICE_X0Y32          LUT5 (Prop_lut5_I4_O)        0.355    12.101 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.739    12.840    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_11
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.361    13.201 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.578    13.779    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_13
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.322    14.101 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.739    14.840    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_15
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.361    15.201 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577    15.777    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_17
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.322    16.099 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.802    16.902    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_19
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.361    17.263 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.870    18.133    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_21
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.356    18.489 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.719    19.207    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_23
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.327    19.534 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.064    20.599    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_25
    SLICE_X10Y55         LUT5 (Prop_lut5_I4_O)        0.356    20.955 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.471    21.426    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_27
    SLICE_X11Y54         LUT5 (Prop_lut5_I4_O)        0.327    21.753 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.848    22.601    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_29
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.323    22.924 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.608    23.532    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_31
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.327    23.859 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.859    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out[32]
    SLICE_X12Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.450    44.791    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/clock
    SLICE_X12Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.260    45.051    
                         clock uncertainty           -0.035    45.016    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)        0.077    45.093    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -23.859    
  -------------------------------------------------------------------
                         slack                                 21.234    

Slack (MET) :             21.469ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.502ns  (logic 5.618ns (30.365%)  route 12.884ns (69.635%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 44.792 - 40.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.556     5.077    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y29         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][2]/Q
                         net (fo=2, routed)           0.949     6.545    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_in_B[2]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.669 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.766     7.435    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_3
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.153     7.588 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.045     8.633    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_5
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.359     8.992 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.955     9.947    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_7
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.358    10.305 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.875    11.180    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_9
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.358    11.538 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.571    12.108    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_11
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.328    12.436 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.957    13.393    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_13
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.356    13.749 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.109    14.858    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_15
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.360    15.218 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.693    15.911    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_17
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.327    16.238 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577    16.815    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_19
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.322    17.137 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.651    17.788    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_21
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.328    18.116 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.832    18.948    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_23
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.356    19.304 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.804    20.107    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_25
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.360    20.467 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.911    21.378    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_27
    SLICE_X12Y52         LUT5 (Prop_lut5_I4_O)        0.356    21.734 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.626    22.360    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_29
    SLICE_X12Y50         LUT5 (Prop_lut5_I4_O)        0.324    22.684 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.564    23.248    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.331    23.579 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.579    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/p_2_out
    SLICE_X13Y47         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.451    44.792    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/clock
    SLICE_X13Y47         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.260    45.052    
                         clock uncertainty           -0.035    45.017    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.031    45.048    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.048    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                 21.469    

Slack (MET) :             21.471ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 5.618ns (30.371%)  route 12.880ns (69.629%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 44.792 - 40.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.556     5.077    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y29         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][2]/Q
                         net (fo=2, routed)           0.949     6.545    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_in_B[2]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.669 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.766     7.435    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_3
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.153     7.588 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.045     8.633    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_5
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.359     8.992 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.955     9.947    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_7
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.358    10.305 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.875    11.180    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_9
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.358    11.538 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.571    12.108    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_11
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.328    12.436 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.957    13.393    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_13
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.356    13.749 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.109    14.858    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_15
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.360    15.218 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.693    15.911    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_17
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.327    16.238 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577    16.815    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_19
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.322    17.137 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.651    17.788    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_21
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.328    18.116 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.832    18.948    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_23
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.356    19.304 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.804    20.107    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_25
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.360    20.467 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.911    21.378    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_27
    SLICE_X12Y52         LUT5 (Prop_lut5_I4_O)        0.356    21.734 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.626    22.360    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_29
    SLICE_X12Y50         LUT5 (Prop_lut5_I4_O)        0.324    22.684 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.560    23.244    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_31
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.331    23.575 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.575    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out[32]
    SLICE_X13Y47         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.451    44.792    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/clock
    SLICE_X13Y47         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.260    45.052    
                         clock uncertainty           -0.035    45.017    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.029    45.046    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.046    
                         arrival time                         -23.575    
  -------------------------------------------------------------------
                         slack                                 21.471    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.287ns  (logic 5.723ns (31.295%)  route 12.564ns (68.705%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.551     5.072    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y26         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[1][2]/Q
                         net (fo=2, routed)           0.707     6.257    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_in_A[2]
    SLICE_X10Y26         LUT6 (Prop_lut6_I1_O)        0.296     6.553 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.043     7.596    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_3
    SLICE_X7Y26          LUT5 (Prop_lut5_I4_O)        0.150     7.746 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.550     8.296    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_5
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.326     8.622 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.591     9.213    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_7
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.355     9.568 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.043    10.611    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_9
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.355    10.966 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.681    11.647    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_11
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.377    12.024 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    12.991    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_13
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.360    13.351 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.586    13.936    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_15
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.324    14.260 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.722    14.982    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_17
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.324    15.306 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.722    16.027    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_19
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.324    16.351 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.704    17.055    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_21
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.327    17.382 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.012    18.394    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_23
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.357    18.751 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.071    19.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_25
    SLICE_X10Y56         LUT5 (Prop_lut5_I4_O)        0.356    20.178 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.775    20.953    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_27
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.327    21.280 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.744    22.025    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_29
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.356    22.381 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.648    23.028    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.331    23.359 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.359    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/p_2_out
    SLICE_X14Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.450    44.791    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/clock
    SLICE_X14Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.260    45.051    
                         clock uncertainty           -0.035    45.016    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.081    45.097    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.097    
                         arrival time                         -23.359    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.745ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.723ns (31.314%)  route 12.553ns (68.686%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.551     5.072    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y26         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[1][2]/Q
                         net (fo=2, routed)           0.707     6.257    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_in_A[2]
    SLICE_X10Y26         LUT6 (Prop_lut6_I1_O)        0.296     6.553 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.043     7.596    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_3
    SLICE_X7Y26          LUT5 (Prop_lut5_I4_O)        0.150     7.746 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.550     8.296    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_5
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.326     8.622 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.591     9.213    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_7
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.355     9.568 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.043    10.611    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_9
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.355    10.966 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.681    11.647    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_11
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.377    12.024 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    12.991    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_13
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.360    13.351 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.586    13.936    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_15
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.324    14.260 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.722    14.982    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_17
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.324    15.306 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.722    16.027    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_19
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.324    16.351 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.704    17.055    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_21
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.327    17.382 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.012    18.394    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_23
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.357    18.751 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.071    19.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_25
    SLICE_X10Y56         LUT5 (Prop_lut5_I4_O)        0.356    20.178 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.775    20.953    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_27
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.327    21.280 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.744    22.025    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_29
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.356    22.381 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.637    23.017    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/w_C_31
    SLICE_X14Y46         LUT3 (Prop_lut3_I2_O)        0.331    23.348 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.348    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out[32]
    SLICE_X14Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.450    44.791    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/clock
    SLICE_X14Y46         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.260    45.051    
                         clock uncertainty           -0.035    45.016    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.077    45.093    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -23.348    
  -------------------------------------------------------------------
                         slack                                 21.745    

Slack (MET) :             21.746ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.277ns  (logic 5.514ns (30.169%)  route 12.763ns (69.831%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.549     5.070    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X11Y25         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][2]/Q
                         net (fo=2, routed)           1.012     6.538    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_in_A[2]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.751     7.413    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.533 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.831     8.364    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_5
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.356     8.720 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.446     9.166    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_7
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.327     9.493 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.654    10.147    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_9
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.355    10.502 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.820    11.322    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_11
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.361    11.683 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.199    12.882    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_13
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.360    13.242 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.871    14.113    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_15
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.324    14.437 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.795    15.233    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_17
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.327    15.560 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.167    16.727    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_19
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.356    17.083 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.706    17.789    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_21
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.325    18.114 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.451    18.565    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_23
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.351    18.916 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.974    19.890    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_25
    SLICE_X11Y53         LUT5 (Prop_lut5_I4_O)        0.361    20.251 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.602    20.853    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_27
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.320    21.173 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.019    22.192    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_29
    SLICE_X12Y48         LUT5 (Prop_lut5_I4_O)        0.360    22.552 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.464    23.016    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_31
    SLICE_X12Y45         LUT3 (Prop_lut3_I2_O)        0.331    23.347 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.347    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out[32]
    SLICE_X12Y45         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.450    44.791    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/clock
    SLICE_X12Y45         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.260    45.051    
                         clock uncertainty           -0.035    45.016    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.077    45.093    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -23.347    
  -------------------------------------------------------------------
                         slack                                 21.746    

Slack (MET) :             21.753ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.274ns  (logic 5.514ns (30.174%)  route 12.760ns (69.826%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.549     5.070    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X11Y25         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][2]/Q
                         net (fo=2, routed)           1.012     6.538    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_in_A[2]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.662 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.751     7.413    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.533 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.831     8.364    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_5
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.356     8.720 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.446     9.166    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_7
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.327     9.493 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.654    10.147    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_9
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.355    10.502 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.820    11.322    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_11
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.361    11.683 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.199    12.882    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_13
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.360    13.242 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.871    14.113    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_15
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.324    14.437 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.795    15.233    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_17
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.327    15.560 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.167    16.727    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_19
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.356    17.083 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.706    17.789    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_21
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.325    18.114 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.451    18.565    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_23
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.351    18.916 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.974    19.890    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_25
    SLICE_X11Y53         LUT5 (Prop_lut5_I4_O)        0.361    20.251 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.602    20.853    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_27
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.320    21.173 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.019    22.192    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_29
    SLICE_X12Y48         LUT5 (Prop_lut5_I4_O)        0.360    22.552 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.461    23.013    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.331    23.344 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.344    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/p_2_out
    SLICE_X12Y45         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.450    44.791    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/clock
    SLICE_X12Y45         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.260    45.051    
                         clock uncertainty           -0.035    45.016    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.081    45.097    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.097    
                         arrival time                         -23.344    
  -------------------------------------------------------------------
                         slack                                 21.753    

Slack (MET) :             21.845ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.133ns  (logic 5.412ns (29.846%)  route 12.721ns (70.154%))
  Logic Levels:           16  (LUT3=2 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 44.793 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.549     5.070    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y24         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/Q
                         net (fo=2, routed)           1.177     6.765    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_in_A[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.889 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.021     7.910    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_3
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.153     8.063 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.036     9.098    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_5
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.356     9.454 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.133    10.588    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_7
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.362    10.950 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.796    11.746    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_9
    SLICE_X0Y32          LUT5 (Prop_lut5_I4_O)        0.355    12.101 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.739    12.840    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_11
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.361    13.201 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.578    13.779    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_13
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.322    14.101 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.739    14.840    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_15
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.361    15.201 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577    15.777    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_17
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.322    16.099 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.802    16.902    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_19
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.361    17.263 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.870    18.133    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_21
    SLICE_X2Y53          LUT5 (Prop_lut5_I4_O)        0.356    18.489 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.719    19.207    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_23
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.327    19.534 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.064    20.599    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_25
    SLICE_X10Y55         LUT5 (Prop_lut5_I4_O)        0.356    20.955 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.471    21.426    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_27
    SLICE_X11Y54         LUT5 (Prop_lut5_I4_O)        0.327    21.753 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.848    22.601    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_29
    SLICE_X11Y48         LUT3 (Prop_lut3_I2_O)        0.327    22.928 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[30].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.151    23.079    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[30].full_adder_inst/i_carry
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.124    23.203 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[30].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.203    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/p_5_out
    SLICE_X11Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.452    44.793    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/clock
    SLICE_X11Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[30]/C
                         clock pessimism              0.260    45.053    
                         clock uncertainty           -0.035    45.018    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.031    45.049    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[30]
  -------------------------------------------------------------------
                         required time                         45.049    
                         arrival time                         -23.203    
  -------------------------------------------------------------------
                         slack                                 21.845    

Slack (MET) :             21.896ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.119ns  (logic 5.380ns (29.693%)  route 12.739ns (70.307%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.557     5.078    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X8Y30          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][2]/Q
                         net (fo=2, routed)           1.004     6.601    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_in_B[2]
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.725 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.830     7.554    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_3
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.153     7.707 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.670     8.378    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_5
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.324     8.702 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.660     9.361    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_7
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.360     9.721 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.696    10.417    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_9
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.327    10.744 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.862    11.606    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_11
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.153    11.759 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.701    12.460    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_13
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.323    12.783 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.057    13.841    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_15
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.356    14.197 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.937    15.134    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_17
    SLICE_X8Y45          LUT5 (Prop_lut5_I4_O)        0.360    15.494 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.585    16.080    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_19
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.324    16.404 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.875    17.279    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_21
    SLICE_X6Y54          LUT5 (Prop_lut5_I4_O)        0.324    17.603 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.559    18.162    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_23
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.327    18.489 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.832    19.321    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_25
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.356    19.677 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.028    20.705    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_27
    SLICE_X14Y52         LUT5 (Prop_lut5_I4_O)        0.360    21.065 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.890    21.955    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_29
    SLICE_X14Y48         LUT5 (Prop_lut5_I4_O)        0.360    22.315 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.551    22.866    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_31
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.331    23.197 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.197    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out[32]
    SLICE_X12Y44         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.450    44.791    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/clock
    SLICE_X12Y44         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.260    45.051    
                         clock uncertainty           -0.035    45.016    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    45.093    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -23.197    
  -------------------------------------------------------------------
                         slack                                 21.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 data_in_B[27]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[7][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.378ns (31.632%)  route 2.978ns (68.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    A15                                               0.000     1.000 r  data_in_B[27] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[27]
    A15                  IBUF (Prop_ibuf_I_O)         1.378     2.378 r  data_in_B_IBUF[27]_inst/O
                         net (fo=8, routed)           2.978     5.356    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[27]
    SLICE_X9Y56          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[7][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.557     5.078    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X9Y56          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[7][27]/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.035     5.113    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.199     5.312    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[7][27]
  -------------------------------------------------------------------
                         required time                         -5.312    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.908%)  route 0.237ns (59.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.567     1.450    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X8Y49          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][26]/Q
                         net (fo=1, routed)           0.237     1.851    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg_n_0_[6][26]
    SLICE_X8Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X8Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][26]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.076     1.793    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][26]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.230%)  route 0.265ns (58.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.567     1.450    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X11Y49         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][29]/Q
                         net (fo=3, routed)           0.265     1.856    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst/i_bit1
    SLICE_X12Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     1.901    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/p_8_out
    SLICE_X12Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.834     1.962    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/clock
    SLICE_X12Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[29]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120     1.838    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.596%)  route 0.244ns (63.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.594     1.477    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X4Y49          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][22]/Q
                         net (fo=1, routed)           0.244     1.862    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg_n_0_[6][22]
    SLICE_X4Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.861     1.989    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X4Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.047     1.792    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.271ns (59.889%)  route 0.182ns (40.111%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.565     1.448    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/clock
    SLICE_X14Y51         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[29]/Q
                         net (fo=1, routed)           0.182     1.794    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[1][29]
    SLICE_X13Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0[29]_i_2/O
                         net (fo=1, routed)           0.000     1.839    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0[29]_i_2_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.901 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.901    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[29]
    SLICE_X13Y49         FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.837     1.964    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X13Y49         FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[29]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.105     1.825    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 data_in_B[23]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.383ns (31.078%)  route 3.067ns (68.922%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    A17                                               0.000     1.000 r  data_in_B[23] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[23]
    A17                  IBUF (Prop_ibuf_I_O)         1.383     2.383 r  data_in_B_IBUF[23]_inst/O
                         net (fo=8, routed)           3.067     5.450    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[23]
    SLICE_X4Y56          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.623     5.144    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X4Y56          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[3][23]/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty            0.035     5.179    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.192     5.371    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[3][23]
  -------------------------------------------------------------------
                         required time                         -5.371    
                         arrival time                           5.450    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 data_in_B[22]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.367ns (30.704%)  route 3.086ns (69.296%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    C16                                               0.000     1.000 r  data_in_B[22] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[22]
    C16                  IBUF (Prop_ibuf_I_O)         1.367     2.367 r  data_in_B_IBUF[22]_inst/O
                         net (fo=8, routed)           3.086     5.453    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[22]
    SLICE_X5Y56          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.623     5.144    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X5Y56          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[4][22]/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty            0.035     5.179    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.192     5.371    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[4][22]
  -------------------------------------------------------------------
                         required time                         -5.371    
                         arrival time                           5.453    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 data_in_B[19]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.382ns (30.545%)  route 3.142ns (69.455%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B17                                               0.000     1.000 r  data_in_B[19] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[19]
    B17                  IBUF (Prop_ibuf_I_O)         1.382     2.382 r  data_in_B_IBUF[19]_inst/O
                         net (fo=8, routed)           3.142     5.523    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[19]
    SLICE_X6Y46          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.635     5.156    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X6Y46          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[2][19]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.246     5.438    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 data_in_B[20]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.378ns (30.918%)  route 3.079ns (69.082%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    C17                                               0.000     1.000 r  data_in_B[20] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[20]
    C17                  IBUF (Prop_ibuf_I_O)         1.378     2.378 r  data_in_B_IBUF[20]_inst/O
                         net (fo=8, routed)           3.079     5.458    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[20]
    SLICE_X7Y46          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.635     5.156    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X7Y46          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[5][20]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.180     5.372    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -5.372    
                         arrival time                           5.458    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 data_in_B[26]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[6][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.380ns (31.328%)  route 3.025ns (68.672%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 r  data_in_B[26] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[26]
    C15                  IBUF (Prop_ibuf_I_O)         1.380     2.380 r  data_in_B_IBUF[26]_inst/O
                         net (fo=8, routed)           3.025     5.404    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[26]
    SLICE_X9Y57          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.556     5.077    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X9Y57          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[6][26]/C
                         clock pessimism              0.000     5.077    
                         clock uncertainty            0.035     5.112    
    SLICE_X9Y57          FDRE (Hold_fdre_C_D)         0.199     5.311    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_local_reg[6][26]
  -------------------------------------------------------------------
                         required time                         -5.311    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y26    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X1Y29    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X1Y27    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y32    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][9]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X13Y25   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y31    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X6Y33    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X8Y34    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X9Y38    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y49    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y49    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y49    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y49    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y49    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y49    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y49    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_local_reg[6][23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y48    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[2][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y27    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y42    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y44    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y44    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y41    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y56    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y56    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y56   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][27]/C



