

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_1'
================================================================
* Date:           Thu Sep 14 03:19:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76985|    76985|  0.256 ms|  0.256 ms|  76985|  76985|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_gemm_systolic_array_ds2_12674_12675_1_fu_402  |gemm_systolic_array_ds2_12674_12675_1  |    73909|    73909|  0.246 ms|  0.246 ms|  73909|  73909|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |     3073|     3073|         3|          1|          1|  3072|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|   304|   116200|   115117|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      537|    -|
|Register             |        -|     -|      176|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       33|   304|   116376|   115697|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    10|       13|       26|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        4|        8|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+
    |grp_gemm_systolic_array_ds2_12674_12675_1_fu_402  |gemm_systolic_array_ds2_12674_12675_1  |        1|  304|  116200|  115117|    0|
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+
    |Total                                             |                                       |        1|  304|  116200|  115117|    0|
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inp_buf_data_U     |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_46_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_47_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_48_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_49_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_50_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_51_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_52_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_53_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_54_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_55_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_56_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_57_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_58_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_59_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    |inp_buf_data_60_U  |Linear_layer_ds2_1_inp_buf_data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3072|    8|     1|        24576|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                               |       32|  0|   0|    0| 49152|  128|    16|       393216|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln423_fu_472_p2                                                |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001                                          |       and|   0|  0|   2|           1|           1|
    |icmp_ln423_fu_466_p2                                               |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1                                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds2_12674_12675_1_fu_402_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds2_12674_12675_1_fu_402_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                            |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|  43|          31|          20|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |inp_buf_data_46_address0  |  14|          3|   12|         36|
    |inp_buf_data_46_ce0       |  14|          3|    1|          3|
    |inp_buf_data_47_address0  |  14|          3|   12|         36|
    |inp_buf_data_47_ce0       |  14|          3|    1|          3|
    |inp_buf_data_48_address0  |  14|          3|   12|         36|
    |inp_buf_data_48_ce0       |  14|          3|    1|          3|
    |inp_buf_data_49_address0  |  14|          3|   12|         36|
    |inp_buf_data_49_ce0       |  14|          3|    1|          3|
    |inp_buf_data_50_address0  |  14|          3|   12|         36|
    |inp_buf_data_50_ce0       |  14|          3|    1|          3|
    |inp_buf_data_51_address0  |  14|          3|   12|         36|
    |inp_buf_data_51_ce0       |  14|          3|    1|          3|
    |inp_buf_data_52_address0  |  14|          3|   12|         36|
    |inp_buf_data_52_ce0       |  14|          3|    1|          3|
    |inp_buf_data_53_address0  |  14|          3|   12|         36|
    |inp_buf_data_53_ce0       |  14|          3|    1|          3|
    |inp_buf_data_54_address0  |  14|          3|   12|         36|
    |inp_buf_data_54_ce0       |  14|          3|    1|          3|
    |inp_buf_data_55_address0  |  14|          3|   12|         36|
    |inp_buf_data_55_ce0       |  14|          3|    1|          3|
    |inp_buf_data_56_address0  |  14|          3|   12|         36|
    |inp_buf_data_56_ce0       |  14|          3|    1|          3|
    |inp_buf_data_57_address0  |  14|          3|   12|         36|
    |inp_buf_data_57_ce0       |  14|          3|    1|          3|
    |inp_buf_data_58_address0  |  14|          3|   12|         36|
    |inp_buf_data_58_ce0       |  14|          3|    1|          3|
    |inp_buf_data_59_address0  |  14|          3|   12|         36|
    |inp_buf_data_59_ce0       |  14|          3|    1|          3|
    |inp_buf_data_60_address0  |  14|          3|   12|         36|
    |inp_buf_data_60_ce0       |  14|          3|    1|          3|
    |inp_buf_data_address0     |  14|          3|   12|         36|
    |inp_buf_data_ce0          |  14|          3|    1|          3|
    |j1_fu_136                 |   9|          2|   12|         24|
    |outp_ds2_write            |   9|          2|    1|          2|
    |outp_gelu_blk_n           |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 537|        115|  227|        665|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   4|   0|    4|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds2_12674_12675_1_fu_402_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds2_12674_12675_1_fu_402_ap_ready  |   1|   0|    1|          0|
    |grp_gemm_systolic_array_ds2_12674_12675_1_fu_402_ap_start_reg          |   1|   0|    1|          0|
    |j1_4_reg_663                                                           |  12|   0|   12|          0|
    |j1_4_reg_663_pp0_iter1_reg                                             |  12|   0|   12|          0|
    |j1_fu_136                                                              |  12|   0|   12|          0|
    |start_once_reg                                                         |   1|   0|    1|          0|
    |tmp_1143_reg_696                                                       |   8|   0|    8|          0|
    |tmp_1144_reg_701                                                       |   8|   0|    8|          0|
    |tmp_1145_reg_706                                                       |   8|   0|    8|          0|
    |tmp_1146_reg_711                                                       |   8|   0|    8|          0|
    |tmp_1147_reg_716                                                       |   8|   0|    8|          0|
    |tmp_1148_reg_721                                                       |   8|   0|    8|          0|
    |tmp_1149_reg_726                                                       |   8|   0|    8|          0|
    |tmp_1150_reg_731                                                       |   8|   0|    8|          0|
    |tmp_1151_reg_736                                                       |   8|   0|    8|          0|
    |tmp_1152_reg_741                                                       |   8|   0|    8|          0|
    |tmp_1153_reg_746                                                       |   8|   0|    8|          0|
    |tmp_reg_686                                                            |   8|   0|    8|          0|
    |tmp_s_reg_691                                                          |   8|   0|    8|          0|
    |trunc_ln145_23_reg_681                                                 |   8|   0|    8|          0|
    |trunc_ln145_reg_671                                                    |   8|   0|    8|          0|
    |trunc_ln145_s_reg_676                                                  |   8|   0|    8|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 176|   0|  176|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1|  return value|
|outp_gelu_dout            |   in|  128|     ap_fifo|           outp_gelu|       pointer|
|outp_gelu_num_data_valid  |   in|    3|     ap_fifo|           outp_gelu|       pointer|
|outp_gelu_fifo_cap        |   in|    3|     ap_fifo|           outp_gelu|       pointer|
|outp_gelu_empty_n         |   in|    1|     ap_fifo|           outp_gelu|       pointer|
|outp_gelu_read            |  out|    1|     ap_fifo|           outp_gelu|       pointer|
|W_0_address0              |  out|   17|   ap_memory|                 W_0|         array|
|W_0_ce0                   |  out|    1|   ap_memory|                 W_0|         array|
|W_0_q0                    |   in|    8|   ap_memory|                 W_0|         array|
|W_1_address0              |  out|   17|   ap_memory|                 W_1|         array|
|W_1_ce0                   |  out|    1|   ap_memory|                 W_1|         array|
|W_1_q0                    |   in|    8|   ap_memory|                 W_1|         array|
|W_2_address0              |  out|   17|   ap_memory|                 W_2|         array|
|W_2_ce0                   |  out|    1|   ap_memory|                 W_2|         array|
|W_2_q0                    |   in|    8|   ap_memory|                 W_2|         array|
|W_3_address0              |  out|   17|   ap_memory|                 W_3|         array|
|W_3_ce0                   |  out|    1|   ap_memory|                 W_3|         array|
|W_3_q0                    |   in|    8|   ap_memory|                 W_3|         array|
|W_4_address0              |  out|   17|   ap_memory|                 W_4|         array|
|W_4_ce0                   |  out|    1|   ap_memory|                 W_4|         array|
|W_4_q0                    |   in|    8|   ap_memory|                 W_4|         array|
|W_5_address0              |  out|   17|   ap_memory|                 W_5|         array|
|W_5_ce0                   |  out|    1|   ap_memory|                 W_5|         array|
|W_5_q0                    |   in|    8|   ap_memory|                 W_5|         array|
|W_6_address0              |  out|   17|   ap_memory|                 W_6|         array|
|W_6_ce0                   |  out|    1|   ap_memory|                 W_6|         array|
|W_6_q0                    |   in|    8|   ap_memory|                 W_6|         array|
|W_7_address0              |  out|   17|   ap_memory|                 W_7|         array|
|W_7_ce0                   |  out|    1|   ap_memory|                 W_7|         array|
|W_7_q0                    |   in|    8|   ap_memory|                 W_7|         array|
|W_8_address0              |  out|   17|   ap_memory|                 W_8|         array|
|W_8_ce0                   |  out|    1|   ap_memory|                 W_8|         array|
|W_8_q0                    |   in|    8|   ap_memory|                 W_8|         array|
|W_9_address0              |  out|   17|   ap_memory|                 W_9|         array|
|W_9_ce0                   |  out|    1|   ap_memory|                 W_9|         array|
|W_9_q0                    |   in|    8|   ap_memory|                 W_9|         array|
|W_10_address0             |  out|   17|   ap_memory|                W_10|         array|
|W_10_ce0                  |  out|    1|   ap_memory|                W_10|         array|
|W_10_q0                   |   in|    8|   ap_memory|                W_10|         array|
|W_11_address0             |  out|   17|   ap_memory|                W_11|         array|
|W_11_ce0                  |  out|    1|   ap_memory|                W_11|         array|
|W_11_q0                   |   in|    8|   ap_memory|                W_11|         array|
|W_12_address0             |  out|   17|   ap_memory|                W_12|         array|
|W_12_ce0                  |  out|    1|   ap_memory|                W_12|         array|
|W_12_q0                   |   in|    8|   ap_memory|                W_12|         array|
|W_13_address0             |  out|   17|   ap_memory|                W_13|         array|
|W_13_ce0                  |  out|    1|   ap_memory|                W_13|         array|
|W_13_q0                   |   in|    8|   ap_memory|                W_13|         array|
|W_14_address0             |  out|   17|   ap_memory|                W_14|         array|
|W_14_ce0                  |  out|    1|   ap_memory|                W_14|         array|
|W_14_q0                   |   in|    8|   ap_memory|                W_14|         array|
|W_15_address0             |  out|   17|   ap_memory|                W_15|         array|
|W_15_ce0                  |  out|    1|   ap_memory|                W_15|         array|
|W_15_q0                   |   in|    8|   ap_memory|                W_15|         array|
|outp_ds2_din              |  out|  512|     ap_fifo|            outp_ds2|       pointer|
|outp_ds2_num_data_valid   |   in|    3|     ap_fifo|            outp_ds2|       pointer|
|outp_ds2_fifo_cap         |   in|    3|     ap_fifo|            outp_ds2|       pointer|
|outp_ds2_full_n           |   in|    1|     ap_fifo|            outp_ds2|       pointer|
|outp_ds2_write            |  out|    1|     ap_fifo|            outp_ds2|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

