==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.75 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.67 seconds; current allocated memory: 70.020 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 70.160 MB.
INFO: [HLS 200-10] Analyzing design file './mmult_float.cpp' ... 
WARNING: [HLS 214-140] Array stream parameter 'in_stream' in function 'mmult_hw' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: /home/ubuntu/cs5222/workspace/zynq/hls/mmult_float/mmult_float.cpp:8
WARNING: [HLS 214-140] Array stream parameter 'out_stream' in function 'mmult_hw' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: /home/ubuntu/cs5222/workspace/zynq/hls/mmult_float/mmult_float.cpp:8
WARNING: [HLS 207-5284] unsequenced modification and access to 'os_idx': ./mmult_float.cpp:96:30
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.95 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.3 seconds; current allocated memory: 71.641 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'pop_stream(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul> const&)' into 'mmult_hw(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*, hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*)' (./mmult_float.cpp:42:28)
INFO: [HLS 214-131] Inlining function 'push_stream(unsigned long long const&, bool)' into 'mmult_hw(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*, hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*)' (./mmult_float.cpp:96:36)
INFO: [HLS 214-131] Inlining function 'pop_stream(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul> const&)' into 'mmult_hw(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*, hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*)' (./mmult_float.cpp:65:32)
INFO: [HLS 214-131] Inlining function 'pop_stream(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul> const&)' into 'mmult_hw(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*, hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*)' (./mmult_float.cpp:53:32)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_stream' (./mmult_float.cpp:9:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_stream' (./mmult_float.cpp:9:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.hls::axiss' into 'mmult_hw(hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*, hls::axis<ap_uint<64>, 4ul, 5ul, 5ul>*)' (./mmult_float.cpp:96:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.37 seconds; current allocated memory: 73.442 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 73.443 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 80.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 88.356 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult_float.cpp:76) in function 'mmult_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (./mmult_float.cpp:81) in function 'mmult_hw' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 120.516 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult_float.cpp:73:14) in function 'mmult_hw'.
INFO: [HLS 200-472] Inferring partial write operation for 'offset_buf' (./mmult_float.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'offset_buf' (./mmult_float.cpp:44:27)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (./mmult_float.cpp:54:34)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (./mmult_float.cpp:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'in_buf' (./mmult_float.cpp:66:30)
INFO: [HLS 200-472] Inferring partial write operation for 'in_buf' (./mmult_float.cpp:67:30)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf' (./mmult_float.cpp:84:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.05 seconds; current allocated memory: 141.192 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'weight_buf'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'in_buf'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('in_buf_load_17', ./mmult_float.cpp:73) on array 'in_buf', ./mmult_float.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 1287, loop 'L1_L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 30.36 seconds; current allocated memory: 156.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.93 seconds; current allocated memory: 188.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
