// Seed: 54935651
program module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2
);
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wire  id_3,
    output wand  id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign #1 id_4 = id_2;
endmodule
module module_2 (
    input  tri   id_0,
    id_5,
    output tri0  id_1,
    input  wor   id_2,
    output uwire id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  wor  id_4
);
  logic [7:0] id_6 = id_6[1'b0];
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wire id_8;
endmodule
