
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Oct 31 11:49:38 2024
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                       
**********************************************************************************************************************************************************************
                                                                                                   Clock   Non-clock                                                  
 Clock                                           Period       Waveform       Type                  Loads       Loads  Sources                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                         20.000       {0 10}         Declared                481          10  {sys_clk}                                       
   ddrphy_clkin                                  10.000       {0 5}          Generated (sys_clk)    5281           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                                        2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                                        2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                                        2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk                                10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                                       14.815       {0 7.407}      Generated (sys_clk)    8715           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                                       100.000      {0 50}         Generated (sys_clk)     348           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                                       40.000       {0 20}         Generated (sys_clk)     878           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred       5.052        {0 2.526}      Generated (sys_clk)    1597           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
   sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred  50.000       {0 25}         Generated (sys_clk)      34           1  {pll_1_inst/u_pll_e3/goppll/CLKOUT0}            
 hdmi_ddr_ov5640_top|pixclk_in3                  1000.000     {0 500}        Declared                162           0  {pixclk_in3}                                    
 hdmi_ddr_ov5640_top|pixclk_in2                  1000.000     {0 500}        Declared                162           0  {pixclk_in2}                                    
 hdmi_ddr_ov5640_top|pixclk_in1                  1000.000     {0 500}        Declared                331           0  {pixclk_in1}                                    
 DebugCore_JCLK                                  50.000       {0 25}         Declared                 86           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                               100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
======================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|pixclk_in3            
 Inferred_clock_group_1        asynchronous               hdmi_ddr_ov5640_top|pixclk_in2            
 Inferred_clock_group_2        asynchronous               hdmi_ddr_ov5640_top|pixclk_in1            
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     146.542 MHz         20.000          6.824         13.176
 ddrphy_clkin               100.000 MHz     123.778 MHz         10.000          8.079          1.921
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk                     67.500 MHz     112.543 MHz         14.815          8.885          5.929
 cfg_clk                     10.000 MHz     166.973 MHz        100.000          5.989         94.011
 clk_25M                     25.000 MHz     143.246 MHz         40.000          6.981         33.019
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                            197.941 MHz     184.332 MHz          5.052          5.425         -0.373
 hdmi_ddr_ov5640_top|pixclk_in3
                              1.000 MHz     194.894 MHz       1000.000          5.131        994.869
 hdmi_ddr_ov5640_top|pixclk_in2
                              1.000 MHz     206.271 MHz       1000.000          4.848        995.152
 hdmi_ddr_ov5640_top|pixclk_in1
                              1.000 MHz     118.357 MHz       1000.000          8.449        991.551
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                             20.000 MHz     214.087 MHz         50.000          4.671         45.329
 DebugCore_JCLK              20.000 MHz     218.007 MHz         50.000          4.587         45.413
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.176       0.000              0           2134
 ddrphy_clkin           ddrphy_clkin                 1.921       0.000              0          20465
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 pix_clk                pix_clk                      5.929       0.000              0          13774
 cfg_clk                cfg_clk                     94.011       0.000              0           1727
 clk_25M                clk_25M                     33.019       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                    -0.373      -1.500              6           5535
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                   994.869       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                   995.152       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                   991.551       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                    45.329       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK              23.460       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              20.525       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           47.779       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.235       0.000              0           2134
 ddrphy_clkin           ddrphy_clkin                 0.331       0.000              0          20465
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 pix_clk                pix_clk                      0.325       0.000              0          13774
 cfg_clk                cfg_clk                      0.344       0.000              0           1727
 clk_25M                clk_25M                      0.312       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     0.326       0.000              0           5535
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                     0.275       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                     0.275       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                     0.275       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.429       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK               0.343       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              25.189       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.314       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.579       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 4.067       0.000              0           3435
 pix_clk                pix_clk                      7.406       0.000              0             82
 cfg_clk                cfg_clk                     93.292       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     0.481       0.000              0            516
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.598       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 0.475       0.000              0           3435
 pix_clk                pix_clk                      0.973       0.000              0             82
 cfg_clk                cfg_clk                      1.213       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.746       0.000              0            516
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            481
 ddrphy_clkin                                        3.100       0.000              0           5281
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk                                             6.269       0.000              0           8715
 cfg_clk                                            49.102       0.000              0            348
 clk_25M                                            19.102       0.000              0            878
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred             1.388       0.000              0           1597
 hdmi_ddr_ov5640_top|pixclk_in3                    499.102       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in2                    499.102       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in1                    499.102       0.000              0            331
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred       24.102       0.000              0             34
 DebugCore_JCLK                                     24.102       0.000              0             86
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.265       0.000              0           2134
 ddrphy_clkin           ddrphy_clkin                 4.224       0.000              0          20465
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 pix_clk                pix_clk                      8.505       0.000              0          13774
 cfg_clk                cfg_clk                     95.773       0.000              0           1727
 clk_25M                clk_25M                     35.073       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.058       0.000              0           5535
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                   996.373       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                   996.562       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                   994.257       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                    46.727       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK              23.884       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              21.891       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           48.304       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.256       0.000              0           2134
 ddrphy_clkin           ddrphy_clkin                 0.223       0.000              0          20465
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 pix_clk                pix_clk                      0.254       0.000              0          13774
 cfg_clk                cfg_clk                      0.268       0.000              0           1727
 clk_25M                clk_25M                      0.251       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     0.254       0.000              0           5535
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                     0.258       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                     0.258       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                     0.258       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.303       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              25.214       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.471       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.522       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 5.625       0.000              0           3435
 pix_clk                pix_clk                      9.493       0.000              0             82
 cfg_clk                cfg_clk                     95.205       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.781       0.000              0            516
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.455       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 0.291       0.000              0           3435
 pix_clk                pix_clk                      0.735       0.000              0             82
 cfg_clk                cfg_clk                      0.902       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.222       0.000              0            516
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            481
 ddrphy_clkin                                        3.480       0.000              0           5281
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk                                             6.497       0.000              0           8715
 cfg_clk                                            49.282       0.000              0            348
 clk_25M                                            19.282       0.000              0            878
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred             1.616       0.000              0           1597
 hdmi_ddr_ov5640_top|pixclk_in3                    499.282       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in2                    499.282       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in1                    499.282       0.000              0            331
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred       24.282       0.000              0             34
 DebugCore_JCLK                                     24.282       0.000              0             86
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key7_cnt_time[18]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.751
  Launch Clock Delay      :  3.456
  Clock Pessimism Removal :  0.371

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      2.002       3.456         nt_sys_clk       
 CLMA_198_216/CLK                                                          r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK

 CLMA_198_216/Q3                   tco                   0.288       3.744 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.548       4.292         key_ctl_top/key7_cnt_time [8]
 CLMS_198_217/Y0                   td                    0.285       4.577 r       key_ctl_top/N133_mux3_3/gateop_perm/Z
                                   net (fanout=1)        0.544       5.121         key_ctl_top/_N2816
 CLMA_194_217/Y1                   td                    0.212       5.333 r       key_ctl_top/N133_mux7/gateop_perm/Z
                                   net (fanout=1)        0.306       5.639         key_ctl_top/_N2824
 CLMA_194_225/Y1                   td                    0.468       6.107 r       key_ctl_top/N133_mux11_7/gateop_perm/Z
                                   net (fanout=1)        0.535       6.642         key_ctl_top/_N2832
 CLMS_198_229/Y1                   td                    0.316       6.958 f       key_ctl_top/N133_mux15/gateop_perm/Z
                                   net (fanout=1)        0.844       7.802         key_ctl_top/_N2840
 CLMS_198_229/Y0                   td                    0.210       8.012 r       key_ctl_top/N487/gateop_perm/Z
                                   net (fanout=3)        0.419       8.431         key_ctl_top/N487 
 CLMA_198_212/CECO                 td                    0.184       8.615 r       key_ctl_top/key7_cnt_time[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.615         ntR3618          
 CLMA_198_216/CECO                 td                    0.184       8.799 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.799         ntR3617          
 CLMA_198_220/CECO                 td                    0.184       8.983 r       key_ctl_top/key7_cnt_time[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.983         ntR3616          
 CLMA_198_224/CECO                 td                    0.184       9.167 r       key_ctl_top/key7_cnt_time[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.167         ntR3615          
 CLMA_198_228/CECI                                                         r       key_ctl_top/key7_cnt_time[18]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.167         Logic Levels: 9  
                                                                                   Logic: 2.515ns(44.038%), Route: 3.196ns(55.962%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.548      22.751         nt_sys_clk       
 CLMA_198_228/CLK                                                          r       key_ctl_top/key7_cnt_time[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.371      23.122                          
 clock uncertainty                                      -0.050      23.072                          

 Setup time                                             -0.729      22.343                          

 Data required time                                                 22.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.343                          
 Data arrival time                                                   9.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.176                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.751
  Launch Clock Delay      :  3.456
  Clock Pessimism Removal :  0.371

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      2.002       3.456         nt_sys_clk       
 CLMA_198_216/CLK                                                          r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK

 CLMA_198_216/Q3                   tco                   0.288       3.744 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.548       4.292         key_ctl_top/key7_cnt_time [8]
 CLMS_198_217/Y0                   td                    0.285       4.577 r       key_ctl_top/N133_mux3_3/gateop_perm/Z
                                   net (fanout=1)        0.544       5.121         key_ctl_top/_N2816
 CLMA_194_217/Y1                   td                    0.212       5.333 r       key_ctl_top/N133_mux7/gateop_perm/Z
                                   net (fanout=1)        0.306       5.639         key_ctl_top/_N2824
 CLMA_194_225/Y1                   td                    0.468       6.107 r       key_ctl_top/N133_mux11_7/gateop_perm/Z
                                   net (fanout=1)        0.535       6.642         key_ctl_top/_N2832
 CLMS_198_229/Y1                   td                    0.316       6.958 f       key_ctl_top/N133_mux15/gateop_perm/Z
                                   net (fanout=1)        0.844       7.802         key_ctl_top/_N2840
 CLMS_198_229/Y0                   td                    0.210       8.012 r       key_ctl_top/N487/gateop_perm/Z
                                   net (fanout=3)        0.419       8.431         key_ctl_top/N487 
 CLMA_198_212/CECO                 td                    0.184       8.615 r       key_ctl_top/key7_cnt_time[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.615         ntR3618          
 CLMA_198_216/CECO                 td                    0.184       8.799 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.799         ntR3617          
 CLMA_198_220/CECO                 td                    0.184       8.983 r       key_ctl_top/key7_cnt_time[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.983         ntR3616          
 CLMA_198_224/CECO                 td                    0.184       9.167 r       key_ctl_top/key7_cnt_time[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.167         ntR3615          
 CLMA_198_228/CECI                                                         r       key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.167         Logic Levels: 9  
                                                                                   Logic: 2.515ns(44.038%), Route: 3.196ns(55.962%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.548      22.751         nt_sys_clk       
 CLMA_198_228/CLK                                                          r       key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.371      23.122                          
 clock uncertainty                                      -0.050      23.072                          

 Setup time                                             -0.729      22.343                          

 Data required time                                                 22.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.343                          
 Data arrival time                                                   9.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.176                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key7_cnt_time[22]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  3.456
  Clock Pessimism Removal :  0.371

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      2.002       3.456         nt_sys_clk       
 CLMA_198_216/CLK                                                          r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK

 CLMA_198_216/Q3                   tco                   0.288       3.744 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.548       4.292         key_ctl_top/key7_cnt_time [8]
 CLMS_198_217/Y0                   td                    0.285       4.577 r       key_ctl_top/N133_mux3_3/gateop_perm/Z
                                   net (fanout=1)        0.544       5.121         key_ctl_top/_N2816
 CLMA_194_217/Y1                   td                    0.212       5.333 r       key_ctl_top/N133_mux7/gateop_perm/Z
                                   net (fanout=1)        0.306       5.639         key_ctl_top/_N2824
 CLMA_194_225/Y1                   td                    0.468       6.107 r       key_ctl_top/N133_mux11_7/gateop_perm/Z
                                   net (fanout=1)        0.535       6.642         key_ctl_top/_N2832
 CLMS_198_229/Y1                   td                    0.316       6.958 f       key_ctl_top/N133_mux15/gateop_perm/Z
                                   net (fanout=1)        0.844       7.802         key_ctl_top/_N2840
 CLMS_198_229/Y0                   td                    0.210       8.012 r       key_ctl_top/N487/gateop_perm/Z
                                   net (fanout=3)        0.419       8.431         key_ctl_top/N487 
 CLMA_198_212/CECO                 td                    0.184       8.615 r       key_ctl_top/key7_cnt_time[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.615         ntR3618          
 CLMA_198_216/CECO                 td                    0.184       8.799 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.799         ntR3617          
 CLMA_198_220/CECO                 td                    0.184       8.983 r       key_ctl_top/key7_cnt_time[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.983         ntR3616          
 CLMA_198_224/CECO                 td                    0.184       9.167 r       key_ctl_top/key7_cnt_time[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.167         ntR3615          
 CLMA_198_228/CECO                 td                    0.184       9.351 r       key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.351         ntR3614          
 CLMA_198_232/CECI                                                         r       key_ctl_top/key7_cnt_time[22]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.351         Logic Levels: 10 
                                                                                   Logic: 2.699ns(45.785%), Route: 3.196ns(54.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.903      23.106         nt_sys_clk       
 CLMA_198_232/CLK                                                          r       key_ctl_top/key7_cnt_time[22]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.371      23.477                          
 clock uncertainty                                      -0.050      23.427                          

 Setup time                                             -0.729      22.698                          

 Data required time                                                 22.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.698                          
 Data arrival time                                                   9.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.347                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key2_cnt_time[6]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key2_cnt_time[14]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.534  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.923
  Launch Clock Delay      :  3.018
  Clock Pessimism Removal :  -0.371

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.815       3.018         nt_sys_clk       
 CLMS_190_217/CLK                                                          r       key_ctl_top/key2_cnt_time[6]/opit_0_inv_A2Q21/CLK

 CLMS_190_217/Q0                   tco                   0.222       3.240 f       key_ctl_top/key2_cnt_time[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       3.326         key_ctl_top/key2_cnt_time [5]
                                   td                    0.236       3.562 r       key_ctl_top/key2_cnt_time[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.562         key_ctl_top/_N9779
 CLMS_190_217/COUT                 td                    0.047       3.609 r       key_ctl_top/key2_cnt_time[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.609         key_ctl_top/_N9781
                                   td                    0.047       3.656 r       key_ctl_top/key2_cnt_time[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.656         key_ctl_top/_N9783
 CLMS_190_221/COUT                 td                    0.049       3.705 f       key_ctl_top/key2_cnt_time[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.705         key_ctl_top/_N9785
 CLMS_190_225/CIN                                                          f       key_ctl_top/key2_cnt_time[14]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.705         Logic Levels: 2  
                                                                                   Logic: 0.601ns(87.482%), Route: 0.086ns(12.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      2.469       3.923         nt_sys_clk       
 CLMS_190_225/CLK                                                          r       key_ctl_top/key2_cnt_time[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.371       3.552                          
 clock uncertainty                                       0.000       3.552                          

 Hold time                                              -0.082       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key7_cnt_time[6]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key7_cnt_time[14]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.758
  Launch Clock Delay      :  2.860
  Clock Pessimism Removal :  -0.371

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.657       2.860         nt_sys_clk       
 CLMA_198_216/CLK                                                          r       key_ctl_top/key7_cnt_time[6]/opit_0_inv_A2Q21/CLK

 CLMA_198_216/Q0                   tco                   0.222       3.082 f       key_ctl_top/key7_cnt_time[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       3.168         key_ctl_top/key7_cnt_time [5]
                                   td                    0.236       3.404 r       key_ctl_top/key7_cnt_time[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.404         key_ctl_top/_N9899
 CLMA_198_216/COUT                 td                    0.047       3.451 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.451         key_ctl_top/_N9901
                                   td                    0.047       3.498 r       key_ctl_top/key7_cnt_time[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.498         key_ctl_top/_N9903
 CLMA_198_220/COUT                 td                    0.049       3.547 f       key_ctl_top/key7_cnt_time[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.547         key_ctl_top/_N9905
 CLMA_198_224/CIN                                                          f       key_ctl_top/key7_cnt_time[14]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.547         Logic Levels: 2  
                                                                                   Logic: 0.601ns(87.482%), Route: 0.086ns(12.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      2.304       3.758         nt_sys_clk       
 CLMA_198_224/CLK                                                          r       key_ctl_top/key7_cnt_time[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.371       3.387                          
 clock uncertainty                                       0.000       3.387                          

 Hold time                                              -0.082       3.305                          

 Data required time                                                  3.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.305                          
 Data arrival time                                                   3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key1_cnt_time[6]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key1_cnt_time[22]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.697  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  3.047
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.844       3.047         nt_sys_clk       
 CLMS_202_241/CLK                                                          r       key_ctl_top/key1_cnt_time[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_241/Q0                   tco                   0.222       3.269 f       key_ctl_top/key1_cnt_time[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.087       3.356         key_ctl_top/key1_cnt_time [5]
                                   td                    0.236       3.592 r       key_ctl_top/key1_cnt_time[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.592         key_ctl_top/_N9755
 CLMS_202_241/COUT                 td                    0.047       3.639 r       key_ctl_top/key1_cnt_time[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.639         key_ctl_top/_N9757
                                   td                    0.047       3.686 r       key_ctl_top/key1_cnt_time[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.686         key_ctl_top/_N9759
 CLMS_202_245/COUT                 td                    0.047       3.733 r       key_ctl_top/key1_cnt_time[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.733         key_ctl_top/_N9761
                                   td                    0.047       3.780 r       key_ctl_top/key1_cnt_time[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.780         key_ctl_top/_N9763
 CLMS_202_249/COUT                 td                    0.047       3.827 r       key_ctl_top/key1_cnt_time[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.827         key_ctl_top/_N9765
                                   td                    0.047       3.874 r       key_ctl_top/key1_cnt_time[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.874         key_ctl_top/_N9767
 CLMS_202_253/COUT                 td                    0.049       3.923 f       key_ctl_top/key1_cnt_time[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.923         key_ctl_top/_N9769
 CLMS_202_257/CIN                                                          f       key_ctl_top/key1_cnt_time[22]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.923         Logic Levels: 4  
                                                                                   Logic: 0.789ns(90.068%), Route: 0.087ns(9.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      2.799       4.253         nt_sys_clk       
 CLMS_202_257/CLK                                                          r       key_ctl_top/key1_cnt_time[22]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.509       3.744                          
 clock uncertainty                                       0.000       3.744                          

 Hold time                                              -0.082       3.662                          

 Data required time                                                  3.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.662                          
 Data arrival time                                                   3.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMA_14_132/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_132/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.607      11.850         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_18_149/Y3                    td                    0.468      12.318 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.397      12.715         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.192 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.192         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_149/Y3                    td                    0.501      13.693 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.397      14.090         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_22_145/Y2                    td                    0.210      14.300 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.398      14.698         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_148/COUT                  td                    0.507      15.205 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.205         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11270
 CLMA_22_152/Y0                    td                    0.269      15.474 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.257      15.731         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_22_153/Y2                    td                    0.341      16.072 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.492      17.564         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24182
 CLMS_38_181/Y3                    td                    0.303      17.867 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[11]/gateop/F
                                   net (fanout=1)        0.584      18.451         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24242
 CLMA_30_185/C0                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.451         Logic Levels: 7  
                                                                                   Logic: 3.365ns(44.885%), Route: 4.132ns(55.115%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      20.386         ntclkbufg_1      
 CLMA_30_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.196      20.372                          

 Data required time                                                 20.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.372                          
 Data arrival time                                                  18.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMA_14_132/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_132/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.607      11.850         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_18_149/Y3                    td                    0.468      12.318 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.397      12.715         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.192 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.192         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_149/Y3                    td                    0.501      13.693 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.397      14.090         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_22_145/Y2                    td                    0.210      14.300 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.398      14.698         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_148/COUT                  td                    0.507      15.205 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.205         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11270
 CLMA_22_152/Y0                    td                    0.269      15.474 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.257      15.731         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_22_153/Y2                    td                    0.341      16.072 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.134      17.206         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24182
 CLMA_22_192/Y3                    td                    0.303      17.509 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[15]/gateop/F
                                   net (fanout=1)        0.742      18.251         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24246
 CLMA_22_192/A0                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.251         Logic Levels: 7  
                                                                                   Logic: 3.365ns(46.115%), Route: 3.932ns(53.885%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      20.386         ntclkbufg_1      
 CLMA_22_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.194      20.374                          

 Data required time                                                 20.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.374                          
 Data arrival time                                                  18.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMA_14_132/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_132/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.607      11.850         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_18_149/Y3                    td                    0.468      12.318 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.397      12.715         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.192 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.192         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_149/Y3                    td                    0.501      13.693 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.397      14.090         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_22_145/Y2                    td                    0.210      14.300 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.398      14.698         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_148/COUT                  td                    0.507      15.205 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.205         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11270
 CLMA_22_152/Y0                    td                    0.269      15.474 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.257      15.731         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_22_152/Y1                    td                    0.316      16.047 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.984      17.031         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24113
 CLMA_30_193/Y0                    td                    0.210      17.241 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[14]/gateop_perm/Z
                                   net (fanout=1)        0.792      18.033         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24197
 CLMA_30_192/A2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.033         Logic Levels: 7  
                                                                                   Logic: 3.247ns(45.868%), Route: 3.832ns(54.132%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      20.386         ntclkbufg_1      
 CLMA_30_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.388      20.180                          

 Data required time                                                 20.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.180                          
 Data arrival time                                                  18.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      10.386         ntclkbufg_1      
 CLMA_30_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK

 CLMA_30_232/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.085      10.695         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [2]
 CLMA_30_232/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMA_30_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[27]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.986
  Launch Clock Delay      :  10.417
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.562      10.417         ntclkbufg_1      
 CLMS_66_93/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/CLK

 CLMS_66_93/Y2                     tco                   0.284      10.701 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=1)        0.086      10.787         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [54]
 CLMA_66_92/A3                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[27]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  10.787         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.757%), Route: 0.086ns(23.243%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.617      10.986         ntclkbufg_1      
 CLMA_66_92/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[27]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.447                          
 clock uncertainty                                       0.200      10.647                          

 Hold time                                              -0.238      10.409                          

 Data required time                                                 10.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.409                          
 Data arrival time                                                  10.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_wr_adrs[11]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      10.386         ntclkbufg_1      
 CLMA_110_101/CLK                                                          r       u_aq_axi_master/reg_wr_adrs[11]/opit_0_inv/CLK

 CLMA_110_101/Y0                   tco                   0.284      10.670 f       u_aq_axi_master/reg_wr_adrs[11]/opit_0_inv/Q
                                   net (fanout=2)        0.235      10.905         axi_awaddr[11]   
 CLMA_110_93/A0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.905         Logic Levels: 0  
                                                                                   Logic: 0.284ns(54.721%), Route: 0.235ns(45.279%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMA_110_93/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.094      10.521                          

 Data required time                                                 10.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.521                          
 Data arrival time                                                  10.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[13]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_194_229/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_229/Q3                   tco                   0.286       5.247 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     3.227       8.474         osd_display/pos_y [3]
 CLMA_302_316/Y3                   td                    0.539       9.013 f       osd_display/N72_32[105]_muxf8/F
                                   net (fanout=1)        1.666      10.679         osd_display/N72 [105]
 CLMS_242_233/Y1                   td                    0.469      11.148 r       osd_display/N75_79_muxf7/F
                                   net (fanout=1)        0.790      11.938         osd_display/_N20789
 CLMA_210_236/Y0                   td                    0.294      12.232 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       1.334      13.566         osd_display/_N20837
 CLMS_186_293/AD                                                           f       osd_display/v_data[13]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.566         Logic Levels: 3  
                                                                                   Logic: 1.588ns(18.454%), Route: 7.017ns(81.546%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMS_186_293/CLK                                                          r       osd_display/v_data[13]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Setup time                                             -0.197      19.495                          

 Data required time                                                 19.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.495                          
 Data arrival time                                                  13.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.929                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[15]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_194_229/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_229/Q3                   tco                   0.286       5.247 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     3.227       8.474         osd_display/pos_y [3]
 CLMA_302_316/Y3                   td                    0.539       9.013 f       osd_display/N72_32[105]_muxf8/F
                                   net (fanout=1)        1.666      10.679         osd_display/N72 [105]
 CLMS_242_233/Y1                   td                    0.469      11.148 r       osd_display/N75_79_muxf7/F
                                   net (fanout=1)        0.790      11.938         osd_display/_N20789
 CLMA_210_236/Y0                   td                    0.294      12.232 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       1.334      13.566         osd_display/_N20837
 CLMA_186_292/CD                                                           f       osd_display/v_data[15]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.566         Logic Levels: 3  
                                                                                   Logic: 1.588ns(18.454%), Route: 7.017ns(81.546%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMA_186_292/CLK                                                          r       osd_display/v_data[15]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Setup time                                             -0.190      19.502                          

 Data required time                                                 19.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.502                          
 Data arrival time                                                  13.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.936                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[11]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_194_229/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_229/Q3                   tco                   0.286       5.247 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     3.227       8.474         osd_display/pos_y [3]
 CLMA_302_316/Y3                   td                    0.539       9.013 f       osd_display/N72_32[105]_muxf8/F
                                   net (fanout=1)        1.666      10.679         osd_display/N72 [105]
 CLMS_242_233/Y1                   td                    0.469      11.148 r       osd_display/N75_79_muxf7/F
                                   net (fanout=1)        0.790      11.938         osd_display/_N20789
 CLMA_210_236/Y0                   td                    0.294      12.232 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       1.337      13.569         osd_display/_N20837
 CLMS_186_293/BD                                                           f       osd_display/v_data[11]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.569         Logic Levels: 3  
                                                                                   Logic: 1.588ns(18.448%), Route: 7.020ns(81.552%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMS_186_293/CLK                                                          r       osd_display/v_data[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Setup time                                             -0.163      19.529                          

 Data required time                                                 19.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.529                          
 Data arrival time                                                  13.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.960                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char1[31]/opit_0/CLK
Endpoint    : osd_display/char[1][31]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652       4.738         ntclkbufg_0      
 CLMS_254_301/CLK                                                          r       read_asyn_fifo_inst/char1[31]/opit_0/CLK

 CLMS_254_301/Q0                   tco                   0.222       4.960 f       read_asyn_fifo_inst/char1[31]/opit_0/Q
                                   net (fanout=1)        0.185       5.145         char1[31]        
 CLMA_254_300/AD                                                           f       osd_display/char[1][31]/opit_0/D

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMA_254_300/CLK                                                          r       osd_display/char[1][31]/opit_0/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                               0.053       4.820                          

 Data required time                                                  4.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.820                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char2[39]/opit_0/CLK
Endpoint    : osd_display/char[2][39]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652       4.738         ntclkbufg_0      
 CLMA_194_284/CLK                                                          r       read_asyn_fifo_inst/char2[39]/opit_0/CLK

 CLMA_194_284/Q0                   tco                   0.222       4.960 f       read_asyn_fifo_inst/char2[39]/opit_0/Q
                                   net (fanout=1)        0.185       5.145         char2[39]        
 CLMA_194_285/CD                                                           f       osd_display/char[2][39]/opit_0/D

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMA_194_285/CLK                                                          r       osd_display/char[2][39]/opit_0/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                               0.053       4.820                          

 Data required time                                                  4.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.820                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char5[19]/opit_0/CLK
Endpoint    : osd_display/char[5][19]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.531       4.617         ntclkbufg_0      
 CLMA_250_209/CLK                                                          r       read_asyn_fifo_inst/char5[19]/opit_0/CLK

 CLMA_250_209/Q0                   tco                   0.222       4.839 f       read_asyn_fifo_inst/char5[19]/opit_0/Q
                                   net (fanout=1)        0.185       5.024         char5[19]        
 CLMA_250_208/CD                                                           f       osd_display/char[5][19]/opit_0/D

 Data arrival time                                                   5.024         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_250_208/CLK                                                          r       osd_display/char[5][19]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_294_260/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_260/Q0                   tco                   0.289       5.367 r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       5.621         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_261/Y2                   td                    0.322       5.943 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=3)        0.124       6.067         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
 CLMS_294_261/Y0                   td                    0.210       6.277 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.404       6.681         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
 CLMS_298_261/Y2                   td                    0.210       6.891 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.610       7.501         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMS_294_249/Y3                   td                    0.303       7.804 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.265       8.069         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMS_298_249/Y0                   td                    0.210       8.279 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.410       8.689         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMS_298_253/Y1                   td                    0.212       8.901 r       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.405       9.306         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_298_248/Y2                   td                    0.295       9.601 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.522      10.123         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_298_248/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.123         Logic Levels: 7  
                                                                                   Logic: 2.051ns(40.654%), Route: 2.994ns(59.346%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMA_298_248/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                  10.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.011                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_294_260/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_260/Q0                   tco                   0.289       5.367 r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       5.621         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_261/Y2                   td                    0.322       5.943 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=3)        0.124       6.067         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
 CLMS_294_261/Y0                   td                    0.210       6.277 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.404       6.681         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
 CLMS_298_261/Y2                   td                    0.210       6.891 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.610       7.501         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMS_294_249/Y3                   td                    0.303       7.804 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.265       8.069         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMS_298_249/Y0                   td                    0.210       8.279 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.410       8.689         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMS_298_253/Y1                   td                    0.212       8.901 r       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.405       9.306         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_298_248/Y2                   td                    0.295       9.601 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.522      10.123         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_298_248/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.123         Logic Levels: 7  
                                                                                   Logic: 2.051ns(40.654%), Route: 2.994ns(59.346%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMA_298_248/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                  10.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.011                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_294_260/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_260/Q0                   tco                   0.289       5.367 r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       5.621         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_261/Y2                   td                    0.322       5.943 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=3)        0.124       6.067         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
 CLMS_294_261/Y0                   td                    0.210       6.277 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.404       6.681         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
 CLMS_298_261/Y2                   td                    0.210       6.891 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.610       7.501         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMS_294_249/Y3                   td                    0.303       7.804 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.265       8.069         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMS_298_249/Y0                   td                    0.210       8.279 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.579       8.858         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMS_294_269/Y2                   td                    0.341       9.199 f       ms7200_double_crtl_inst/ms7200_ctl_2/state_2/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.566       9.765         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [2]
 CLMA_298_248/Y0                   td                    0.210       9.975 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1797/gateop_perm/Z
                                   net (fanout=1)        0.410      10.385         ms7200_double_crtl_inst/ms7200_ctl_2/N1797
 CLMS_298_241/C1                                                           r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.385         Logic Levels: 7  
                                                                                   Logic: 2.095ns(39.476%), Route: 3.212ns(60.524%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMS_298_241/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.234     104.517                          

 Data required time                                                104.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.517                          
 Data arrival time                                                  10.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.132                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/iic_dri/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531       4.613         ntclkbufg_5      
 CLMS_314_249/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_314_249/Q0                   tco                   0.222       4.835 f       ms7200_double_crtl_inst/iic_dri/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       4.922         ms7200_double_crtl_inst/iic_dri/twr_cnt [3]
 CLMS_314_249/B4                                                           f       ms7200_double_crtl_inst/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMS_314_249/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/iic_dri/state_5/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : ms7200_double_crtl_inst/iic_dri/state_4/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531       4.613         ntclkbufg_5      
 CLMA_314_236/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/state_5/opit_0_inv_MUX4TO1Q/CLK

 CLMA_314_236/Q1                   tco                   0.224       4.837 f       ms7200_double_crtl_inst/iic_dri/state_5/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.087       4.924         ms7200_double_crtl_inst/iic_dri/state_5
 CLMA_314_236/C4                                                           f       ms7200_double_crtl_inst/iic_dri/state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_314_236/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/twr_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.652       4.734         ntclkbufg_5      
 CLMA_90_329/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/twr_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_90_329/Q0                    tco                   0.222       4.956 f       ms72xx_ctl_inst1/iic_dri/twr_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       5.045         ms72xx_ctl_inst1/iic_dri/twr_cnt [2]
 CLMA_90_329/B4                                                            f       ms72xx_ctl_inst1/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.045         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_90_329/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.734                          
 clock uncertainty                                       0.000       4.734                          

 Hold time                                              -0.035       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_150_128/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q0                   tco                   0.287       5.252 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.347       7.599         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.234       7.833 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.833         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10892
 CLMS_274_197/COUT                 td                    0.058       7.891 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.891         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10894
                                   td                    0.058       7.949 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10896
 CLMS_274_201/COUT                 td                    0.058       8.007 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.007         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10898
 CLMS_274_205/Y1                   td                    0.498       8.505 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.580       9.085         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_282_212/Y0                   td                    0.210       9.295 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.857      10.152         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.477      10.629 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.629         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMA_282_204/Y2                   td                    0.271      10.900 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.444      11.344         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_274_208/C3                                                           r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  11.344         Logic Levels: 5  
                                                                                   Logic: 2.151ns(33.720%), Route: 4.228ns(66.280%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105      42.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      43.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531      44.622         ntclkbufg_3      
 CLMA_274_208/CLK                                                          r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.289      44.911                          
 clock uncertainty                                      -0.150      44.761                          

 Setup time                                             -0.398      44.363                          

 Data required time                                                 44.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.363                          
 Data arrival time                                                  11.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.019                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_150_128/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q0                   tco                   0.287       5.252 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.297       7.549         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.234       7.783 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.783         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10603
 CLMA_286_152/Y3                   td                    0.501       8.284 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.652       8.936         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [3]
 CLMA_282_152/Y3                   td                    0.468       9.404 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.557       9.961         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N102736
                                   td                    0.477      10.438 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.438         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [2]
 CLMS_282_161/COUT                 td                    0.058      10.496 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.496         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [6]
                                   td                    0.058      10.554 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.554         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_282_165/Y2                   td                    0.271      10.825 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.624      11.449         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMS_282_165/D1                                                           r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.449         Logic Levels: 4  
                                                                                   Logic: 2.354ns(36.305%), Route: 4.130ns(63.695%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105      42.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      43.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531      44.622         ntclkbufg_3      
 CLMS_282_165/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.289      44.911                          
 clock uncertainty                                      -0.150      44.761                          

 Setup time                                             -0.212      44.549                          

 Data required time                                                 44.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.549                          
 Data arrival time                                                  11.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.100                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_150_128/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q0                   tco                   0.287       5.252 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.120       7.372         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.288       7.660 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.660         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10285
 CLMA_282_76/COUT                  td                    0.058       7.718 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.718         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10287
                                   td                    0.058       7.776 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.776         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10289
 CLMA_282_80/COUT                  td                    0.058       7.834 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.834         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10291
                                   td                    0.058       7.892 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.892         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10293
 CLMA_282_84/Y3                    td                    0.501       8.393 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.446       8.839         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_282_92/Y3                    td                    0.303       9.142 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[11]_1/gateop_perm/Z
                                   net (fanout=1)        0.617       9.759         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N102723
                                   td                    0.477      10.236 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.236         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_274_89/Y2                    td                    0.271      10.507 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.578      11.085         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_282_92/B1                                                            r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.085         Logic Levels: 5  
                                                                                   Logic: 2.359ns(38.546%), Route: 3.761ns(61.454%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105      42.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      43.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531      44.622         ntclkbufg_3      
 CLMA_282_92/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.289      44.911                          
 clock uncertainty                                      -0.150      44.761                          

 Setup time                                             -0.213      44.548                          

 Data required time                                                 44.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.548                          
 Data arrival time                                                  11.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.463                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/pos_data_d1[3]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_channel_3/vout_data_r[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.652       4.743         ntclkbufg_3      
 CLMA_78_272/CLK                                                           r       video_rect_read_data_channel_3/pos_data_d1[3]/opit_0_inv/CLK

 CLMA_78_272/Q0                    tco                   0.222       4.965 f       video_rect_read_data_channel_3/pos_data_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.049         video_rect_read_data_channel_3/pos_data_d1 [3]
 CLMS_78_273/B4                                                            f       video_rect_read_data_channel_3/vout_data_r[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.049         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.708       5.088         ntclkbufg_3      
 CLMS_78_273/CLK                                                           r       video_rect_read_data_channel_3/vout_data_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.772                          
 clock uncertainty                                       0.000       4.772                          

 Hold time                                              -0.035       4.737                          

 Data required time                                                  4.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.737                          
 Data arrival time                                                   5.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : video_rect_read_data_channel_3/read_en_r/opit_0_inv_MUX4TO1Q/S1
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.652       4.743         ntclkbufg_3      
 CLMS_98_257/CLK                                                           r       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMS_98_257/Q2                    tco                   0.224       4.967 f       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       5.052         video_rect_read_data_channel_3/pos_y [10]
 CLMA_98_256/A4                                                            f       video_rect_read_data_channel_3/read_en_r/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   5.052         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.708       5.088         ntclkbufg_3      
 CLMA_98_256/CLK                                                           r       video_rect_read_data_channel_3/read_en_r/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.316       4.772                          
 clock uncertainty                                       0.000       4.772                          

 Hold time                                              -0.035       4.737                          

 Data required time                                                  4.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.737                          
 Data arrival time                                                   5.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531       4.622         ntclkbufg_3      
 CLMS_98_245/CLK                                                           r       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_245/Q3                    tco                   0.221       4.843 f       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.928         video_rect_read_data_channel_3/timing_gen_xy_m0/y [0]
 CLMS_98_245/D4                                                            f       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.928         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMS_98_245/CLK                                                           r       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343       4.622                          
 clock uncertainty                                       0.000       4.622                          

 Hold time                                              -0.034       4.588                          

 Data required time                                                  4.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.588                          
 Data arrival time                                                   4.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.621       4.997         ntclkbufg_2      
 DRM_54_24/CLKB[0]                                                         r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[1]                  tco                   2.307       7.304 f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=2)        1.524       8.828         scale_top_u/data_out_b [7]
 CLMA_114_60/Y1                    td                    0.197       9.025 f       scaler_up/N112[4]/gateop_perm/Z
                                   net (fanout=1)        1.183      10.208         ch5_write_data[4]
 DRM_178_88/DA1[0]                                                         f       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                  10.208         Logic Levels: 1  
                                                                                   Logic: 2.504ns(48.052%), Route: 2.707ns(51.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       9.669         ntclkbufg_2      
 DRM_178_88/CLKA[1]                                                        r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Setup time                                              0.026       9.835                          

 Data required time                                                  9.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.835                          
 Data arrival time                                                  10.208                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.373                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.621       4.997         ntclkbufg_2      
 DRM_54_24/CLKB[0]                                                         r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   2.307       7.304 f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=2)        1.466       8.770         scale_top_u/data_out_b [6]
 CLMA_122_48/Y2                    td                    0.210       8.980 r       scaler_up/N112[3]/gateop_perm/Z
                                   net (fanout=1)        1.247      10.227         ch5_write_data[3]
 DRM_178_88/DA0[1]                                                         r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                  10.227         Logic Levels: 1  
                                                                                   Logic: 2.517ns(48.126%), Route: 2.713ns(51.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       9.669         ntclkbufg_2      
 DRM_178_88/CLKA[0]                                                        r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Setup time                                              0.056       9.865                          

 Data required time                                                  9.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.865                          
 Data arrival time                                                  10.227                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.362                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.648       5.024         ntclkbufg_2      
 DRM_82_24/CLKB[0]                                                         r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_82_24/QB0[0]                  tco                   2.307       7.331 f       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=2)        1.118       8.449         scale_top_u/data_out_g [2]
 CLMS_118_57/Y1                    td                    0.197       8.646 f       scaler_up/N112[5]/gateop_perm/Z
                                   net (fanout=1)        1.518      10.164         ch5_write_data[5]
 DRM_178_88/DA1[1]                                                         f       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                  10.164         Logic Levels: 1  
                                                                                   Logic: 2.504ns(48.716%), Route: 2.636ns(51.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       9.669         ntclkbufg_2      
 DRM_178_88/CLKA[1]                                                        r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Setup time                                              0.026       9.835                          

 Data required time                                                  9.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.835                          
 Data arrival time                                                  10.164                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.329                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.021
  Launch Clock Delay      :  4.675
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.589       4.675         ntclkbufg_2      
 CLMS_78_61/CLK                                                            r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK

 CLMS_78_61/Q1                     tco                   0.224       4.899 f       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.185       5.084         scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_78_60/AD                                                             f       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   5.084         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.645       5.021         ntclkbufg_2      
 CLMA_78_60/CLK                                                            r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.316       4.705                          
 clock uncertainty                                       0.000       4.705                          

 Hold time                                               0.053       4.758                          

 Data required time                                                  4.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.758                          
 Data arrival time                                                   5.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0[9]/opit_0_inv/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d1[9]/opit_0_inv/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       4.617         ntclkbufg_2      
 CLMA_242_56/CLK                                                           r       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0[9]/opit_0_inv/CLK

 CLMA_242_56/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0[9]/opit_0_inv/Q
                                   net (fanout=2)        0.187       5.026         scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0 [9]
 CLMS_242_57/CD                                                            f       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d1[9]/opit_0_inv/D

 Data arrival time                                                   5.026         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 CLMS_242_57/CLK                                                           r       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_r/u_scaler/cnt_h_pixel[0]/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_scaler/cnt_h_pixel[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       4.617         ntclkbufg_2      
 CLMA_158_44/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_scaler/cnt_h_pixel[0]/opit_0_L5Q_perm/CLK

 CLMA_158_44/Q3                    tco                   0.221       4.838 f       scale_top_u/u_vin_scale_down_r/u_scaler/cnt_h_pixel[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.087       4.925         scale_top_u/u_vin_scale_down_r/u_scaler/cnt_h_pixel [0]
 CLMA_158_44/D4                                                            f       scale_top_u/u_vin_scale_down_r/u_scaler/cnt_h_pixel[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 CLMA_158_44/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_scaler/cnt_h_pixel[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       3.845 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.430         ntclkbufg_7      
 CLMS_158_241/CLK                                                          r       channel_3_data_input/de_convert_d1/opit_0_inv/CLK

 CLMS_158_241/Q0                   tco                   0.289       5.719 r       channel_3_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=7)        0.964       6.683         channel_3_data_input/de_convert_d1
                                   td                    0.477       7.160 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.160         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9206
 CLMA_154_205/COUT                 td                    0.058       7.218 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.218         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9208
 CLMA_154_209/Y1                   td                    0.498       7.716 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.405       8.121         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_154_204/Y2                   td                    0.286       8.407 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.548       8.955         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_154_200/COUT                 td                    0.502       9.457 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.457         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_154_204/Y1                   td                    0.498       9.955 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.399      10.354         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_154_208/A4                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.354         Logic Levels: 5  
                                                                                   Logic: 2.608ns(52.965%), Route: 2.316ns(47.035%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1003.567 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.098         ntclkbufg_7      
 CLMA_154_208/CLK                                                          r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.296    1005.394                          
 clock uncertainty                                      -0.050    1005.344                          

 Setup time                                             -0.121    1005.223                          

 Data required time                                               1005.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.223                          
 Data arrival time                                                  10.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.869                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : channel_3_data_input/data_add_g_temp2[7]/opit_0_inv_A2Q21/Cin
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.219
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       3.845 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       5.553         ntclkbufg_7      
 DRM_306_292/CLKB[0]                                                       r       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_306_292/QB0[10]               tco                   2.307       7.860 f       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[10]
                                   net (fanout=1)        1.052       8.912         channel_3_data_input/ram_rd_data [9]
                                   td                    0.474       9.386 f       channel_3_data_input/N65_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.386         channel_3_data_input/_N8961
 CLMS_274_277/COUT                 td                    0.058       9.444 r       channel_3_data_input/data_add_g_temp2[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.444         channel_3_data_input/_N8963
                                   td                    0.058       9.502 r       channel_3_data_input/data_add_g_temp2[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.502         channel_3_data_input/_N8965
                                                                           r       channel_3_data_input/data_add_g_temp2[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.502         Logic Levels: 1  
                                                                                   Logic: 2.897ns(73.360%), Route: 1.052ns(26.640%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1003.567 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652    1005.219         ntclkbufg_7      
 CLMS_274_281/CLK                                                          r       channel_3_data_input/data_add_g_temp2[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.298    1005.517                          
 clock uncertainty                                      -0.050    1005.467                          

 Setup time                                             -0.167    1005.300                          

 Data required time                                               1005.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.300                          
 Data arrival time                                                   9.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.798                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/data_add_b_temp2[3]/opit_0_inv_A2Q1/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       3.845 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       5.553         ntclkbufg_7      
 CLMA_274_276/CLK                                                          r       channel_3_data_input/data_add_b_temp2[3]/opit_0_inv_A2Q1/CLK

 CLMA_274_276/Q3                   tco                   0.286       5.839 f       channel_3_data_input/data_add_b_temp2[3]/opit_0_inv_A2Q1/Q
                                   net (fanout=1)        3.709       9.548         data_out_b3[3]   
 DRM_82_128/DA1[0]                                                         f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   9.548         Logic Levels: 0  
                                                                                   Logic: 0.286ns(7.159%), Route: 3.709ns(92.841%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1003.567 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.098         ntclkbufg_7      
 DRM_82_128/CLKA[1]                                                        r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.278    1005.376                          
 clock uncertainty                                      -0.050    1005.326                          

 Setup time                                              0.026    1005.352                          

 Data required time                                               1005.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.352                          
 Data arrival time                                                   9.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.804                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.502
  Launch Clock Delay      :  4.308
  Clock Pessimism Removal :  -0.785

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.082       1.206 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.967       3.173         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.228       3.401 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.907       4.308         pixclk_in6       
 CLMS_118_185/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_118_185/Q3                   tco                   0.221       4.529 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.226       4.755         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7]
 CLMA_122_184/C3                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.755         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.441%), Route: 0.226ns(50.559%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.126       1.457 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        2.338       3.795         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.294       4.089 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.413       5.502         pixclk_in6       
 CLMA_122_184/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.785       4.717                          
 clock uncertainty                                       0.000       4.717                          

 Hold time                                              -0.237       4.480                          

 Data required time                                                  4.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.480                          
 Data arrival time                                                   4.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.380
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  -0.873

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.082       1.206 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.967       3.173         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.228       3.401 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.087       4.488         pixclk_in6       
 CLMS_118_193/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_118_193/Q3                   tco                   0.221       4.709 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.087       4.796         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11]
 CLMA_118_192/D4                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.796         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.126       1.457 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        2.338       3.795         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.294       4.089 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.291       5.380         pixclk_in6       
 CLMA_118_192/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.873       4.507                          
 clock uncertainty                                       0.000       4.507                          

 Hold time                                              -0.034       4.473                          

 Data required time                                                  4.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.473                          
 Data arrival time                                                   4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.442
  Launch Clock Delay      :  4.524
  Clock Pessimism Removal :  -0.917

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.082       1.206 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.967       3.173         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.228       3.401 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.123       4.524         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_138_136/Q1                   tco                   0.224       4.748 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.833         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_138_136/C4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.833         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.126       1.457 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        2.338       3.795         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.294       4.089 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.353       5.442         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.917       4.525                          
 clock uncertainty                                       0.000       4.525                          

 Hold time                                              -0.034       4.491                          

 Data required time                                                  4.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.491                          
 Data arrival time                                                   4.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.104
  Launch Clock Delay      :  5.436
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.076       1.413 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.851         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       3.851 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.436         ntclkbufg_8      
 CLMA_170_224/CLK                                                          r       channel_2_data_input/de_convert_d1/opit_0_inv/CLK

 CLMA_170_224/Q0                   tco                   0.289       5.725 r       channel_2_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=7)        0.621       6.346         channel_2_data_input/de_convert_d1
                                   td                    0.474       6.820 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.820         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9160
 CLMS_158_225/COUT                 td                    0.058       6.878 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.878         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9162
 CLMS_158_229/Y1                   td                    0.498       7.376 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.314       7.690         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_158_220/Y0                   td                    0.320       8.010 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.645       8.655         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_154_225/COUT                 td                    0.502       9.157 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.157         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_154_229/Y1                   td                    0.498       9.655 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.402      10.057         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_158_232/C4                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.057         Logic Levels: 5  
                                                                                   Logic: 2.639ns(57.109%), Route: 1.982ns(42.891%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047    1001.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.130         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.048    1001.178 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.573         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1003.573 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.104         ntclkbufg_8      
 CLMA_158_232/CLK                                                          r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.278    1005.382                          
 clock uncertainty                                      -0.050    1005.332                          

 Setup time                                             -0.123    1005.209                          

 Data required time                                               1005.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.209                          
 Data arrival time                                                  10.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.152                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.104
  Launch Clock Delay      :  5.559
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.076       1.413 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.851         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       3.851 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       5.559         ntclkbufg_8      
 CLMA_282_272/CLK                                                          r       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMA_282_272/Q3                   tco                   0.286       5.845 f       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        3.959       9.804         data_out_r2[7]   
 DRM_54_192/DA0[1]                                                         f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   9.804         Logic Levels: 0  
                                                                                   Logic: 0.286ns(6.737%), Route: 3.959ns(93.263%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047    1001.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.130         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.048    1001.178 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.573         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1003.573 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.104         ntclkbufg_8      
 DRM_54_192/CLKA[0]                                                        r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.278    1005.382                          
 clock uncertainty                                      -0.050    1005.332                          

 Setup time                                              0.026    1005.358                          

 Data required time                                               1005.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.358                          
 Data arrival time                                                   9.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.554                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/data_add_b_temp2[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.104
  Launch Clock Delay      :  5.559
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.076       1.413 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.851         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       3.851 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       5.559         ntclkbufg_8      
 CLMS_274_253/CLK                                                          r       channel_2_data_input/data_add_b_temp2[5]/opit_0_inv_A2Q21/CLK

 CLMS_274_253/Q0                   tco                   0.287       5.846 f       channel_2_data_input/data_add_b_temp2[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        3.887       9.733         data_out_b2[4]   
 DRM_82_108/DA1[1]                                                         f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   9.733         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.876%), Route: 3.887ns(93.124%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047    1001.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.130         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.048    1001.178 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.573         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1003.573 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.104         ntclkbufg_8      
 DRM_82_108/CLKA[1]                                                        r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.278    1005.382                          
 clock uncertainty                                      -0.050    1005.332                          

 Setup time                                              0.026    1005.358                          

 Data required time                                               1005.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.358                          
 Data arrival time                                                   9.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.625                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.483
  Launch Clock Delay      :  4.294
  Clock Pessimism Removal :  -0.780

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047       1.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.130         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.082       1.212 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.967       3.179         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.208       3.387 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.907       4.294         pixclk_in6       
 CLMS_118_185/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_118_185/Q3                   tco                   0.221       4.515 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.226       4.741         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7]
 CLMA_122_184/C3                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.741         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.441%), Route: 0.226ns(50.559%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.126       1.463 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.322       3.785         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.285       4.070 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.413       5.483         pixclk_in6       
 CLMA_122_184/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.780       4.703                          
 clock uncertainty                                       0.000       4.703                          

 Hold time                                              -0.237       4.466                          

 Data required time                                                  4.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.466                          
 Data arrival time                                                   4.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.361
  Launch Clock Delay      :  4.474
  Clock Pessimism Removal :  -0.868

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047       1.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.130         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.082       1.212 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.967       3.179         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.208       3.387 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.087       4.474         pixclk_in6       
 CLMS_118_193/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_118_193/Q3                   tco                   0.221       4.695 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.087       4.782         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11]
 CLMA_118_192/D4                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.782         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.126       1.463 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.322       3.785         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.285       4.070 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.291       5.361         pixclk_in6       
 CLMA_118_192/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.868       4.493                          
 clock uncertainty                                       0.000       4.493                          

 Hold time                                              -0.034       4.459                          

 Data required time                                                  4.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.459                          
 Data arrival time                                                   4.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.423
  Launch Clock Delay      :  4.510
  Clock Pessimism Removal :  -0.912

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047       1.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.130         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.082       1.212 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.967       3.179         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.208       3.387 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.123       4.510         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_138_136/Q1                   tco                   0.224       4.734 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.819         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_138_136/C4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.819         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.126       1.463 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.322       3.785         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.285       4.070 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.353       5.423         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.912       4.511                          
 clock uncertainty                                       0.000       4.511                          

 Hold time                                              -0.034       4.477                          

 Data required time                                                  4.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.477                          
 Data arrival time                                                   4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.708       5.646         ntclkbufg_6      
 DRM_278_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_356/QB0[1]                tco                   2.307       7.953 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=3)        2.601      10.554         rgb_data4[1]     
 CLMS_254_157/Y0                   td                    0.294      10.848 f       ch6_write_data_14[1]/gateop/F
                                   net (fanout=1)        2.676      13.524         ch6_write_data[1]
 DRM_54_148/DA1[1]                                                         f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                  13.524         Logic Levels: 1  
                                                                                   Logic: 2.601ns(33.016%), Route: 5.277ns(66.984%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082    1001.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907    1003.114         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.347    1003.461 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.431    1004.892         pixclk_in6       
 DRM_54_148/CLKA[1]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.207    1005.099                          
 clock uncertainty                                      -0.050    1005.049                          

 Setup time                                              0.026    1005.075                          

 Data required time                                               1005.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.075                          
 Data arrival time                                                  13.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.551                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.458
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.708       5.646         ntclkbufg_6      
 DRM_278_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_356/QB0[3]                tco                   2.307       7.953 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=4)        2.375      10.328         rgb_data4[3]     
 CLMA_250_205/Y0                   td                    0.294      10.622 f       ch6_write_data_14[3]/gateop/F
                                   net (fanout=1)        2.389      13.011         ch6_write_data[3]
 DRM_142_128/DA0[1]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                  13.011         Logic Levels: 1  
                                                                                   Logic: 2.601ns(35.316%), Route: 4.764ns(64.684%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082    1001.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907    1003.114         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.347    1003.461 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.997    1004.458         pixclk_in6       
 DRM_142_128/CLKA[0]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.207    1004.665                          
 clock uncertainty                                      -0.050    1004.615                          

 Setup time                                              0.026    1004.641                          

 Data required time                                               1004.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.641                          
 Data arrival time                                                  13.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.630                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.708       5.646         ntclkbufg_6      
 DRM_278_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_356/QB0[0]                tco                   2.307       7.953 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=4)        2.544      10.497         rgb_data4[0]     
 CLMA_250_177/Y0                   td                    0.294      10.791 f       ch6_write_data_14[0]/gateop/F
                                   net (fanout=1)        2.609      13.400         ch6_write_data[0]
 DRM_54_148/DA1[0]                                                         f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                  13.400         Logic Levels: 1  
                                                                                   Logic: 2.601ns(33.544%), Route: 5.153ns(66.456%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082    1001.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907    1003.114         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.347    1003.461 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.431    1004.892         pixclk_in6       
 DRM_54_148/CLKA[1]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.207    1005.099                          
 clock uncertainty                                      -0.050    1005.049                          

 Setup time                                              0.026    1005.075                          

 Data required time                                               1005.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.075                          
 Data arrival time                                                  13.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.675                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  -0.875

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082       1.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       3.114         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.347       3.461 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.907       4.368         pixclk_in6       
 CLMS_118_185/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_118_185/Q3                   tco                   0.221       4.589 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.226       4.815         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7]
 CLMA_122_184/C3                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.815         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.441%), Route: 0.226ns(50.559%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.126       1.458 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.294       3.752         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.487       4.239 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.413       5.652         pixclk_in6       
 CLMA_122_184/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.875       4.777                          
 clock uncertainty                                       0.000       4.777                          

 Hold time                                              -0.237       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                   4.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.530
  Launch Clock Delay      :  4.548
  Clock Pessimism Removal :  -0.963

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082       1.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       3.114         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.347       3.461 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.087       4.548         pixclk_in6       
 CLMS_118_193/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_118_193/Q3                   tco                   0.221       4.769 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.087       4.856         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11]
 CLMA_118_192/D4                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.856         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.126       1.458 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.294       3.752         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.487       4.239 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.291       5.530         pixclk_in6       
 CLMA_118_192/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.963       4.567                          
 clock uncertainty                                       0.000       4.567                          

 Hold time                                              -0.034       4.533                          

 Data required time                                                  4.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.533                          
 Data arrival time                                                   4.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.592
  Launch Clock Delay      :  4.584
  Clock Pessimism Removal :  -1.007

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082       1.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       3.114         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.347       3.461 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.123       4.584         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_138_136/Q1                   tco                   0.224       4.808 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.893         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_138_136/C4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.893         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.126       1.458 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.294       3.752         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.487       4.239 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       1.353       5.592         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.007       4.585                          
 clock uncertainty                                       0.000       4.585                          

 Hold time                                              -0.034       4.551                          

 Data required time                                                  4.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.551                          
 Data arrival time                                                   4.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.673
  Launch Clock Delay      :  9.117
  Clock Pessimism Removal :  0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708       9.117         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_324/Q3                    tco                   0.288       9.405 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.556       9.961         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [3]
 CLMA_66_324/COUT                  td                    0.348      10.309 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.309         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                   td                    0.058      10.367 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.367         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
 CLMA_66_328/Y3                    td                    0.501      10.868 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.498      11.366         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_321/Y3                    td                    0.210      11.576 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm/Z
                                   net (fanout=1)        0.573      12.149         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N102716
 CLMS_50_325/Y3                    td                    0.615      12.764 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.717      13.481         _N33             
 CLMA_58_321/A4                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.481         Logic Levels: 4  
                                                                                   Logic: 2.020ns(46.288%), Route: 2.344ns(53.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      51.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      53.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      53.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786      55.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100      55.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      57.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      57.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.652      58.673         ntclkbufg_10     
 CLMA_58_321/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.408      59.081                          
 clock uncertainty                                      -0.150      58.931                          

 Setup time                                             -0.121      58.810                          

 Data required time                                                 58.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.810                          
 Data arrival time                                                  13.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.329                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.673
  Launch Clock Delay      :  9.117
  Clock Pessimism Removal :  0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708       9.117         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_324/Q3                    tco                   0.288       9.405 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.556       9.961         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [3]
 CLMA_66_324/COUT                  td                    0.348      10.309 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.309         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                   td                    0.058      10.367 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.367         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
 CLMA_66_328/COUT                  td                    0.058      10.425 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.425         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8710
 CLMA_66_332/Y0                    td                    0.269      10.694 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.642      11.336         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [8]
 CLMA_58_321/A0                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  11.336         Logic Levels: 3  
                                                                                   Logic: 1.021ns(46.012%), Route: 1.198ns(53.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      51.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      53.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      53.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786      55.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100      55.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      57.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      57.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.652      58.673         ntclkbufg_10     
 CLMA_58_321/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.408      59.081                          
 clock uncertainty                                      -0.150      58.931                          

 Setup time                                             -0.194      58.737                          

 Data required time                                                 58.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.737                          
 Data arrival time                                                  11.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.401                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.673
  Launch Clock Delay      :  9.117
  Clock Pessimism Removal :  0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708       9.117         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_324/Q3                    tco                   0.288       9.405 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.556       9.961         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [3]
 CLMA_66_324/COUT                  td                    0.348      10.309 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.309         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                   td                    0.058      10.367 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.367         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
 CLMA_66_328/Y3                    td                    0.501      10.868 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.416      11.284         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [7]
 CLMS_62_333/B1                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.284         Logic Levels: 2  
                                                                                   Logic: 1.195ns(55.145%), Route: 0.972ns(44.855%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      51.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      53.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      53.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786      55.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100      55.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      57.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      57.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.652      58.673         ntclkbufg_10     
 CLMS_62_333/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.408      59.081                          
 clock uncertainty                                      -0.150      58.931                          

 Setup time                                             -0.213      58.718                          

 Data required time                                                 58.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.718                          
 Data arrival time                                                  11.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.434                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.117
  Launch Clock Delay      :  8.673
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786       5.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100       5.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.652       8.673         ntclkbufg_10     
 CLMA_66_328/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_66_328/Q0                    tco                   0.222       8.895 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.086       8.981         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [4]
 CLMA_66_328/A1                                                            f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   8.981         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708       9.117         ntclkbufg_10     
 CLMA_66_328/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.444       8.673                          
 clock uncertainty                                       0.000       8.673                          

 Hold time                                              -0.121       8.552                          

 Data required time                                                  8.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.552                          
 Data arrival time                                                   8.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/I1
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.117
  Launch Clock Delay      :  8.673
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786       5.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100       5.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.652       8.673         ntclkbufg_10     
 CLMA_66_332/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/CLK

 CLMA_66_332/Q0                    tco                   0.222       8.895 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.087       8.982         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wbin [8]
 CLMA_66_332/A1                                                            f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/I1

 Data arrival time                                                   8.982         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708       9.117         ntclkbufg_10     
 CLMA_66_332/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.444       8.673                          
 clock uncertainty                                       0.000       8.673                          

 Hold time                                              -0.121       8.552                          

 Data required time                                                  8.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.552                          
 Data arrival time                                                   8.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.117
  Launch Clock Delay      :  8.673
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786       5.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100       5.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.652       8.673         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_66_324/Q0                    tco                   0.222       8.895 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.089       8.984         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [0]
 CLMA_66_324/A1                                                            f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   8.984         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.708       9.117         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.444       8.673                          
 clock uncertainty                                       0.000       8.673                          

 Hold time                                              -0.121       8.552                          

 Data required time                                                  8.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.552                          
 Data arrival time                                                   8.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.432                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  5.261
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.287       5.548 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.820       6.368         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_29/C2                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.368         Logic Levels: 0  
                                                                                   Logic: 0.287ns(25.926%), Route: 0.820ns(74.074%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461      28.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.461 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552      30.013         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.235      30.248                          
 clock uncertainty                                      -0.050      30.198                          

 Setup time                                             -0.370      29.828                          

 Data required time                                                 29.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.828                          
 Data arrival time                                                   6.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  5.261
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.289       5.550 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.828       6.378         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_29/D3                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.378         Logic Levels: 0  
                                                                                   Logic: 0.289ns(25.873%), Route: 0.828ns(74.127%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461      28.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.461 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552      30.013         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.235      30.248                          
 clock uncertainty                                      -0.050      30.198                          

 Setup time                                             -0.337      29.861                          

 Data required time                                                 29.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.861                          
 Data arrival time                                                   6.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  5.261
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.287       5.548 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.794       6.342         u_CORES/u_jtag_hub/data_ctrl
 CLMA_298_24/A2                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.342         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.549%), Route: 0.794ns(73.451%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461      28.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.461 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552      30.013         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.235      30.248                          
 clock uncertainty                                      -0.050      30.198                          

 Setup time                                             -0.370      29.828                          

 Data required time                                                 29.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.828                          
 Data arrival time                                                   6.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.261
  Launch Clock Delay      :  4.818
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.287       3.287         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.287 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531       4.818         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_44/Q0                    tco                   0.222       5.040 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.126         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_286_44/B4                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.126         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.443       4.818                          
 clock uncertainty                                       0.000       4.818                          

 Hold time                                              -0.035       4.783                          

 Data required time                                                  4.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.783                          
 Data arrival time                                                   5.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.261
  Launch Clock Delay      :  4.818
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.287       3.287         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.287 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531       4.818         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK

 CLMA_286_44/Q2                    tco                   0.224       5.042 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.127         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMA_286_44/A4                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.127         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.443       4.818                          
 clock uncertainty                                       0.000       4.818                          

 Hold time                                              -0.035       4.783                          

 Data required time                                                  4.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.783                          
 Data arrival time                                                   5.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.261
  Launch Clock Delay      :  4.818
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.287       3.287         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.287 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531       4.818         ntclkbufg_9      
 CLMA_274_48/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_48/Q1                    tco                   0.224       5.042 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.129         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4]
 CLMA_274_48/C4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.129         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMA_274_48/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.443       4.818                          
 clock uncertainty                                       0.000       4.818                          

 Hold time                                              -0.034       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                   5.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.818
  Launch Clock Delay      :  5.362
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.777      28.777         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.777 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.362         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_24/Q0                    tco                   0.289      30.651 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.563      31.214         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_290_36/Y2                    td                    0.487      31.701 r       u_CORES/u_debug_core_0/u0_trig_unit/N191_8/gateop_perm/Z
                                   net (fanout=12)       0.555      32.256         u_CORES/u_debug_core_0/_N919
 CLMA_282_44/Y3                    td                    0.210      32.466 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=4)        0.123      32.589         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_282_44/Y2                    td                    0.494      33.083 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245_inv/gateop_perm/Z
                                   net (fanout=4)        0.543      33.626         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245
 CLMA_282_44/CE                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.626         Logic Levels: 3  
                                                                                   Logic: 1.480ns(45.343%), Route: 1.784ns(54.657%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.287      53.287         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.287 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531      54.818         ntclkbufg_9      
 CLMA_282_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.818                          
 clock uncertainty                                      -0.050      54.768                          

 Setup time                                             -0.617      54.151                          

 Data required time                                                 54.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.151                          
 Data arrival time                                                  33.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.818
  Launch Clock Delay      :  5.362
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.777      28.777         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.777 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.362         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_24/Q0                    tco                   0.289      30.651 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.563      31.214         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_290_36/Y2                    td                    0.487      31.701 r       u_CORES/u_debug_core_0/u0_trig_unit/N191_8/gateop_perm/Z
                                   net (fanout=12)       0.555      32.256         u_CORES/u_debug_core_0/_N919
 CLMA_282_44/Y3                    td                    0.210      32.466 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=4)        0.123      32.589         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_282_44/Y2                    td                    0.494      33.083 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245_inv/gateop_perm/Z
                                   net (fanout=4)        0.543      33.626         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245
 CLMA_282_44/CE                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.626         Logic Levels: 3  
                                                                                   Logic: 1.480ns(45.343%), Route: 1.784ns(54.657%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.287      53.287         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.287 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531      54.818         ntclkbufg_9      
 CLMA_282_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.818                          
 clock uncertainty                                      -0.050      54.768                          

 Setup time                                             -0.617      54.151                          

 Data required time                                                 54.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.151                          
 Data arrival time                                                  33.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.818
  Launch Clock Delay      :  5.362
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.777      28.777         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.777 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.362         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_24/Q0                    tco                   0.289      30.651 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.595      31.246         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_290_37/Y0                    td                    0.478      31.724 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.400      32.124         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_37/Y0                    td                    0.210      32.334 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.410      32.744         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_298_41/Y0                    td                    0.341      33.085 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.395      33.480         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_294_45/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.480         Logic Levels: 3  
                                                                                   Logic: 1.318ns(42.271%), Route: 1.800ns(57.729%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.287      53.287         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.287 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531      54.818         ntclkbufg_9      
 CLMS_294_45/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.818                          
 clock uncertainty                                      -0.050      54.768                          

 Setup time                                             -0.617      54.151                          

 Data required time                                                 54.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.151                          
 Data arrival time                                                  33.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.261
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.358      28.358         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.358 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.889         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_294_28/Q3                    tco                   0.226      30.115 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.371      30.486         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_290_40/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  30.486         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.856%), Route: 0.371ns(62.144%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMA_290_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.261                          
 clock uncertainty                                       0.050       5.311                          

 Hold time                                              -0.014       5.297                          

 Data required time                                                  5.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.297                          
 Data arrival time                                                  30.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.261
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.358      28.358         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.358 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.889         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_294_28/Q0                    tco                   0.226      30.115 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.380      30.495         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_290_40/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  30.495         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.294%), Route: 0.380ns(62.706%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMA_290_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.261                          
 clock uncertainty                                       0.050       5.311                          

 Hold time                                              -0.014       5.297                          

 Data required time                                                  5.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.297                          
 Data arrival time                                                  30.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.261
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.358      28.358         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.358 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.889         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_294_28/Q2                    tco                   0.224      30.113 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.385      30.498         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_294_41/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  30.498         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.782%), Route: 0.385ns(63.218%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.676       3.676         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.676 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.261         ntclkbufg_9      
 CLMS_294_41/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.261                          
 clock uncertainty                                       0.050       5.311                          

 Hold time                                              -0.024       5.287                          

 Data required time                                                  5.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.287                          
 Data arrival time                                                  30.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  5.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.805      78.805         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.805 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.610      80.415         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q1                    tco                   0.319      80.734 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.413      81.147         u_CORES/conf_sel [0]
 CLMA_294_24/CECO                  td                    0.184      81.331 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      81.331         ntR3851          
 CLMA_294_28/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.331         Logic Levels: 1  
                                                                                   Logic: 0.503ns(54.913%), Route: 0.413ns(45.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.358     128.358         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.358 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.889         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.889                          
 clock uncertainty                                      -0.050     129.839                          

 Setup time                                             -0.729     129.110                          

 Data required time                                                129.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.110                          
 Data arrival time                                                  81.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  5.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.805      78.805         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.805 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.610      80.415         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q1                    tco                   0.319      80.734 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.413      81.147         u_CORES/conf_sel [0]
 CLMA_294_24/CECO                  td                    0.184      81.331 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      81.331         ntR3851          
 CLMA_294_28/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.331         Logic Levels: 1  
                                                                                   Logic: 0.503ns(54.913%), Route: 0.413ns(45.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.358     128.358         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.358 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.889         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.889                          
 clock uncertainty                                      -0.050     129.839                          

 Setup time                                             -0.729     129.110                          

 Data required time                                                129.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.110                          
 Data arrival time                                                  81.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  5.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.805      78.805         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.805 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.610      80.415         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q1                    tco                   0.319      80.734 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.413      81.147         u_CORES/conf_sel [0]
 CLMA_294_24/CECO                  td                    0.184      81.331 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      81.331         ntR3851          
 CLMA_294_28/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  81.331         Logic Levels: 1  
                                                                                   Logic: 0.503ns(54.913%), Route: 0.413ns(45.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.358     128.358         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.358 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.889         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.889                          
 clock uncertainty                                      -0.050     129.839                          

 Setup time                                             -0.729     129.110                          

 Data required time                                                129.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.110                          
 Data arrival time                                                  81.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.362
  Launch Clock Delay      :  5.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461     128.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.461 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552     130.013         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q0                    tco                   0.249     130.262 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.450     130.712         u_CORES/id_o [1] 
 CLMA_294_24/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.712         Logic Levels: 0  
                                                                                   Logic: 0.249ns(35.622%), Route: 0.450ns(64.378%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.777     128.777         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.777 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.362         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.362                          
 clock uncertainty                                       0.050     130.412                          

 Hold time                                              -0.014     130.398                          

 Data required time                                                130.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.398                          
 Data arrival time                                                 130.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.362
  Launch Clock Delay      :  5.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461     128.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.461 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552     130.013         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_29/Q3                    tco                   0.250     130.263 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.455     130.718         u_CORES/id_o [2] 
 CLMA_290_28/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.718         Logic Levels: 0  
                                                                                   Logic: 0.250ns(35.461%), Route: 0.455ns(64.539%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.777     128.777         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.777 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.362         ntclkbufg_11     
 CLMA_290_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.362                          
 clock uncertainty                                       0.050     130.412                          

 Hold time                                              -0.014     130.398                          

 Data required time                                                130.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.398                          
 Data arrival time                                                 130.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.362
  Launch Clock Delay      :  5.013
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.461     128.461         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.461 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552     130.013         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_29/Q3                    tco                   0.221     130.234 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.476     130.710         u_CORES/id_o [2] 
 CLMA_294_28/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.710         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.707%), Route: 0.476ns(68.293%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.777     128.777         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.777 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.362         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.362                          
 clock uncertainty                                       0.050     130.412                          

 Hold time                                              -0.024     130.388                          

 Data required time                                                130.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.388                          
 Data arrival time                                                 130.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_194_109/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_109/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=637)      2.411       8.127         u_DDR3_50H/ddr_rstn
 CLMS_50_197/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   8.127         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.704%), Route: 2.411ns(89.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_50_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_194_109/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_109/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=637)      2.435       8.151         u_DDR3_50H/ddr_rstn
 CLMA_214_316/RS                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.151         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.609%), Route: 2.435ns(89.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_214_316/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                   8.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_194_109/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_109/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=637)      2.435       8.151         u_DDR3_50H/ddr_rstn
 CLMA_214_316/RS                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.151         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.609%), Route: 2.435ns(89.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_214_316/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                   8.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.676                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.652       5.216         free_clk_g       
 CLMA_222_332/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_222_332/Q1                   tco                   0.224       5.440 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.305       5.745         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0
 CLMA_218_336/RSCO                 td                    0.105       5.850 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.850         ntR846           
 CLMA_218_340/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.850         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.893%), Route: 0.305ns(48.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.708       5.550         free_clk_g       
 CLMA_218_340/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.598                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.652       5.216         free_clk_g       
 CLMA_222_332/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_222_332/Q1                   tco                   0.224       5.440 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.305       5.745         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0
 CLMA_218_336/RSCO                 td                    0.105       5.850 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.850         ntR846           
 CLMA_218_340/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.850         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.893%), Route: 0.305ns(48.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.708       5.550         free_clk_g       
 CLMA_218_340/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.598                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.652       5.216         free_clk_g       
 CLMA_222_340/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_222_340/Q3                   tco                   0.221       5.437 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=90)       0.349       5.786         hsst_test_dut_top_inst/U_INST/P_LANE_RST_3
 CLMS_222_349/RSCO                 td                    0.115       5.901 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.901         ntR838           
 CLMS_222_353/RSCI                                                         f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/RS

 Data arrival time                                                   5.901         Logic Levels: 1  
                                                                                   Logic: 0.336ns(49.051%), Route: 0.349ns(50.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.708       5.550         free_clk_g       
 CLMS_222_353/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMS_102_185/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_102_185/Q1                   tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      2.316      13.561         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_108/RSCO                  td                    0.147      13.708 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.708         ntR3061          
 CLMA_10_112/RSCO                  td                    0.147      13.855 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.855         ntR3060          
 CLMA_10_116/RSCO                  td                    0.147      14.002 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.002         ntR3059          
 CLMA_10_120/RSCO                  td                    0.147      14.149 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.149         ntR3058          
 CLMA_10_124/RSCO                  td                    0.147      14.296 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.296         ntR3057          
 CLMA_10_128/RSCO                  td                    0.147      14.443 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.443         ntR3056          
 CLMA_10_132/RSCO                  td                    0.147      14.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.590         ntR3055          
 CLMA_10_136/RSCO                  td                    0.147      14.737 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.737         ntR3054          
 CLMA_10_140/RSCO                  td                    0.147      14.884 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000      14.884         ntR3053          
 CLMA_10_144/RSCO                  td                    0.147      15.031 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.031         ntR3052          
 CLMA_10_148/RSCO                  td                    0.147      15.178 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.178         ntR3051          
 CLMA_10_152/RSCO                  td                    0.147      15.325 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.325         ntR3050          
 CLMA_10_156/RSCO                  td                    0.147      15.472 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.472         ntR3049          
 CLMA_10_160/RSCO                  td                    0.147      15.619 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.619         ntR3048          
 CLMA_10_164/RSCO                  td                    0.147      15.766 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.766         ntR3047          
 CLMA_10_168/RSCO                  td                    0.147      15.913 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.913         ntR3046          
 CLMA_10_172/RSCO                  td                    0.147      16.060 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.060         ntR3045          
 CLMA_10_176/RSCO                  td                    0.147      16.207 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.207         ntR3044          
 CLMA_10_180/RSCO                  td                    0.147      16.354 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.354         ntR3043          
 CLMA_10_184/RSCO                  td                    0.147      16.501 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.501         ntR3042          
 CLMA_10_192/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.501         Logic Levels: 20 
                                                                                   Logic: 3.231ns(58.248%), Route: 2.316ns(41.752%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      20.386         ntclkbufg_1      
 CLMA_10_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMS_102_185/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_102_185/Q1                   tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      2.316      13.561         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_108/RSCO                  td                    0.147      13.708 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.708         ntR3061          
 CLMA_10_112/RSCO                  td                    0.147      13.855 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.855         ntR3060          
 CLMA_10_116/RSCO                  td                    0.147      14.002 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.002         ntR3059          
 CLMA_10_120/RSCO                  td                    0.147      14.149 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.149         ntR3058          
 CLMA_10_124/RSCO                  td                    0.147      14.296 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.296         ntR3057          
 CLMA_10_128/RSCO                  td                    0.147      14.443 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.443         ntR3056          
 CLMA_10_132/RSCO                  td                    0.147      14.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.590         ntR3055          
 CLMA_10_136/RSCO                  td                    0.147      14.737 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.737         ntR3054          
 CLMA_10_140/RSCO                  td                    0.147      14.884 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000      14.884         ntR3053          
 CLMA_10_144/RSCO                  td                    0.147      15.031 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.031         ntR3052          
 CLMA_10_148/RSCO                  td                    0.147      15.178 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.178         ntR3051          
 CLMA_10_152/RSCO                  td                    0.147      15.325 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.325         ntR3050          
 CLMA_10_156/RSCO                  td                    0.147      15.472 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.472         ntR3049          
 CLMA_10_160/RSCO                  td                    0.147      15.619 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.619         ntR3048          
 CLMA_10_164/RSCO                  td                    0.147      15.766 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.766         ntR3047          
 CLMA_10_168/RSCO                  td                    0.147      15.913 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.913         ntR3046          
 CLMA_10_172/RSCO                  td                    0.147      16.060 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.060         ntR3045          
 CLMA_10_176/RSCO                  td                    0.147      16.207 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.207         ntR3044          
 CLMA_10_180/RSCO                  td                    0.147      16.354 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.354         ntR3043          
 CLMA_10_184/RSCO                  td                    0.147      16.501 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.501         ntR3042          
 CLMA_10_192/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.501         Logic Levels: 20 
                                                                                   Logic: 3.231ns(58.248%), Route: 2.316ns(41.752%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      20.386         ntclkbufg_1      
 CLMA_10_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMS_102_185/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_102_185/Q1                   tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      1.816      13.061         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.147      13.208 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.208         ntR2980          
 CLMS_22_157/RSCO                  td                    0.147      13.355 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.355         ntR2979          
 CLMS_22_161/RSCO                  td                    0.147      13.502 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[88]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.502         ntR2978          
 CLMS_22_165/RSCO                  td                    0.147      13.649 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.649         ntR2977          
 CLMS_22_169/RSCO                  td                    0.147      13.796 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      13.796         ntR2976          
 CLMS_22_173/RSCO                  td                    0.147      13.943 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.943         ntR2975          
 CLMS_22_177/RSCO                  td                    0.147      14.090 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.090         ntR2974          
 CLMS_22_181/RSCO                  td                    0.147      14.237 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.237         ntR2973          
 CLMS_22_185/RSCO                  td                    0.147      14.384 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.384         ntR2972          
 CLMS_22_193/RSCO                  td                    0.147      14.531 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.531         ntR2971          
 CLMS_22_197/RSCO                  td                    0.147      14.678 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[79]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.678         ntR2970          
 CLMS_22_201/RSCO                  td                    0.147      14.825 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.825         ntR2969          
 CLMS_22_205/RSCO                  td                    0.147      14.972 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      14.972         ntR2968          
 CLMS_22_209/RSCO                  td                    0.147      15.119 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.119         ntR2967          
 CLMS_22_213/RSCO                  td                    0.147      15.266 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.266         ntR2966          
 CLMS_22_217/RSCO                  td                    0.147      15.413 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.413         ntR2965          
 CLMS_22_221/RSCO                  td                    0.147      15.560 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[167]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.560         ntR2964          
 CLMS_22_225/RSCO                  td                    0.147      15.707 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[191]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.707         ntR2963          
 CLMS_22_229/RSCO                  td                    0.147      15.854 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[169]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.854         ntR2962          
 CLMS_22_233/RSCO                  td                    0.147      16.001 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[159]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.001         ntR2961          
 CLMS_22_237/RSCO                  td                    0.147      16.148 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.148         ntR2960          
 CLMS_22_241/RSCO                  td                    0.147      16.295 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.295         ntR2959          
 CLMS_22_245/RSCO                  td                    0.147      16.442 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[202]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.442         ntR2958          
 CLMS_22_249/RSCO                  td                    0.147      16.589 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.589         ntR2957          
 CLMS_22_253/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.589         Logic Levels: 24 
                                                                                   Logic: 3.819ns(67.773%), Route: 1.816ns(32.227%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.652      20.507         ntclkbufg_1      
 CLMS_22_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  16.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      10.386         ntclkbufg_1      
 CLMA_10_164/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_10_164/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.481      11.088         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.088         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.481%), Route: 0.481ns(68.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 DQSL_6_152/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_5/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      10.386         ntclkbufg_1      
 CLMA_134_104/CLK                                                          r       frame_read_write_channel_5/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_134_104/Q0                   tco                   0.226      10.612 r       frame_read_write_channel_5/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.504      11.116         frame_read_write_channel_5/write_fifo_aclr
 CLMS_118_89/RSCO                  td                    0.105      11.221 r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.221         ntR805           
 CLMS_118_93/RSCI                                                          r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                  11.221         Logic Levels: 1  
                                                                                   Logic: 0.331ns(39.641%), Route: 0.504ns(60.359%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMS_118_93/CLK                                                           r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.531      10.386         ntclkbufg_1      
 CLMA_10_164/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_10_164/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.617      11.224         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.224         Logic Levels: 0  
                                                                                   Logic: 0.221ns(26.372%), Route: 0.617ns(73.628%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.611                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_7/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       ycbcr/rgb_g_m0_sel_2/opit_0/CLK

 CLMA_110_224/Q0                   tco                   0.289       5.250 r       ycbcr/rgb_g_m0_sel_2/opit_0/Q
                                   net (fanout=1)        0.267       5.517         ycbcr/_N98323    
 CLMA_110_229/Y2                   td                    0.341       5.858 f       ycbcr/rgb_g_m0_mux_2/gateop/Z
                                   net (fanout=2)        0.691       6.549         ycbcr/rgb_g_m0 [2]
 CLMS_114_213/COUT                 td                    0.502       7.051 r       ycbcr/N85_2_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.051         ycbcr/_N11767    
                                   td                    0.058       7.109 r       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.109         ycbcr/_N11769    
 CLMS_114_217/Y3                   td                    0.501       7.610 r       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.935       8.545         ycbcr/nb0 [7]    
                                   td                    0.477       9.022 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.022         ycbcr/_N11801    
 CLMS_114_245/COUT                 td                    0.058       9.080 r       ycbcr/N85_1_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.080         ycbcr/_N11803    
                                   td                    0.058       9.138 r       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.138         ycbcr/_N11805    
 CLMS_114_249/COUT                 td                    0.058       9.196 r       ycbcr/N85_1_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.196         ycbcr/_N11807    
 CLMS_114_253/Y0                   td                    0.267       9.463 f       ycbcr/N85_1_16/gateop/Y
                                   net (fanout=2)        1.524      10.987         ycbcr/N85 [15]   
 CLMS_190_253/Y3                   td                    0.315      11.302 f       ycbcr/N711/gateop_perm/Z
                                   net (fanout=2)        0.367      11.669         ycbcr/N711       
 CLMS_190_257/RS                                                           f       ycbcr/img_y0_sel_7/opit_0/RS

 Data arrival time                                                  11.669         Logic Levels: 7  
                                                                                   Logic: 2.924ns(43.590%), Route: 3.784ns(56.410%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMS_190_257/CLK                                                          r       ycbcr/img_y0_sel_7/opit_0/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Recovery time                                          -0.617      19.075                          

 Data required time                                                 19.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.075                          
 Data arrival time                                                  11.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.406                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_2/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       ycbcr/rgb_g_m0_sel_2/opit_0/CLK

 CLMA_110_224/Q0                   tco                   0.289       5.250 r       ycbcr/rgb_g_m0_sel_2/opit_0/Q
                                   net (fanout=1)        0.267       5.517         ycbcr/_N98323    
 CLMA_110_229/Y2                   td                    0.341       5.858 f       ycbcr/rgb_g_m0_mux_2/gateop/Z
                                   net (fanout=2)        0.691       6.549         ycbcr/rgb_g_m0 [2]
 CLMS_114_213/COUT                 td                    0.502       7.051 r       ycbcr/N85_2_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.051         ycbcr/_N11767    
                                   td                    0.058       7.109 r       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.109         ycbcr/_N11769    
 CLMS_114_217/Y3                   td                    0.501       7.610 r       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.935       8.545         ycbcr/nb0 [7]    
                                   td                    0.477       9.022 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.022         ycbcr/_N11801    
 CLMS_114_245/Y3                   td                    0.501       9.523 r       ycbcr/N85_1_10/gateop_A2/Y1
                                   net (fanout=2)        1.143      10.666         ycbcr/N85 [10]   
 CLMS_186_245/Y1                   td                    0.304      10.970 r       ycbcr/N696/gateop_perm/Z
                                   net (fanout=2)        0.542      11.512         ycbcr/N696       
 CLMA_194_236/RS                                                           r       ycbcr/img_y0_sel_2/opit_0/RS

 Data arrival time                                                  11.512         Logic Levels: 5  
                                                                                   Logic: 2.973ns(45.382%), Route: 3.578ns(54.618%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.531      19.431         ntclkbufg_0      
 CLMA_194_236/CLK                                                          r       ycbcr/img_y0_sel_2/opit_0/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Recovery time                                          -0.519      19.052                          

 Data required time                                                 19.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.052                          
 Data arrival time                                                  11.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.540                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_6/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       ycbcr/rgb_g_m0_sel_2/opit_0/CLK

 CLMA_110_224/Q0                   tco                   0.289       5.250 r       ycbcr/rgb_g_m0_sel_2/opit_0/Q
                                   net (fanout=1)        0.267       5.517         ycbcr/_N98323    
 CLMA_110_229/Y2                   td                    0.341       5.858 f       ycbcr/rgb_g_m0_mux_2/gateop/Z
                                   net (fanout=2)        0.691       6.549         ycbcr/rgb_g_m0 [2]
 CLMS_114_213/COUT                 td                    0.502       7.051 r       ycbcr/N85_2_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.051         ycbcr/_N11767    
                                   td                    0.058       7.109 r       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.109         ycbcr/_N11769    
 CLMS_114_217/Y3                   td                    0.501       7.610 r       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.935       8.545         ycbcr/nb0 [7]    
                                   td                    0.477       9.022 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.022         ycbcr/_N11801    
 CLMS_114_245/COUT                 td                    0.058       9.080 r       ycbcr/N85_1_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.080         ycbcr/_N11803    
                                   td                    0.058       9.138 r       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.138         ycbcr/_N11805    
 CLMS_114_249/Y3                   td                    0.501       9.639 r       ycbcr/N85_1_14/gateop_A2/Y1
                                   net (fanout=2)        1.092      10.731         ycbcr/N85 [14]   
 CLMA_182_268/Y3                   td                    0.210      10.941 r       ycbcr/N708/gateop_perm/Z
                                   net (fanout=2)        0.535      11.476         ycbcr/N708       
 CLMA_182_277/RS                                                           r       ycbcr/img_y0_sel_6/opit_0/RS

 Data arrival time                                                  11.476         Logic Levels: 6  
                                                                                   Logic: 2.995ns(45.971%), Route: 3.520ns(54.029%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMA_182_277/CLK                                                          r       ycbcr/img_y0_sel_6/opit_0/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Recovery time                                          -0.519      19.173                          

 Data required time                                                 19.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.173                          
 Data arrival time                                                  11.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.697                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/pre_frame_de_d_sel/opit_0/CLK
Endpoint    : lighter_and_color/de_out_sel/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652       4.738         ntclkbufg_0      
 CLMA_194_292/CLK                                                          r       ycbcr/pre_frame_de_d_sel/opit_0/CLK

 CLMA_194_292/Q0                   tco                   0.226       4.964 r       ycbcr/pre_frame_de_d_sel/opit_0/Q
                                   net (fanout=2)        0.099       5.063         _N97963          
 CLMA_194_292/Y1                   td                    0.156       5.219 f       lighter_and_color/N90/gateop_perm/Z
                                   net (fanout=2)        0.301       5.520         lighter_and_color/N90
 CLMA_194_289/RS                                                           f       lighter_and_color/de_out_sel/opit_0/RS

 Data arrival time                                                   5.520         Logic Levels: 1  
                                                                                   Logic: 0.382ns(48.849%), Route: 0.400ns(51.151%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMA_194_289/CLK                                                          r       lighter_and_color/de_out_sel/opit_0/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Removal time                                           -0.220       4.547                          

 Data required time                                                  4.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.547                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.973                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/img_y0_sel_1/opit_0/CLK
Endpoint    : ycbcr/img_y1_sel_1/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.531       4.617         ntclkbufg_0      
 CLMA_186_244/CLK                                                          r       ycbcr/img_y0_sel_1/opit_0/CLK

 CLMA_186_244/Q0                   tco                   0.226       4.843 r       ycbcr/img_y0_sel_1/opit_0/Q
                                   net (fanout=2)        0.099       4.942         ycbcr/_N97915    
 CLMA_186_244/Y1                   td                    0.156       5.098 f       ycbcr/N734/gateop_perm/Z
                                   net (fanout=2)        0.303       5.401         ycbcr/N734       
 CLMA_186_240/RS                                                           f       ycbcr/img_y1_sel_1/opit_0/RS

 Data arrival time                                                   5.401         Logic Levels: 1  
                                                                                   Logic: 0.382ns(48.724%), Route: 0.402ns(51.276%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_186_240/CLK                                                          r       ycbcr/img_y1_sel_1/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Removal time                                           -0.220       4.426                          

 Data required time                                                  4.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.426                          
 Data arrival time                                                   5.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.975                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/img_y0_sel/opit_0/CLK
Endpoint    : ycbcr/img_y1_sel/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.531       4.617         ntclkbufg_0      
 CLMA_182_248/CLK                                                          r       ycbcr/img_y0_sel/opit_0/CLK

 CLMA_182_248/Q0                   tco                   0.226       4.843 r       ycbcr/img_y0_sel/opit_0/Q
                                   net (fanout=2)        0.224       5.067         ycbcr/_N97912    
 CLMA_182_244/Y1                   td                    0.194       5.261 f       ycbcr/N731/gateop_perm/Z
                                   net (fanout=2)        0.277       5.538         ycbcr/N731       
 CLMA_182_245/RS                                                           f       ycbcr/img_y1_sel/opit_0/RS

 Data arrival time                                                   5.538         Logic Levels: 1  
                                                                                   Logic: 0.420ns(45.603%), Route: 0.501ns(54.397%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_182_245/CLK                                                          r       ycbcr/img_y1_sel/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Removal time                                           -0.220       4.426                          

 Data required time                                                  4.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.426                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.112                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_146_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_40/Q0                    tco                   0.289       5.244 r       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.397       5.641         rstn_1ms[1]      
 CLMA_146_36/Y0                    td                    0.341       5.982 f       N535_3/gateop_perm/Z
                                   net (fanout=1)        0.410       6.392         _N98704          
 CLMA_146_52/Y3                    td                    0.465       6.857 f       N535_15/gateop_perm/Z
                                   net (fanout=178)      3.405      10.262         nt_rstn_out3     
 CLMS_290_253/Y0                   td                    0.341      10.603 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.360      10.963         ms72xx_ctl_inst1/N0
 CLMA_294_252/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                  10.963         Logic Levels: 3  
                                                                                   Logic: 1.436ns(23.901%), Route: 4.572ns(76.099%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.652     104.734         ntclkbufg_5      
 CLMA_294_252/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.288     105.022                          
 clock uncertainty                                      -0.150     104.872                          

 Recovery time                                          -0.617     104.255                          

 Data required time                                                104.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.255                          
 Data arrival time                                                  10.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.292                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_146_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_40/Q0                    tco                   0.289       5.244 r       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.397       5.641         rstn_1ms[1]      
 CLMA_146_36/Y0                    td                    0.341       5.982 f       N535_3/gateop_perm/Z
                                   net (fanout=1)        0.410       6.392         _N98704          
 CLMA_146_52/Y3                    td                    0.465       6.857 f       N535_15/gateop_perm/Z
                                   net (fanout=178)      3.467      10.324         nt_rstn_out3     
 CLMS_318_225/RS                                                           f       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                  10.324         Logic Levels: 2  
                                                                                   Logic: 1.095ns(20.395%), Route: 4.274ns(79.605%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMS_318_225/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Recovery time                                          -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                  10.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.810                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.652       4.734         ntclkbufg_5      
 CLMS_298_253/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_298_253/Q2                   tco                   0.224       4.958 f       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.350       5.308         init_over_2      
 CLMS_290_253/Y0                   td                    0.155       5.463 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.300       5.763         ms72xx_ctl_inst1/N0
 CLMA_294_252/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.763         Logic Levels: 1  
                                                                                   Logic: 0.379ns(36.832%), Route: 0.650ns(63.168%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_294_252/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.308       4.770                          
 clock uncertainty                                       0.000       4.770                          

 Removal time                                           -0.220       4.550                          

 Data required time                                                  4.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.550                          
 Data arrival time                                                   5.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.213                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531       4.613         ntclkbufg_5      
 CLMA_146_52/CLK                                                           r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_146_52/Q1                    tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.086       4.923         rstn_1ms[14]     
 CLMA_146_52/Y3                    td                    0.217       5.140 r       N535_15/gateop_perm/Z
                                   net (fanout=178)      2.887       8.027         nt_rstn_out3     
 CLMS_318_225/RS                                                           r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.027         Logic Levels: 1  
                                                                                   Logic: 0.441ns(12.917%), Route: 2.973ns(87.083%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMS_318_225/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.288       4.667                          
 clock uncertainty                                       0.000       4.667                          

 Removal time                                           -0.226       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   8.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.586                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.289       5.250 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.476       5.726         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.197       5.923 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      2.788       8.711         scale_top_u/u_vin_scale_down_b/N20
 CLMS_98_41/RS                                                             f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   8.711         Logic Levels: 1  
                                                                                   Logic: 0.486ns(12.960%), Route: 3.264ns(87.040%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       9.669         ntclkbufg_2      
 CLMS_98_41/CLK                                                            r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Recovery time                                          -0.617       9.192                          

 Data required time                                                  9.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.192                          
 Data arrival time                                                   8.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.289       5.250 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.476       5.726         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.197       5.923 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      2.533       8.456         scale_top_u/u_vin_scale_down_b/N20
 CLMA_90_44/RS                                                             f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.456         Logic Levels: 1  
                                                                                   Logic: 0.486ns(13.906%), Route: 3.009ns(86.094%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       9.669         ntclkbufg_2      
 CLMA_90_44/CLK                                                            r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Recovery time                                          -0.617       9.192                          

 Data required time                                                  9.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.192                          
 Data arrival time                                                   8.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.289       5.250 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.476       5.726         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.197       5.923 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      2.533       8.456         scale_top_u/u_vin_scale_down_b/N20
 CLMA_90_44/RS                                                             f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.456         Logic Levels: 1  
                                                                                   Logic: 0.486ns(13.906%), Route: 3.009ns(86.094%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       9.669         ntclkbufg_2      
 CLMA_90_44/CLK                                                            r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Recovery time                                          -0.617       9.192                          

 Data required time                                                  9.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.192                          
 Data arrival time                                                   8.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       4.617         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.389       5.228         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.156       5.384 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      1.011       6.395         scale_top_u/u_vin_scale_down_b/N20
 DRM_142_88/RSTB[0]                                                        f       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.395         Logic Levels: 1  
                                                                                   Logic: 0.378ns(21.260%), Route: 1.400ns(78.740%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 DRM_142_88/CLKB[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.022       4.649                          

 Data required time                                                  4.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.649                          
 Data arrival time                                                   6.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.746                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       4.617         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.389       5.228         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.163       5.391 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      0.972       6.363         scale_top_u/u_vin_scale_down_b/N20
 DRM_142_88/RSTA[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.363         Logic Levels: 1  
                                                                                   Logic: 0.385ns(22.050%), Route: 1.361ns(77.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 DRM_142_88/CLKA[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.073       4.598                          

 Data required time                                                  4.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.598                          
 Data arrival time                                                   6.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.531       4.617         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.389       5.228         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.156       5.384 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      1.177       6.561         scale_top_u/u_vin_scale_down_b/N20
 DRM_142_68/RSTB[0]                                                        f       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.378ns(19.444%), Route: 1.566ns(80.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     1.585       4.961         ntclkbufg_2      
 DRM_142_68/CLKB[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.022       4.649                          

 Data required time                                                  4.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.649                          
 Data arrival time                                                   6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.912                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.585      10.954         ntclkbufg_1      
 CLMA_30_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_196/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.106      12.351         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_10_164/Y1                    td                    0.466      12.817 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.350      15.167         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.306 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.306         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.209 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.305         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.305         Logic Levels: 3  
                                                                                   Logic: 4.799ns(57.466%), Route: 3.552ns(42.534%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_146_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_40/Q0                    tco                   0.289       5.244 r       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.397       5.641         rstn_1ms[1]      
 CLMA_146_36/Y0                    td                    0.341       5.982 f       N535_3/gateop_perm/Z
                                   net (fanout=1)        0.410       6.392         _N98704          
 CLMA_146_52/Y3                    td                    0.465       6.857 f       N535_15/gateop_perm/Z
                                   net (fanout=178)      2.951       9.808         nt_rstn_out3     
 IOL_327_174/DO                    td                    0.139       9.947 f       rstn_out2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.947         rstn_out2_obuf/ntO
 IOBS_LR_328_173/PAD               td                    3.962      13.909 f       rstn_out2_obuf/opit_0/O
                                   net (fanout=1)        0.095      14.004         rstn_out2        
 P21                                                                       f       rstn_out2 (port) 

 Data arrival time                                                  14.004         Logic Levels: 4  
                                                                                   Logic: 5.196ns(57.421%), Route: 3.853ns(42.579%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : iic_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMS_78_333/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_78_333/Q1                    tco                   0.291       5.369 r       ms72xx_ctl_inst1/iic_dri/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.412       5.781         ms72xx_ctl_inst1/iic_dri/state_4
 CLMS_78_337/Y3                    td                    0.288       6.069 f       ms72xx_ctl_inst1/iic_dri/N80_0/gateop_perm/Z
                                   net (fanout=1)        3.324       9.393         ms72xx_ctl_inst1/iic_dri/N80
 IOL_319_373/TO                    td                    0.139       9.532 f       ms72xx_ctl_inst1.iic_sda_tri/opit_1/T
                                   net (fanout=1)        0.000       9.532         ms72xx_ctl_inst1.iic_sda_tri/ntT
 IOBS_TB_317_376/PAD               tse                   3.853      13.385 f       ms72xx_ctl_inst1.iic_sda_tri/opit_0/IO
                                   net (fanout=1)        0.123      13.508         nt_iic_sda       
 A20                                                                       f       iic_sda (port)   

 Data arrival time                                                  13.508         Logic Levels: 3  
                                                                                   Logic: 4.571ns(54.223%), Route: 3.859ns(45.777%)
====================================================================================================

====================================================================================================

Startpoint  : b_in3[7] (port)
Endpoint    : channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K19                                                     0.000       0.000 r       b_in3[7] (port)  
                                   net (fanout=1)        0.065       0.065         b_in3[7]         
 IOBS_LR_328_257/DIN               td                    1.047       1.112 r       b_in3_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       1.112         b_in3_ibuf[7]/ntD
 IOL_327_258/RX_DATA_DD            td                    0.082       1.194 r       b_in3_ibuf[7]/opit_1/OUT
                                   net (fanout=4)        0.764       1.958         nt_b_in3[7]      
 CLMA_274_264/M2                                                           r       channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D

 Data arrival time                                                   1.958         Logic Levels: 2  
                                                                                   Logic: 1.129ns(57.661%), Route: 0.829ns(42.339%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[28] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H5                                                      0.000       0.000 f       mem_dq[28] (port)
                                   net (fanout=1)        0.047       0.047         nt_mem_dq[28]    
 IOBS_LR_0_285/DIN                 td                    0.552       0.599 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.599         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_286/RX_DATA_DD              td                    0.461       1.060 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.325       1.385         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_10_285/Y3                    td                    0.156       1.541 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.450       1.991         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N102302
 CLMA_14_276/C3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.991         Logic Levels: 3  
                                                                                   Logic: 1.169ns(58.714%), Route: 0.822ns(41.286%)
====================================================================================================

====================================================================================================

Startpoint  : g_in3[0] (port)
Endpoint    : channel_3_data_input/data_in_g_d1[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       g_in3[0] (port)  
                                   net (fanout=1)        0.056       0.056         g_in3[0]         
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       g_in3_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.103         g_in3_ibuf[0]/ntD
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       g_in3_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.846       2.031         nt_g_in3[0]      
 CLMA_286_268/M0                                                           r       channel_3_data_input/data_in_g_d1[0]/opit_0_inv/D

 Data arrival time                                                   2.031         Logic Levels: 2  
                                                                                   Logic: 1.129ns(55.588%), Route: 0.902ns(44.412%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           Low Pulse Width   CLMS_214_305/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_214_305/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_202_321/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_46_81/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_46_81/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_38_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.269       7.407           1.138           Low Pulse Width   APM_106_216/CLK         ycbcr/N47/gopapm/CLK
 6.269       7.407           1.138           High Pulse Width  APM_106_216/CLK         ycbcr/N47/gopapm/CLK
 6.509       7.407           0.898           Low Pulse Width   DRM_82_168/CLKB[1]      frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_54_356/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_54_356/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_54_356/CLKB[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width  DRM_82_336/CLKB[1]      frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.102      20.000          0.898           Low Pulse Width   DRM_82_336/CLKB[1]      frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.102      20.000          0.898           High Pulse Width  DRM_82_292/CLKB[0]      frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.388       2.526           1.138           High Pulse Width  APM_206_40/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.388       2.526           1.138           Low Pulse Width   APM_206_40/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.388       2.526           1.138           Low Pulse Width   APM_206_28/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_306_292/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_306_292/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_306_292/CLKB[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_306_252/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_306_252/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_306_252/CLKB[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_278_232/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_278_232/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_278_232/CLKB[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_82_336/CLKA[0]      ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.102      25.000          0.898           High Pulse Width  DRM_82_336/CLKA[0]      ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.380      25.000          0.620           High Pulse Width  CLMS_62_325/CLK         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.102      25.000          0.898           High Pulse Width  DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.380      25.000          0.620           Low Pulse Width   CLMS_282_37/CLK         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_294_33/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_294_33/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_294_28/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key7_cnt_time[18]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.890
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.226       2.257         nt_sys_clk       
 CLMA_198_216/CLK                                                          r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK

 CLMA_198_216/Q3                   tco                   0.220       2.477 f       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.344       2.821         key_ctl_top/key7_cnt_time [8]
 CLMS_198_217/Y0                   td                    0.226       3.047 f       key_ctl_top/N133_mux3_3/gateop_perm/Z
                                   net (fanout=1)        0.352       3.399         key_ctl_top/_N2816
 CLMA_194_217/Y1                   td                    0.162       3.561 r       key_ctl_top/N133_mux7/gateop_perm/Z
                                   net (fanout=1)        0.185       3.746         key_ctl_top/_N2824
 CLMA_194_225/Y1                   td                    0.360       4.106 f       key_ctl_top/N133_mux11_7/gateop_perm/Z
                                   net (fanout=1)        0.335       4.441         key_ctl_top/_N2832
 CLMS_198_229/Y1                   td                    0.244       4.685 f       key_ctl_top/N133_mux15/gateop_perm/Z
                                   net (fanout=1)        0.564       5.249         key_ctl_top/_N2840
 CLMS_198_229/Y0                   td                    0.162       5.411 r       key_ctl_top/N487/gateop_perm/Z
                                   net (fanout=3)        0.253       5.664         key_ctl_top/N487 
 CLMA_198_212/CECO                 td                    0.141       5.805 r       key_ctl_top/key7_cnt_time[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.805         ntR3618          
 CLMA_198_216/CECO                 td                    0.141       5.946 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.946         ntR3617          
 CLMA_198_220/CECO                 td                    0.141       6.087 r       key_ctl_top/key7_cnt_time[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.087         ntR3616          
 CLMA_198_224/CECO                 td                    0.141       6.228 r       key_ctl_top/key7_cnt_time[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.228         ntR3615          
 CLMA_198_228/CECI                                                         r       key_ctl_top/key7_cnt_time[18]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.228         Logic Levels: 9  
                                                                                   Logic: 1.938ns(48.804%), Route: 2.033ns(51.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.015      21.890         nt_sys_clk       
 CLMA_198_228/CLK                                                          r       key_ctl_top/key7_cnt_time[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.216      22.106                          
 clock uncertainty                                      -0.050      22.056                          

 Setup time                                             -0.563      21.493                          

 Data required time                                                 21.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.493                          
 Data arrival time                                                   6.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.265                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.890
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.226       2.257         nt_sys_clk       
 CLMA_198_216/CLK                                                          r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK

 CLMA_198_216/Q3                   tco                   0.220       2.477 f       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.344       2.821         key_ctl_top/key7_cnt_time [8]
 CLMS_198_217/Y0                   td                    0.226       3.047 f       key_ctl_top/N133_mux3_3/gateop_perm/Z
                                   net (fanout=1)        0.352       3.399         key_ctl_top/_N2816
 CLMA_194_217/Y1                   td                    0.162       3.561 r       key_ctl_top/N133_mux7/gateop_perm/Z
                                   net (fanout=1)        0.185       3.746         key_ctl_top/_N2824
 CLMA_194_225/Y1                   td                    0.360       4.106 f       key_ctl_top/N133_mux11_7/gateop_perm/Z
                                   net (fanout=1)        0.335       4.441         key_ctl_top/_N2832
 CLMS_198_229/Y1                   td                    0.244       4.685 f       key_ctl_top/N133_mux15/gateop_perm/Z
                                   net (fanout=1)        0.564       5.249         key_ctl_top/_N2840
 CLMS_198_229/Y0                   td                    0.162       5.411 r       key_ctl_top/N487/gateop_perm/Z
                                   net (fanout=3)        0.253       5.664         key_ctl_top/N487 
 CLMA_198_212/CECO                 td                    0.141       5.805 r       key_ctl_top/key7_cnt_time[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.805         ntR3618          
 CLMA_198_216/CECO                 td                    0.141       5.946 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.946         ntR3617          
 CLMA_198_220/CECO                 td                    0.141       6.087 r       key_ctl_top/key7_cnt_time[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.087         ntR3616          
 CLMA_198_224/CECO                 td                    0.141       6.228 r       key_ctl_top/key7_cnt_time[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.228         ntR3615          
 CLMA_198_228/CECI                                                         r       key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.228         Logic Levels: 9  
                                                                                   Logic: 1.938ns(48.804%), Route: 2.033ns(51.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.015      21.890         nt_sys_clk       
 CLMA_198_228/CLK                                                          r       key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.216      22.106                          
 clock uncertainty                                      -0.050      22.056                          

 Setup time                                             -0.563      21.493                          

 Data required time                                                 21.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.493                          
 Data arrival time                                                   6.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.265                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key7_cnt_time[22]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.110
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.226       2.257         nt_sys_clk       
 CLMA_198_216/CLK                                                          r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CLK

 CLMA_198_216/Q3                   tco                   0.220       2.477 f       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.344       2.821         key_ctl_top/key7_cnt_time [8]
 CLMS_198_217/Y0                   td                    0.226       3.047 f       key_ctl_top/N133_mux3_3/gateop_perm/Z
                                   net (fanout=1)        0.352       3.399         key_ctl_top/_N2816
 CLMA_194_217/Y1                   td                    0.162       3.561 r       key_ctl_top/N133_mux7/gateop_perm/Z
                                   net (fanout=1)        0.185       3.746         key_ctl_top/_N2824
 CLMA_194_225/Y1                   td                    0.360       4.106 f       key_ctl_top/N133_mux11_7/gateop_perm/Z
                                   net (fanout=1)        0.335       4.441         key_ctl_top/_N2832
 CLMS_198_229/Y1                   td                    0.244       4.685 f       key_ctl_top/N133_mux15/gateop_perm/Z
                                   net (fanout=1)        0.564       5.249         key_ctl_top/_N2840
 CLMS_198_229/Y0                   td                    0.162       5.411 r       key_ctl_top/N487/gateop_perm/Z
                                   net (fanout=3)        0.253       5.664         key_ctl_top/N487 
 CLMA_198_212/CECO                 td                    0.141       5.805 r       key_ctl_top/key7_cnt_time[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.805         ntR3618          
 CLMA_198_216/CECO                 td                    0.141       5.946 r       key_ctl_top/key7_cnt_time[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.946         ntR3617          
 CLMA_198_220/CECO                 td                    0.141       6.087 r       key_ctl_top/key7_cnt_time[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.087         ntR3616          
 CLMA_198_224/CECO                 td                    0.141       6.228 r       key_ctl_top/key7_cnt_time[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.228         ntR3615          
 CLMA_198_228/CECO                 td                    0.141       6.369 r       key_ctl_top/key7_cnt_time[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.369         ntR3614          
 CLMA_198_232/CECI                                                         r       key_ctl_top/key7_cnt_time[22]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.369         Logic Levels: 10 
                                                                                   Logic: 2.079ns(50.559%), Route: 2.033ns(49.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.235      22.110         nt_sys_clk       
 CLMA_198_232/CLK                                                          r       key_ctl_top/key7_cnt_time[22]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.216      22.326                          
 clock uncertainty                                      -0.050      22.276                          

 Setup time                                             -0.563      21.713                          

 Data required time                                                 21.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.713                          
 Data arrival time                                                   6.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_110_192/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_110_192/Q2                   tco                   0.180       3.345 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.062       3.407         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt [3]
 CLMA_110_193/A4                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_110_193/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.677
  Launch Clock Delay      :  2.324
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.449       2.324         nt_sys_clk       
 CLMS_198_241/CLK                                                          r       key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/CLK

 CLMS_198_241/Q1                   tco                   0.180       2.504 f       key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.060       2.564         key_ctl_top/key1_pulse
 CLMS_198_241/C4                                                           f       key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.564         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.646       2.677         nt_sys_clk       
 CLMS_198_241/CLK                                                          r       key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.347       2.330                          
 clock uncertainty                                       0.000       2.330                          

 Hold time                                              -0.028       2.302                          

 Data required time                                                  2.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.302                          
 Data arrival time                                                   2.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/change_en[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_ctl_top/change_en[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  2.525
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.650       2.525         nt_sys_clk       
 CLMA_182_89/CLK                                                           r       key_ctl_top/change_en[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_89/Q0                    tco                   0.179       2.704 f       key_ctl_top/change_en[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.062       2.766         change_en[4]     
 CLMA_182_89/B4                                                            f       key_ctl_top/change_en[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.766         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=154)      1.861       2.892         nt_sys_clk       
 CLMA_182_89/CLK                                                           r       key_ctl_top/change_en[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.360       2.532                          
 clock uncertainty                                       0.000       2.532                          

 Hold time                                              -0.029       2.503                          

 Data required time                                                  2.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.503                          
 Data arrival time                                                   2.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 CLMA_14_132/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_132/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.385       7.342         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_18_149/Y3                    td                    0.360       7.702 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.255       7.957         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.325 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.325         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_149/Y3                    td                    0.365       8.690 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.255       8.945         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_22_145/Y2                    td                    0.150       9.095 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.255       9.350         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_148/COUT                  td                    0.391       9.741 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.741         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11270
 CLMA_22_152/Y0                    td                    0.206       9.947 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.154      10.101         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_22_153/Y2                    td                    0.264      10.365 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.015      11.380         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24182
 CLMS_38_181/Y3                    td                    0.243      11.623 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[11]/gateop/F
                                   net (fanout=1)        0.366      11.989         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24242
 CLMA_30_185/C0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  11.989         Logic Levels: 7  
                                                                                   Logic: 2.568ns(48.886%), Route: 2.685ns(51.114%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895      16.387         ntclkbufg_1      
 CLMA_30_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.154      16.213                          

 Data required time                                                 16.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.213                          
 Data arrival time                                                  11.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.224                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[248]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 DRM_142_148/CLKB[1]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_148/QA1[15]               tco                   1.815       8.551 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/DOA[15]
                                   net (fanout=1)        0.871       9.422         ch6_wr_burst_data[120]
 CLMA_174_120/Y2                   td                    0.264       9.686 f       mem_write_arbi/N217_3[120]/gateop/F
                                   net (fanout=1)        0.920      10.606         mem_write_arbi/_N15697
 CLMS_174_205/Y3                   td                    0.151      10.757 f       mem_write_arbi/N217_4[120]/gateop_perm/Z
                                   net (fanout=1)        0.737      11.494         mem_write_arbi/_N15953
 CLMA_174_252/Y1                   td                    0.224      11.718 f       mem_write_arbi/N217_6[120]/gateop_perm/Z
                                   net (fanout=2)        0.256      11.974         axi_wdata[120]   
 CLMS_170_249/BD                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[248]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.974         Logic Levels: 3  
                                                                                   Logic: 2.454ns(46.850%), Route: 2.784ns(53.150%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895      16.387         ntclkbufg_1      
 CLMS_170_249/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[248]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.125      16.231                          

 Data required time                                                 16.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.231                          
 Data arrival time                                                  11.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 DRM_142_148/CLKB[1]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_148/QA1[15]               tco                   1.815       8.551 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/DOA[15]
                                   net (fanout=1)        0.871       9.422         ch6_wr_burst_data[120]
 CLMA_174_120/Y2                   td                    0.264       9.686 f       mem_write_arbi/N217_3[120]/gateop/F
                                   net (fanout=1)        0.920      10.606         mem_write_arbi/_N15697
 CLMS_174_205/Y3                   td                    0.151      10.757 f       mem_write_arbi/N217_4[120]/gateop_perm/Z
                                   net (fanout=1)        0.737      11.494         mem_write_arbi/_N15953
 CLMA_174_252/Y1                   td                    0.224      11.718 f       mem_write_arbi/N217_6[120]/gateop_perm/Z
                                   net (fanout=2)        0.256      11.974         axi_wdata[120]   
 CLMS_170_249/A4                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.974         Logic Levels: 3  
                                                                                   Logic: 2.454ns(46.850%), Route: 2.784ns(53.150%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895      16.387         ntclkbufg_1      
 CLMS_170_249/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.079      16.277                          

 Data required time                                                 16.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.277                          
 Data arrival time                                                  11.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895       6.387         ntclkbufg_1      
 CLMA_30_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK

 CLMA_30_232/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.059       6.626         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [2]
 CLMA_30_232/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   6.626         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 CLMA_30_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895       6.387         ntclkbufg_1      
 CLMS_174_165/CLK                                                          r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_165/Q3                   tco                   0.182       6.569 r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.385       6.954         frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3]
 DRM_178_128/ADB0[8]                                                       r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                   6.954         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.099%), Route: 0.385ns(67.901%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 DRM_178_128/CLKB[0]                                                       r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.107       6.713                          

 Data required time                                                  6.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.713                          
 Data arrival time                                                   6.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895       6.387         ntclkbufg_1      
 CLMS_174_165/CLK                                                          r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_165/Q3                   tco                   0.182       6.569 r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.385       6.954         frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3]
 DRM_178_128/ADB1[8]                                                       r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                   6.954         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.099%), Route: 0.385ns(67.901%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 DRM_178_128/CLKB[1]                                                       r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.107       6.713                          

 Data required time                                                  6.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.713                          
 Data arrival time                                                   6.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[13]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_194_229/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_229/Q3                   tco                   0.220       3.313 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     2.248       5.561         osd_display/pos_y [3]
 CLMA_302_316/Y3                   td                    0.415       5.976 f       osd_display/N72_32[105]_muxf8/F
                                   net (fanout=1)        1.153       7.129         osd_display/N72 [105]
 CLMS_242_233/Y1                   td                    0.374       7.503 f       osd_display/N75_79_muxf7/F
                                   net (fanout=1)        0.518       8.021         osd_display/_N20789
 CLMA_210_236/Y0                   td                    0.226       8.247 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       0.934       9.181         osd_display/_N20837
 CLMS_186_293/AD                                                           f       osd_display/v_data[13]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   9.181         Logic Levels: 3  
                                                                                   Logic: 1.235ns(20.286%), Route: 4.853ns(79.714%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMS_186_293/CLK                                                          r       osd_display/v_data[13]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Setup time                                             -0.151      17.686                          

 Data required time                                                 17.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.686                          
 Data arrival time                                                   9.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.505                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[15]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_194_229/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_229/Q3                   tco                   0.220       3.313 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     2.248       5.561         osd_display/pos_y [3]
 CLMA_302_316/Y3                   td                    0.415       5.976 f       osd_display/N72_32[105]_muxf8/F
                                   net (fanout=1)        1.153       7.129         osd_display/N72 [105]
 CLMS_242_233/Y1                   td                    0.374       7.503 f       osd_display/N75_79_muxf7/F
                                   net (fanout=1)        0.518       8.021         osd_display/_N20789
 CLMA_210_236/Y0                   td                    0.226       8.247 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       0.934       9.181         osd_display/_N20837
 CLMA_186_292/CD                                                           f       osd_display/v_data[15]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   9.181         Logic Levels: 3  
                                                                                   Logic: 1.235ns(20.286%), Route: 4.853ns(79.714%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMA_186_292/CLK                                                          r       osd_display/v_data[15]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Setup time                                             -0.146      17.691                          

 Data required time                                                 17.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.691                          
 Data arrival time                                                   9.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.510                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[11]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_194_229/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_229/Q3                   tco                   0.220       3.313 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     2.248       5.561         osd_display/pos_y [3]
 CLMA_302_316/Y3                   td                    0.415       5.976 f       osd_display/N72_32[105]_muxf8/F
                                   net (fanout=1)        1.153       7.129         osd_display/N72 [105]
 CLMS_242_233/Y1                   td                    0.374       7.503 f       osd_display/N75_79_muxf7/F
                                   net (fanout=1)        0.518       8.021         osd_display/_N20789
 CLMA_210_236/Y0                   td                    0.226       8.247 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       0.927       9.174         osd_display/_N20837
 CLMS_186_293/BD                                                           f       osd_display/v_data[11]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   9.174         Logic Levels: 3  
                                                                                   Logic: 1.235ns(20.309%), Route: 4.846ns(79.691%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMS_186_293/CLK                                                          r       osd_display/v_data[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Setup time                                             -0.125      17.712                          

 Data required time                                                 17.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.712                          
 Data arrival time                                                   9.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.538                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char2[39]/opit_0/CLK
Endpoint    : osd_display/char[2][39]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005       2.996         ntclkbufg_0      
 CLMA_194_284/CLK                                                          r       read_asyn_fifo_inst/char2[39]/opit_0/CLK

 CLMA_194_284/Q0                   tco                   0.179       3.175 f       read_asyn_fifo_inst/char2[39]/opit_0/Q
                                   net (fanout=1)        0.130       3.305         char2[39]        
 CLMA_194_285/CD                                                           f       osd_display/char[2][39]/opit_0/D

 Data arrival time                                                   3.305         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMA_194_285/CLK                                                          r       osd_display/char[2][39]/opit_0/CLK
 clock pessimism                                        -0.194       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                               0.040       3.051                          

 Data required time                                                  3.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.051                          
 Data arrival time                                                   3.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char5[19]/opit_0/CLK
Endpoint    : osd_display/char[5][19]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895       2.886         ntclkbufg_0      
 CLMA_250_209/CLK                                                          r       read_asyn_fifo_inst/char5[19]/opit_0/CLK

 CLMA_250_209/Q0                   tco                   0.179       3.065 f       read_asyn_fifo_inst/char5[19]/opit_0/Q
                                   net (fanout=1)        0.130       3.195         char5[19]        
 CLMA_250_208/CD                                                           f       osd_display/char[5][19]/opit_0/D

 Data arrival time                                                   3.195         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_250_208/CLK                                                          r       osd_display/char[5][19]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char5[42]/opit_0/CLK
Endpoint    : osd_display/char[5][42]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895       2.886         ntclkbufg_0      
 CLMA_222_152/CLK                                                          r       read_asyn_fifo_inst/char5[42]/opit_0/CLK

 CLMA_222_152/Q0                   tco                   0.179       3.065 f       read_asyn_fifo_inst/char5[42]/opit_0/Q
                                   net (fanout=1)        0.130       3.195         char5[42]        
 CLMS_222_153/AD                                                           f       osd_display/char[5][42]/opit_0/D

 Data arrival time                                                   3.195         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMS_222_153/CLK                                                          r       osd_display/char[5][42]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMA_294_260/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_260/Q0                   tco                   0.221       3.422 f       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.151       3.573         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_261/Y2                   td                    0.264       3.837 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=3)        0.071       3.908         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
 CLMS_294_261/Y0                   td                    0.162       4.070 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.243       4.313         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
 CLMS_298_261/Y2                   td                    0.150       4.463 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.390       4.853         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMS_294_249/Y3                   td                    0.243       5.096 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.170       5.266         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMS_298_249/Y0                   td                    0.162       5.428 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.247       5.675         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMS_298_253/Y1                   td                    0.151       5.826 f       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.259       6.085         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_298_248/Y2                   td                    0.227       6.312 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.348       6.660         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_298_248/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.660         Logic Levels: 7  
                                                                                   Logic: 1.580ns(45.678%), Route: 1.879ns(54.322%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMA_298_248/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   6.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.773                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMA_294_260/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_260/Q0                   tco                   0.221       3.422 f       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.151       3.573         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_261/Y2                   td                    0.264       3.837 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=3)        0.071       3.908         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
 CLMS_294_261/Y0                   td                    0.162       4.070 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.243       4.313         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
 CLMS_298_261/Y2                   td                    0.150       4.463 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.390       4.853         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMS_294_249/Y3                   td                    0.243       5.096 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.170       5.266         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMS_298_249/Y0                   td                    0.162       5.428 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.247       5.675         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMS_298_253/Y1                   td                    0.151       5.826 f       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.259       6.085         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_298_248/Y2                   td                    0.227       6.312 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.348       6.660         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_298_248/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.660         Logic Levels: 7  
                                                                                   Logic: 1.580ns(45.678%), Route: 1.879ns(54.322%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMA_298_248/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   6.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.773                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMA_294_260/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_260/Q0                   tco                   0.221       3.422 f       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.151       3.573         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_261/Y2                   td                    0.264       3.837 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=3)        0.071       3.908         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
 CLMS_294_261/Y0                   td                    0.162       4.070 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.243       4.313         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
 CLMS_298_261/Y2                   td                    0.150       4.463 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.390       4.853         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMS_294_249/Y3                   td                    0.243       5.096 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.170       5.266         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMS_298_249/Y0                   td                    0.150       5.416 f       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.396       5.812         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMS_294_269/Y2                   td                    0.264       6.076 f       ms7200_double_crtl_inst/ms7200_ctl_2/state_2/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.389       6.465         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [2]
 CLMA_298_248/Y0                   td                    0.150       6.615 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1797/gateop_perm/Z
                                   net (fanout=1)        0.265       6.880         ms7200_double_crtl_inst/ms7200_ctl_2/N1797
 CLMS_298_241/C1                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.880         Logic Levels: 7  
                                                                                   Logic: 1.604ns(43.599%), Route: 2.075ns(56.401%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMS_298_241/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.190     102.719                          

 Data required time                                                102.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.719                          
 Data arrival time                                                   6.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.839                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/iic_dri/state_5/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : ms7200_double_crtl_inst/iic_dri/state_4/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895       2.882         ntclkbufg_5      
 CLMA_314_236/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/state_5/opit_0_inv_MUX4TO1Q/CLK

 CLMA_314_236/Q1                   tco                   0.180       3.062 f       ms7200_double_crtl_inst/iic_dri/state_5/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.061       3.123         ms7200_double_crtl_inst/iic_dri/state_5
 CLMA_314_236/C4                                                           f       ms7200_double_crtl_inst/iic_dri/state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.123         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_314_236/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.028       2.855                          

 Data required time                                                  2.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.855                          
 Data arrival time                                                   3.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/iic_dri/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895       2.882         ntclkbufg_5      
 CLMS_314_249/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_314_249/Q0                   tco                   0.179       3.061 f       ms7200_double_crtl_inst/iic_dri/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.122         ms7200_double_crtl_inst/iic_dri/twr_cnt [3]
 CLMS_314_249/B4                                                           f       ms7200_double_crtl_inst/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMS_314_249/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/twr_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.029       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/iic_trig/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/iic_dri/pluse_1d/opit_0_inv_L5Q_perm/L1
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895       2.882         ntclkbufg_5      
 CLMS_310_249/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/iic_trig/opit_0_inv_L5Q_perm/CLK

 CLMS_310_249/Q0                   tco                   0.182       3.064 r       ms7200_double_crtl_inst/ms7200_ctl_2/iic_trig/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.200         ms7200_double_crtl_inst/iic_trig_tx
 CLMA_310_252/A1                                                           r       ms7200_double_crtl_inst/iic_dri/pluse_1d/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.200         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMA_310_252/CLK                                                          r       ms7200_double_crtl_inst/iic_dri/pluse_1d/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.177       3.024                          
 clock uncertainty                                       0.000       3.024                          

 Hold time                                              -0.093       2.931                          

 Data required time                                                  2.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.931                          
 Data arrival time                                                   3.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_150_128/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q0                   tco                   0.221       3.319 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.625       4.944         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.180       5.124 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.124         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10892
 CLMS_274_197/COUT                 td                    0.044       5.168 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.168         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10894
                                   td                    0.044       5.212 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.212         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10896
 CLMS_274_201/COUT                 td                    0.044       5.256 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.256         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10898
 CLMS_274_205/Y1                   td                    0.366       5.622 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.376       5.998         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_282_212/Y0                   td                    0.162       6.160 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.523       6.683         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.368       7.051 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.051         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMA_282_204/Y2                   td                    0.202       7.253 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.284       7.537         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_274_208/C3                                                           f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.537         Logic Levels: 5  
                                                                                   Logic: 1.631ns(36.743%), Route: 2.808ns(63.257%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083      41.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      41.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      41.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895      42.891         ntclkbufg_3      
 CLMA_274_208/CLK                                                          r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      43.068                          
 clock uncertainty                                      -0.150      42.918                          

 Setup time                                             -0.308      42.610                          

 Data required time                                                 42.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.610                          
 Data arrival time                                                   7.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.073                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_150_128/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q0                   tco                   0.221       3.319 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.590       4.909         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.180       5.089 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.089         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10603
 CLMA_286_152/COUT                 td                    0.044       5.133 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.133         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10605
                                   td                    0.044       5.177 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.177         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10607
 CLMA_286_156/COUT                 td                    0.044       5.221 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.221         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10609
 CLMA_286_160/Y1                   td                    0.366       5.587 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.272       5.859         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_290_164/Y2                   td                    0.379       6.238 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.452       6.690         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.368       7.058 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.058         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_282_165/Y2                   td                    0.202       7.260 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.403       7.663         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMS_282_165/D1                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.663         Logic Levels: 5  
                                                                                   Logic: 1.848ns(40.482%), Route: 2.717ns(59.518%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083      41.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      41.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      41.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895      42.891         ntclkbufg_3      
 CLMS_282_165/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      43.068                          
 clock uncertainty                                      -0.150      42.918                          

 Setup time                                             -0.169      42.749                          

 Data required time                                                 42.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.749                          
 Data arrival time                                                   7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.086                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_150_128/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_150_128/Q0                   tco                   0.221       3.319 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.493       4.812         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.222       5.034 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.034         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10285
 CLMA_282_76/COUT                  td                    0.044       5.078 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.078         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10287
                                   td                    0.044       5.122 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.122         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10289
 CLMA_282_80/COUT                  td                    0.044       5.166 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.166         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10291
                                   td                    0.044       5.210 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.210         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10293
 CLMA_282_84/Y3                    td                    0.387       5.597 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.269       5.866         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_282_92/Y3                    td                    0.243       6.109 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[11]_1/gateop_perm/Z
                                   net (fanout=1)        0.381       6.490         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N102723
                                   td                    0.368       6.858 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.858         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_274_89/Y2                    td                    0.202       7.060 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.370       7.430         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_282_92/B1                                                            f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.430         Logic Levels: 5  
                                                                                   Logic: 1.819ns(41.990%), Route: 2.513ns(58.010%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083      41.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      41.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      41.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895      42.891         ntclkbufg_3      
 CLMA_282_92/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      43.068                          
 clock uncertainty                                      -0.150      42.918                          

 Setup time                                             -0.170      42.748                          

 Data required time                                                 42.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.748                          
 Data arrival time                                                   7.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.318                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/pos_data_d1[3]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_channel_3/vout_data_r[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       1.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       1.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.005       3.001         ntclkbufg_3      
 CLMA_78_272/CLK                                                           r       video_rect_read_data_channel_3/pos_data_d1[3]/opit_0_inv/CLK

 CLMA_78_272/Q0                    tco                   0.179       3.180 f       video_rect_read_data_channel_3/pos_data_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.238         video_rect_read_data_channel_3/pos_data_d1 [3]
 CLMS_78_273/B4                                                            f       video_rect_read_data_channel_3/vout_data_r[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.238         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.037       3.210         ntclkbufg_3      
 CLMS_78_273/CLK                                                           r       video_rect_read_data_channel_3/vout_data_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194       3.016                          
 clock uncertainty                                       0.000       3.016                          

 Hold time                                              -0.029       2.987                          

 Data required time                                                  2.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.987                          
 Data arrival time                                                   3.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : video_rect_read_data_channel_3/read_en_r/opit_0_inv_MUX4TO1Q/S1
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       1.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       1.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.005       3.001         ntclkbufg_3      
 CLMS_98_257/CLK                                                           r       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMS_98_257/Q2                    tco                   0.180       3.181 f       video_rect_read_data_channel_3/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.061       3.242         video_rect_read_data_channel_3/pos_y [10]
 CLMA_98_256/A4                                                            f       video_rect_read_data_channel_3/read_en_r/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.242         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.037       3.210         ntclkbufg_3      
 CLMA_98_256/CLK                                                           r       video_rect_read_data_channel_3/read_en_r/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.194       3.016                          
 clock uncertainty                                       0.000       3.016                          

 Hold time                                              -0.029       2.987                          

 Data required time                                                  2.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.987                          
 Data arrival time                                                   3.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/pos_data_d1[6]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_channel_3/vout_data_r[6]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       1.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       1.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895       2.891         ntclkbufg_3      
 CLMA_58_228/CLK                                                           r       video_rect_read_data_channel_3/pos_data_d1[6]/opit_0_inv/CLK

 CLMA_58_228/Q2                    tco                   0.180       3.071 f       video_rect_read_data_channel_3/pos_data_d1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.129         video_rect_read_data_channel_3/pos_data_d1 [6]
 CLMA_58_228/A4                                                            f       video_rect_read_data_channel_3/vout_data_r[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_58_228/CLK                                                           r       video_rect_read_data_channel_3/vout_data_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.029       2.863                          

 Data required time                                                  2.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.863                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.953       3.122         ntclkbufg_2      
 DRM_54_24/CLKB[0]                                                         r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   1.780       4.902 f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=2)        1.015       5.917         scale_top_u/data_out_b [6]
 CLMA_122_48/Y2                    td                    0.150       6.067 f       scaler_up/N112[3]/gateop_perm/Z
                                   net (fanout=1)        0.862       6.929         ch5_write_data[3]
 DRM_178_88/DA0[1]                                                         f       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   6.929         Logic Levels: 1  
                                                                                   Logic: 1.930ns(50.696%), Route: 1.877ns(49.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       7.939         ntclkbufg_2      
 DRM_178_88/CLKA[0]                                                        r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Setup time                                              0.021       7.987                          

 Data required time                                                  7.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.987                          
 Data arrival time                                                   6.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.058                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.953       3.122         ntclkbufg_2      
 DRM_54_24/CLKB[0]                                                         r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[1]                  tco                   1.780       4.902 f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=2)        1.047       5.949         scale_top_u/data_out_b [7]
 CLMA_114_60/Y1                    td                    0.151       6.100 f       scaler_up/N112[4]/gateop_perm/Z
                                   net (fanout=1)        0.828       6.928         ch5_write_data[4]
 DRM_178_88/DA1[0]                                                         f       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   6.928         Logic Levels: 1  
                                                                                   Logic: 1.931ns(50.736%), Route: 1.875ns(49.264%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       7.939         ntclkbufg_2      
 DRM_178_88/CLKA[1]                                                        r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Setup time                                              0.021       7.987                          

 Data required time                                                  7.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.987                          
 Data arrival time                                                   6.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.059                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.145
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.976       3.145         ntclkbufg_2      
 DRM_82_24/CLKB[0]                                                         r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_82_24/QB0[0]                  tco                   1.780       4.925 f       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=2)        0.774       5.699         scale_top_u/data_out_g [2]
 CLMS_118_57/Y1                    td                    0.151       5.850 f       scaler_up/N112[5]/gateop_perm/Z
                                   net (fanout=1)        1.060       6.910         ch5_write_data[5]
 DRM_178_88/DA1[1]                                                         f       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   6.910         Logic Levels: 1  
                                                                                   Logic: 1.931ns(51.288%), Route: 1.834ns(48.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       7.939         ntclkbufg_2      
 DRM_178_88/CLKA[1]                                                        r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Setup time                                              0.021       7.987                          

 Data required time                                                  7.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.987                          
 Data arrival time                                                   6.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.077                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.142
  Launch Clock Delay      :  2.934
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.942       2.934         ntclkbufg_2      
 CLMS_78_61/CLK                                                            r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK

 CLMS_78_61/Q1                     tco                   0.180       3.114 f       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.130       3.244         scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_78_60/AD                                                             f       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   3.244         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.973       3.142         ntclkbufg_2      
 CLMA_78_60/CLK                                                            r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.192       2.950                          
 clock uncertainty                                       0.000       2.950                          

 Hold time                                               0.040       2.990                          

 Data required time                                                  2.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.990                          
 Data arrival time                                                   3.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0[9]/opit_0_inv/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d1[9]/opit_0_inv/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       2.887         ntclkbufg_2      
 CLMA_242_56/CLK                                                           r       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0[9]/opit_0_inv/CLK

 CLMA_242_56/Q0                    tco                   0.179       3.066 f       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0[9]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.197         scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d0 [9]
 CLMS_242_57/CD                                                            f       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d1[9]/opit_0_inv/D

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 CLMS_242_57/CLK                                                           r       scale_top_u/u_vin_scale_down_g/u_scaler/ram_v_waddr_d1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.192       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Hold time                                               0.040       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_scaler/ram_h_waddr[9]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_scaler/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       2.887         ntclkbufg_2      
 CLMS_174_37/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/ram_h_waddr[9]/opit_0_inv_A2Q21/CLK

 CLMS_174_37/Q0                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/u_scaler/ram_h_waddr[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.226       3.295         scale_top_u/u_vin_scale_down_b/u_scaler/ram_h_waddr [8]
 DRM_178_44/ADA0[10]                                                       r       scale_top_u/u_vin_scale_down_b/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_scaler/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.295         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.608%), Route: 0.226ns(55.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 DRM_178_44/CLKA[0]                                                        r       scale_top_u/u_vin_scale_down_b/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_scaler/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Hold time                                               0.127       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                   3.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  3.370
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.370         ntclkbufg_7      
 CLMS_158_241/CLK                                                          r       channel_3_data_input/de_convert_d1/opit_0_inv/CLK

 CLMS_158_241/Q0                   tco                   0.221       3.591 f       channel_3_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=7)        0.632       4.223         channel_3_data_input/de_convert_d1
                                   td                    0.368       4.591 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.591         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9206
 CLMA_154_205/COUT                 td                    0.044       4.635 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.635         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9208
 CLMA_154_209/Y1                   td                    0.366       5.001 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.256       5.257         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_154_204/Y2                   td                    0.227       5.484 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.344       5.828         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_154_200/COUT                 td                    0.387       6.215 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.215         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_154_204/Y1                   td                    0.383       6.598 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.237       6.835         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_154_208/A4                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.835         Logic Levels: 5  
                                                                                   Logic: 1.996ns(57.605%), Route: 1.469ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1002.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.168         ntclkbufg_7      
 CLMA_154_208/CLK                                                          r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.183    1003.351                          
 clock uncertainty                                      -0.050    1003.301                          

 Setup time                                             -0.093    1003.208                          

 Data required time                                               1003.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.208                          
 Data arrival time                                                   6.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.373                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : channel_3_data_input/data_add_g_temp2[7]/opit_0_inv_A2Q21/Cin
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       3.482         ntclkbufg_7      
 DRM_306_292/CLKB[0]                                                       r       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_306_292/QB0[10]               tco                   1.780       5.262 f       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[10]
                                   net (fanout=1)        0.716       5.978         channel_3_data_input/ram_rd_data [9]
                                   td                    0.365       6.343 f       channel_3_data_input/N65_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.343         channel_3_data_input/_N8961
 CLMS_274_277/COUT                 td                    0.044       6.387 r       channel_3_data_input/data_add_g_temp2[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.387         channel_3_data_input/_N8963
                                   td                    0.044       6.431 r       channel_3_data_input/data_add_g_temp2[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.431         channel_3_data_input/_N8965
                                                                           r       channel_3_data_input/data_add_g_temp2[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.431         Logic Levels: 1  
                                                                                   Logic: 2.233ns(75.721%), Route: 0.716ns(24.279%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1002.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005    1003.278         ntclkbufg_7      
 CLMS_274_281/CLK                                                          r       channel_3_data_input/data_add_g_temp2[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.185    1003.463                          
 clock uncertainty                                      -0.050    1003.413                          

 Setup time                                             -0.128    1003.285                          

 Data required time                                               1003.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.285                          
 Data arrival time                                                   6.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.854                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : channel_3_data_input/data_add_g_temp2[5]/opit_0_inv_A2Q21/Cin
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       3.482         ntclkbufg_7      
 DRM_306_292/CLKB[0]                                                       r       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_306_292/QB0[10]               tco                   1.780       5.262 f       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[10]
                                   net (fanout=1)        0.716       5.978         channel_3_data_input/ram_rd_data [9]
                                   td                    0.365       6.343 f       channel_3_data_input/N65_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.343         channel_3_data_input/_N8961
 CLMS_274_277/COUT                 td                    0.044       6.387 r       channel_3_data_input/data_add_g_temp2[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.387         channel_3_data_input/_N8963
 CLMS_274_281/CIN                                                          r       channel_3_data_input/data_add_g_temp2[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.387         Logic Levels: 1  
                                                                                   Logic: 2.189ns(75.353%), Route: 0.716ns(24.647%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1002.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005    1003.278         ntclkbufg_7      
 CLMS_274_281/CLK                                                          r       channel_3_data_input/data_add_g_temp2[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.185    1003.463                          
 clock uncertainty                                      -0.050    1003.413                          

 Setup time                                             -0.132    1003.281                          

 Data required time                                               1003.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.281                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.894                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  3.050
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.066       0.878 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.283       2.161         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.183       2.344 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.706       3.050         pixclk_in6       
 CLMS_118_193/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_118_193/Q3                   tco                   0.178       3.228 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.061       3.289         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11]
 CLMA_118_192/D4                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.289         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.096       1.034 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.459       2.493         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.226       2.719 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.807       3.526         pixclk_in6       
 CLMA_118_192/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.467       3.059                          
 clock uncertainty                                       0.000       3.059                          

 Hold time                                              -0.028       3.031                          

 Data required time                                                  3.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.031                          
 Data arrival time                                                   3.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.490

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.066       0.878 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.283       2.161         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.183       2.344 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.724       3.068         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_138_136/Q1                   tco                   0.180       3.248 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.307         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_138_136/C4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.307         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.096       1.034 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.459       2.493         nt_pixclk_in3    
 CLMS_174_197/Y0                   td                    0.226       2.719 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.840       3.559         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.490       3.069                          
 clock uncertainty                                       0.000       3.069                          

 Hold time                                              -0.028       3.041                          

 Data required time                                                  3.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.041                          
 Data arrival time                                                   3.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_3/cmos_vsync_d0/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_3/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.370
  Launch Clock Delay      :  3.168
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.168         ntclkbufg_7      
 CLMA_130_140/CLK                                                          r       write_req_gen_channel_3/cmos_vsync_d0/opit_0_inv/CLK

 CLMA_130_140/Q2                   tco                   0.180       3.348 f       write_req_gen_channel_3/cmos_vsync_d0/opit_0_inv/Q
                                   net (fanout=3)        0.059       3.407         write_req_gen_channel_3/cmos_vsync_d0
 CLMA_130_140/A4                                                           f       write_req_gen_channel_3/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.370         ntclkbufg_7      
 CLMA_130_140/CLK                                                          r       write_req_gen_channel_3/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.169                          
 clock uncertainty                                       0.000       3.169                          

 Hold time                                              -0.029       3.140                          

 Data required time                                                  3.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.140                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.058       1.002 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.451         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       2.451 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.376         ntclkbufg_8      
 CLMA_170_224/CLK                                                          r       channel_2_data_input/de_convert_d1/opit_0_inv/CLK

 CLMA_170_224/Q0                   tco                   0.221       3.597 f       channel_2_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=7)        0.386       3.983         channel_2_data_input/de_convert_d1
                                   td                    0.365       4.348 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.348         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9160
 CLMS_158_225/COUT                 td                    0.044       4.392 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.392         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9162
 CLMS_158_229/Y1                   td                    0.383       4.775 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.192       4.967         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_158_220/Y0                   td                    0.264       5.231 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.397       5.628         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_154_225/COUT                 td                    0.387       6.015 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.015         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_154_229/Y1                   td                    0.383       6.398 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.242       6.640         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_158_232/C4                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.640         Logic Levels: 5  
                                                                                   Logic: 2.047ns(62.714%), Route: 1.217ns(37.286%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735    1000.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.818         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.038    1000.856 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.279         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1002.279 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.174         ntclkbufg_8      
 CLMA_158_232/CLK                                                          r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.346                          
 clock uncertainty                                      -0.050    1003.296                          

 Setup time                                             -0.094    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                   6.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.562                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.058       1.002 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.451         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       2.451 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       3.488         ntclkbufg_8      
 CLMA_282_272/CLK                                                          r       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMA_282_272/Q3                   tco                   0.220       3.708 f       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        2.800       6.508         data_out_r2[7]   
 DRM_54_192/DA0[1]                                                         f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   6.508         Logic Levels: 0  
                                                                                   Logic: 0.220ns(7.285%), Route: 2.800ns(92.715%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735    1000.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.818         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.038    1000.856 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.279         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1002.279 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.174         ntclkbufg_8      
 DRM_54_192/CLKA[0]                                                        r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.172    1003.346                          
 clock uncertainty                                      -0.050    1003.296                          

 Setup time                                              0.021    1003.317                          

 Data required time                                               1003.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.317                          
 Data arrival time                                                   6.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.809                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/data_add_b_temp2[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.058       1.002 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.451         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       2.451 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       3.488         ntclkbufg_8      
 CLMS_274_253/CLK                                                          r       channel_2_data_input/data_add_b_temp2[5]/opit_0_inv_A2Q21/CLK

 CLMS_274_253/Q0                   tco                   0.221       3.709 f       channel_2_data_input/data_add_b_temp2[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        2.743       6.452         data_out_b2[4]   
 DRM_82_108/DA1[1]                                                         f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   6.452         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.456%), Route: 2.743ns(92.544%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735    1000.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.818         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.038    1000.856 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.279         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1002.279 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.174         ntclkbufg_8      
 DRM_82_108/CLKA[1]                                                        r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.172    1003.346                          
 clock uncertainty                                      -0.050    1003.296                          

 Setup time                                              0.021    1003.317                          

 Data required time                                               1003.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.317                          
 Data arrival time                                                   6.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.865                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.037
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735       0.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.818         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.066       0.884 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.280       2.164         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.167       2.331 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.706       3.037         pixclk_in6       
 CLMS_118_193/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_118_193/Q3                   tco                   0.178       3.215 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.061       3.276         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11]
 CLMA_118_192/D4                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.096       1.040 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.445       2.485         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.220       2.705 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.807       3.512         pixclk_in6       
 CLMA_118_192/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.466       3.046                          
 clock uncertainty                                       0.000       3.046                          

 Hold time                                              -0.028       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  3.055
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735       0.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.818         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.066       0.884 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.280       2.164         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.167       2.331 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.724       3.055         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_138_136/Q1                   tco                   0.180       3.235 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.294         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_138_136/C4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.294         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.096       1.040 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.445       2.485         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.220       2.705 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.840       3.545         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.489       3.056                          
 clock uncertainty                                       0.000       3.056                          

 Hold time                                              -0.028       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  2.917
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735       0.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.818         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.066       0.884 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.280       2.164         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.167       2.331 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.586       2.917         pixclk_in6       
 CLMS_118_185/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_118_185/Q3                   tco                   0.182       3.099 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.147       3.246         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7]
 CLMA_122_184/C3                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.246         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.319%), Route: 0.147ns(44.681%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.096       1.040 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.445       2.485         nt_pixclk_in2    
 CLMS_174_197/Y0                   td                    0.220       2.705 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.874       3.579         pixclk_in6       
 CLMA_122_184/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.423       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Hold time                                              -0.199       2.957                          

 Data required time                                                  2.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.957                          
 Data arrival time                                                   3.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 DRM_278_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_356/QB0[1]                tco                   1.780       5.269 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=3)        1.788       7.057         rgb_data4[1]     
 CLMS_254_157/Y0                   td                    0.226       7.283 f       ch6_write_data_14[1]/gateop/F
                                   net (fanout=1)        1.895       9.178         ch6_write_data[1]
 DRM_54_148/DA1[1]                                                         f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   9.178         Logic Levels: 1  
                                                                                   Logic: 2.006ns(35.261%), Route: 3.683ns(64.739%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066    1000.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.216    1002.095         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.279    1002.374 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.964    1003.338         pixclk_in6       
 DRM_54_148/CLKA[1]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.126    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                              0.021    1003.435                          

 Data required time                                               1003.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.435                          
 Data arrival time                                                   9.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.257                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.019
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 DRM_278_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_356/QB0[3]                tco                   1.780       5.269 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=4)        1.651       6.920         rgb_data4[3]     
 CLMA_250_205/Y0                   td                    0.226       7.146 f       ch6_write_data_14[3]/gateop/F
                                   net (fanout=1)        1.687       8.833         ch6_write_data[3]
 DRM_142_128/DA0[1]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   8.833         Logic Levels: 1  
                                                                                   Logic: 2.006ns(37.537%), Route: 3.338ns(62.463%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066    1000.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.216    1002.095         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.279    1002.374 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.645    1003.019         pixclk_in6       
 DRM_142_128/CLKA[0]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.126    1003.145                          
 clock uncertainty                                      -0.050    1003.095                          

 Setup time                                              0.021    1003.116                          

 Data required time                                               1003.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.116                          
 Data arrival time                                                   8.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.283                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 DRM_278_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_278_356/QB0[0]                tco                   1.780       5.269 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=4)        1.773       7.042         rgb_data4[0]     
 CLMA_250_177/Y0                   td                    0.226       7.268 f       ch6_write_data_14[0]/gateop/F
                                   net (fanout=1)        1.845       9.113         ch6_write_data[0]
 DRM_54_148/DA1[0]                                                         f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   9.113         Logic Levels: 1  
                                                                                   Logic: 2.006ns(35.669%), Route: 3.618ns(64.331%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066    1000.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.216    1002.095         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.279    1002.374 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.964    1003.338         pixclk_in6       
 DRM_54_148/CLKA[1]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.126    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                              0.021    1003.435                          

 Data required time                                               1003.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.435                          
 Data arrival time                                                   9.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.322                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.617
  Launch Clock Delay      :  3.080
  Clock Pessimism Removal :  -0.528

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066       0.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.216       2.095         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.279       2.374 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.706       3.080         pixclk_in6       
 CLMS_118_193/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_118_193/Q3                   tco                   0.178       3.258 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.061       3.319         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11]
 CLMA_118_192/D4                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.319         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.096       1.035 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.399       2.434         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.376       2.810 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.807       3.617         pixclk_in6       
 CLMA_118_192/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.528       3.089                          
 clock uncertainty                                       0.000       3.089                          

 Hold time                                              -0.028       3.061                          

 Data required time                                                  3.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.061                          
 Data arrival time                                                   3.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  -0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066       0.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.216       2.095         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.279       2.374 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.724       3.098         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_138_136/Q1                   tco                   0.180       3.278 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.337         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_138_136/C4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.337         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.096       1.035 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.399       2.434         nt_pixclk_in1    
 CLMS_174_197/Y0                   td                    0.376       2.810 r       pixclk_in6_6/gateop/F
                                   net (fanout=44)       0.840       3.650         pixclk_in6       
 CLMA_138_136/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.551       3.099                          
 clock uncertainty                                       0.000       3.099                          

 Hold time                                              -0.028       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      0.895       3.174         ntclkbufg_6      
 CLMA_182_181/CLK                                                          r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_182_181/Q0                   tco                   0.179       3.353 f       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=22)       0.068       3.421         frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull
 CLMA_182_181/B4                                                           f       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.421         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.470%), Route: 0.068ns(27.530%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      0.925       3.377         ntclkbufg_6      
 CLMA_182_181/CLK                                                          r       frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.029       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  5.625
  Clock Pessimism Removal :  0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.037       5.625         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_66_324/Q1                    tco                   0.223       5.848 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.151       5.999         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [1]
                                   td                    0.365       6.364 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.364         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8704
 CLMA_66_324/Y3                    td                    0.387       6.751 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.282       7.033         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [3]
 CLMA_58_320/Y2                    td                    0.381       7.414 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.297       7.711         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N102715
                                   td                    0.368       8.079 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.079         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.co [2]
 CLMS_50_325/Y3                    td                    0.106       8.185 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.465       8.650         _N33             
 CLMA_58_321/A4                                                            f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.650         Logic Levels: 3  
                                                                                   Logic: 1.830ns(60.496%), Route: 1.195ns(39.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      50.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      52.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      52.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091      53.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078      53.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      54.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      54.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.005      55.359         ntclkbufg_10     
 CLMA_58_321/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.247      55.606                          
 clock uncertainty                                      -0.150      55.456                          

 Setup time                                             -0.079      55.377                          

 Data required time                                                 55.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.377                          
 Data arrival time                                                   8.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.727                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  5.625
  Clock Pessimism Removal :  0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.037       5.625         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_324/Q3                    tco                   0.220       5.845 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.351       6.196         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [3]
 CLMA_66_324/COUT                  td                    0.268       6.464 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.464         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                   td                    0.044       6.508 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.508         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
 CLMA_66_328/Y3                    td                    0.365       6.873 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.269       7.142         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [7]
 CLMS_62_333/B1                                                            f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.142         Logic Levels: 2  
                                                                                   Logic: 0.897ns(59.130%), Route: 0.620ns(40.870%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      50.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      52.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      52.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091      53.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078      53.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      54.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      54.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.005      55.359         ntclkbufg_10     
 CLMS_62_333/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.247      55.606                          
 clock uncertainty                                      -0.150      55.456                          

 Setup time                                             -0.170      55.286                          

 Data required time                                                 55.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.286                          
 Data arrival time                                                   7.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.144                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  5.625
  Clock Pessimism Removal :  0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.037       5.625         ntclkbufg_10     
 CLMA_66_324/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_324/Q3                    tco                   0.220       5.845 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.351       6.196         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [3]
 CLMA_66_324/COUT                  td                    0.268       6.464 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.464         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                   td                    0.044       6.508 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.508         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
 CLMA_66_328/COUT                  td                    0.044       6.552 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.552         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8710
 CLMA_66_332/Y0                    td                    0.206       6.758 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.393       7.151         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [8]
 CLMA_58_321/A0                                                            f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.151         Logic Levels: 3  
                                                                                   Logic: 0.782ns(51.245%), Route: 0.744ns(48.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      50.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      52.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      52.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091      53.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078      53.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      54.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      54.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.005      55.359         ntclkbufg_10     
 CLMA_58_321/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.247      55.606                          
 clock uncertainty                                      -0.150      55.456                          

 Setup time                                             -0.154      55.302                          

 Data required time                                                 55.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.302                          
 Data arrival time                                                   7.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.151                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[11]
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.625
  Launch Clock Delay      :  5.359
  Clock Pessimism Removal :  -0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091       3.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078       3.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.005       5.359         ntclkbufg_10     
 CLMA_66_328/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_66_328/Q2                    tco                   0.183       5.542 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.305       5.847         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [6]
 DRM_82_336/ADA0[11]                                                       r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[11]

 Data arrival time                                                   5.847         Logic Levels: 0  
                                                                                   Logic: 0.183ns(37.500%), Route: 0.305ns(62.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.037       5.625         ntclkbufg_10     
 DRM_82_336/CLKA[0]                                                        r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.247       5.378                          
 clock uncertainty                                       0.000       5.378                          

 Hold time                                               0.166       5.544                          

 Data required time                                                  5.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.544                          
 Data arrival time                                                   5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.625
  Launch Clock Delay      :  5.359
  Clock Pessimism Removal :  -0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091       3.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078       3.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.005       5.359         ntclkbufg_10     
 CLMA_66_328/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_66_328/Q3                    tco                   0.182       5.541 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.307       5.848         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [7]
 DRM_82_336/ADA0[12]                                                       r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]

 Data arrival time                                                   5.848         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.219%), Route: 0.307ns(62.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.037       5.625         ntclkbufg_10     
 DRM_82_336/CLKA[0]                                                        r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.247       5.378                          
 clock uncertainty                                       0.000       5.378                          

 Hold time                                               0.166       5.544                          

 Data required time                                                  5.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.544                          
 Data arrival time                                                   5.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.625
  Launch Clock Delay      :  5.359
  Clock Pessimism Removal :  -0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091       3.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078       3.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.005       5.359         ntclkbufg_10     
 CLMA_66_328/CLK                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_66_328/Q1                    tco                   0.184       5.543 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.314       5.857         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [5]
 DRM_82_336/ADA0[10]                                                       r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]

 Data arrival time                                                   5.857         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.948%), Route: 0.314ns(63.052%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.037       5.625         ntclkbufg_10     
 DRM_82_336/CLKA[0]                                                        r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.247       5.378                          
 clock uncertainty                                       0.000       5.378                          

 Hold time                                               0.166       5.544                          

 Data required time                                                  5.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.544                          
 Data arrival time                                                   5.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  -0.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.401 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.562       3.963         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_29/C2                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.225%), Route: 0.562ns(71.775%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.343      27.343         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.343 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918      28.261         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.078      28.183                          
 clock uncertainty                                      -0.050      28.133                          

 Setup time                                             -0.286      27.847                          

 Data required time                                                 27.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.847                          
 Data arrival time                                                   3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  -0.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.401 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.562       3.963         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_29/D3                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.225%), Route: 0.562ns(71.775%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.343      27.343         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.343 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918      28.261         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.078      28.183                          
 clock uncertainty                                      -0.050      28.133                          

 Setup time                                             -0.267      27.866                          

 Data required time                                                 27.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.866                          
 Data arrival time                                                   3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  -0.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.401 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.536       3.937         u_CORES/u_jtag_hub/data_ctrl
 CLMA_298_24/A2                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.937         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.194%), Route: 0.536ns(70.806%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.343      27.343         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.343 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918      28.261         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.078      28.183                          
 clock uncertainty                                      -0.050      28.133                          

 Setup time                                             -0.286      27.847                          

 Data required time                                                 27.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.847                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075       2.075         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.075 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895       2.970         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_44/Q0                    tco                   0.179       3.149 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.208         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_286_44/B4                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.208         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.971                          
 clock uncertainty                                       0.000       2.971                          

 Hold time                                              -0.029       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075       2.075         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.075 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895       2.970         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK

 CLMA_286_44/Q2                    tco                   0.180       3.150 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.209         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMA_286_44/A4                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.209         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMA_286_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.971                          
 clock uncertainty                                       0.000       2.971                          

 Hold time                                              -0.029       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075       2.075         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.075 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895       2.970         ntclkbufg_9      
 CLMA_274_48/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_48/Q1                    tco                   0.180       3.150 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.211         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4]
 CLMA_274_48/C4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.211         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMA_274_48/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.971                          
 clock uncertainty                                       0.000       2.971                          

 Hold time                                              -0.028       2.943                          

 Data required time                                                  2.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.943                          
 Data arrival time                                                   3.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.312      27.312         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.312 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.237         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_24/Q0                    tco                   0.221      28.458 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.370      28.828         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_290_36/Y2                    td                    0.381      29.209 f       u_CORES/u_debug_core_0/u0_trig_unit/N191_8/gateop_perm/Z
                                   net (fanout=12)       0.363      29.572         u_CORES/u_debug_core_0/_N919
 CLMA_282_44/Y3                    td                    0.162      29.734 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=4)        0.075      29.809         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_282_44/Y2                    td                    0.381      30.190 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245_inv/gateop_perm/Z
                                   net (fanout=4)        0.363      30.553         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245
 CLMA_282_44/CE                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.553         Logic Levels: 3  
                                                                                   Logic: 1.145ns(49.439%), Route: 1.171ns(50.561%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075      52.075         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.075 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895      52.970         ntclkbufg_9      
 CLMA_282_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.970                          
 clock uncertainty                                      -0.050      52.920                          

 Setup time                                             -0.476      52.444                          

 Data required time                                                 52.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.444                          
 Data arrival time                                                  30.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.312      27.312         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.312 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.237         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_24/Q0                    tco                   0.221      28.458 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.370      28.828         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_290_36/Y2                    td                    0.381      29.209 f       u_CORES/u_debug_core_0/u0_trig_unit/N191_8/gateop_perm/Z
                                   net (fanout=12)       0.363      29.572         u_CORES/u_debug_core_0/_N919
 CLMA_282_44/Y3                    td                    0.162      29.734 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=4)        0.075      29.809         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_282_44/Y2                    td                    0.381      30.190 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245_inv/gateop_perm/Z
                                   net (fanout=4)        0.363      30.553         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N245
 CLMA_282_44/CE                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.553         Logic Levels: 3  
                                                                                   Logic: 1.145ns(49.439%), Route: 1.171ns(50.561%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075      52.075         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.075 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895      52.970         ntclkbufg_9      
 CLMA_282_44/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.970                          
 clock uncertainty                                      -0.050      52.920                          

 Setup time                                             -0.476      52.444                          

 Data required time                                                 52.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.444                          
 Data arrival time                                                  30.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.312      27.312         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.312 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.237         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_24/Q0                    tco                   0.221      28.458 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.364      28.822         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_290_37/Y0                    td                    0.378      29.200 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.255      29.455         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_37/Y0                    td                    0.162      29.617 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.248      29.865         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_298_41/Y0                    td                    0.264      30.129 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.265      30.394         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_294_45/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.394         Logic Levels: 3  
                                                                                   Logic: 1.025ns(47.520%), Route: 1.132ns(52.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075      52.075         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.075 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895      52.970         ntclkbufg_9      
 CLMS_294_45/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.970                          
 clock uncertainty                                      -0.050      52.920                          

 Setup time                                             -0.476      52.444                          

 Data required time                                                 52.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.444                          
 Data arrival time                                                  30.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.117      27.117         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.117 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      28.012         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_294_28/Q3                    tco                   0.182      28.194 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.239      28.433         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_290_40/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.433         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.230%), Route: 0.239ns(56.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMA_290_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.180                          
 clock uncertainty                                       0.050       3.230                          

 Hold time                                              -0.011       3.219                          

 Data required time                                                  3.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.219                          
 Data arrival time                                                  28.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.117      27.117         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.117 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      28.012         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_294_28/Q0                    tco                   0.182      28.194 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.245      28.439         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_290_40/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  28.439         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.623%), Route: 0.245ns(57.377%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMA_290_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.180                          
 clock uncertainty                                       0.050       3.230                          

 Hold time                                              -0.011       3.219                          

 Data required time                                                  3.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.219                          
 Data arrival time                                                  28.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.117      27.117         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.117 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      28.012         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_294_28/Q2                    tco                   0.183      28.195 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.246      28.441         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_294_41/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.441         Logic Levels: 0  
                                                                                   Logic: 0.183ns(42.657%), Route: 0.246ns(57.343%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.255       2.255         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.255 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.180         ntclkbufg_9      
 CLMS_294_41/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.180                          
 clock uncertainty                                       0.050       3.230                          

 Hold time                                              -0.011       3.219                          

 Data required time                                                  3.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.219                          
 Data arrival time                                                  28.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.012
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.510      77.510         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.510 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.950      78.460         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q1                    tco                   0.246      78.706 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248      78.954         u_CORES/conf_sel [0]
 CLMA_294_24/CECO                  td                    0.141      79.095 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      79.095         ntR3851          
 CLMA_294_28/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.095         Logic Levels: 1  
                                                                                   Logic: 0.387ns(60.945%), Route: 0.248ns(39.055%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.117     127.117         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.117 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     128.012         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.012                          
 clock uncertainty                                      -0.050     127.962                          

 Setup time                                             -0.563     127.399                          

 Data required time                                                127.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.399                          
 Data arrival time                                                  79.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.012
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.510      77.510         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.510 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.950      78.460         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q1                    tco                   0.246      78.706 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248      78.954         u_CORES/conf_sel [0]
 CLMA_294_24/CECO                  td                    0.141      79.095 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      79.095         ntR3851          
 CLMA_294_28/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.095         Logic Levels: 1  
                                                                                   Logic: 0.387ns(60.945%), Route: 0.248ns(39.055%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.117     127.117         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.117 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     128.012         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.012                          
 clock uncertainty                                      -0.050     127.962                          

 Setup time                                             -0.563     127.399                          

 Data required time                                                127.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.399                          
 Data arrival time                                                  79.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.012
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.510      77.510         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.510 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.950      78.460         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q1                    tco                   0.246      78.706 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248      78.954         u_CORES/conf_sel [0]
 CLMA_294_24/CECO                  td                    0.141      79.095 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      79.095         ntR3851          
 CLMA_294_28/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  79.095         Logic Levels: 1  
                                                                                   Logic: 0.387ns(60.945%), Route: 0.248ns(39.055%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.117     127.117         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.117 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     128.012         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.012                          
 clock uncertainty                                      -0.050     127.962                          

 Setup time                                             -0.563     127.399                          

 Data required time                                                127.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.399                          
 Data arrival time                                                  79.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.237
  Launch Clock Delay      :  3.261
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.343     127.343         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.343 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918     128.261         ntclkbufg_9      
 CLMA_298_24/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_24/Q0                    tco                   0.200     128.461 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.286     128.747         u_CORES/id_o [1] 
 CLMA_294_24/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.747         Logic Levels: 0  
                                                                                   Logic: 0.200ns(41.152%), Route: 0.286ns(58.848%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.312     127.312         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.312 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.237         ntclkbufg_11     
 CLMA_294_24/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.237                          
 clock uncertainty                                       0.050     128.287                          

 Hold time                                              -0.011     128.276                          

 Data required time                                                128.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.276                          
 Data arrival time                                                 128.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.237
  Launch Clock Delay      :  3.261
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.343     127.343         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.343 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918     128.261         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_29/Q3                    tco                   0.201     128.462 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.288     128.750         u_CORES/id_o [2] 
 CLMA_294_28/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.750         Logic Levels: 0  
                                                                                   Logic: 0.201ns(41.104%), Route: 0.288ns(58.896%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.312     127.312         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.312 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.237         ntclkbufg_11     
 CLMA_294_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.237                          
 clock uncertainty                                       0.050     128.287                          

 Hold time                                              -0.011     128.276                          

 Data required time                                                128.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.276                          
 Data arrival time                                                 128.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.237
  Launch Clock Delay      :  3.261
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.343     127.343         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.343 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918     128.261         ntclkbufg_9      
 CLMS_294_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_29/Q3                    tco                   0.201     128.462 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.288     128.750         u_CORES/id_o [2] 
 CLMA_290_28/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.750         Logic Levels: 0  
                                                                                   Logic: 0.201ns(41.104%), Route: 0.288ns(58.896%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.312     127.312         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.312 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.237         ntclkbufg_11     
 CLMA_290_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.237                          
 clock uncertainty                                       0.050     128.287                          

 Hold time                                              -0.011     128.276                          

 Data required time                                                128.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.276                          
 Data arrival time                                                 128.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_194_109/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_109/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=637)      1.699       5.289         u_DDR3_50H/ddr_rstn
 CLMS_50_197/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   5.289         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.602%), Route: 1.699ns(88.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_50_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_194_109/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_109/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=637)      1.711       5.301         u_DDR3_50H/ddr_rstn
 CLMA_214_316/RS                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.301         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.531%), Route: 1.711ns(88.469%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_214_316/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   5.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_194_109/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_109/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=637)      1.711       5.301         u_DDR3_50H/ddr_rstn
 CLMA_214_316/RS                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.301         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.531%), Route: 1.711ns(88.469%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_214_316/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   5.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.620                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.005       3.275         free_clk_g       
 CLMA_222_332/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_222_332/Q1                   tco                   0.184       3.459 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.657         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0
 CLMA_218_336/RSCO                 td                    0.092       3.749 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.749         ntR846           
 CLMA_218_340/RSCI                                                         f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.749         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.037       3.479         free_clk_g       
 CLMA_218_340/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.005       3.275         free_clk_g       
 CLMA_222_332/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_222_332/Q1                   tco                   0.184       3.459 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.657         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0
 CLMA_218_336/RSCO                 td                    0.092       3.749 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.749         ntR846           
 CLMA_218_340/RSCI                                                         f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.749         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.037       3.479         free_clk_g       
 CLMA_218_340/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.005       3.275         free_clk_g       
 CLMA_222_340/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_222_340/Q3                   tco                   0.182       3.457 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=90)       0.233       3.690         hsst_test_dut_top_inst/U_INST/P_LANE_RST_3
 CLMS_222_349/RSCO                 td                    0.085       3.775 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.775         ntR838           
 CLMS_222_353/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/RS

 Data arrival time                                                   3.775         Logic Levels: 1  
                                                                                   Logic: 0.267ns(53.400%), Route: 0.233ns(46.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.037       3.479         free_clk_g       
 CLMS_222_353/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 CLMS_102_185/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_102_185/Q1                   tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      1.683       8.642         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_108/RSCO                  td                    0.105       8.747 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.747         ntR3061          
 CLMA_10_112/RSCO                  td                    0.105       8.852 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.852         ntR3060          
 CLMA_10_116/RSCO                  td                    0.105       8.957 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.957         ntR3059          
 CLMA_10_120/RSCO                  td                    0.105       9.062 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.062         ntR3058          
 CLMA_10_124/RSCO                  td                    0.105       9.167 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.167         ntR3057          
 CLMA_10_128/RSCO                  td                    0.105       9.272 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.272         ntR3056          
 CLMA_10_132/RSCO                  td                    0.105       9.377 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.377         ntR3055          
 CLMA_10_136/RSCO                  td                    0.105       9.482 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.482         ntR3054          
 CLMA_10_140/RSCO                  td                    0.105       9.587 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.587         ntR3053          
 CLMA_10_144/RSCO                  td                    0.105       9.692 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.692         ntR3052          
 CLMA_10_148/RSCO                  td                    0.105       9.797 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.797         ntR3051          
 CLMA_10_152/RSCO                  td                    0.105       9.902 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.902         ntR3050          
 CLMA_10_156/RSCO                  td                    0.105      10.007 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.007         ntR3049          
 CLMA_10_160/RSCO                  td                    0.105      10.112 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.112         ntR3048          
 CLMA_10_164/RSCO                  td                    0.105      10.217 r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.217         ntR3047          
 CLMA_10_168/RSCO                  td                    0.105      10.322 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.322         ntR3046          
 CLMA_10_172/RSCO                  td                    0.105      10.427 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.427         ntR3045          
 CLMA_10_176/RSCO                  td                    0.105      10.532 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.532         ntR3044          
 CLMA_10_180/RSCO                  td                    0.105      10.637 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.637         ntR3043          
 CLMA_10_184/RSCO                  td                    0.105      10.742 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.742         ntR3042          
 CLMA_10_192/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.742         Logic Levels: 20 
                                                                                   Logic: 2.323ns(57.988%), Route: 1.683ns(42.012%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895      16.387         ntclkbufg_1      
 CLMA_10_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 CLMS_102_185/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_102_185/Q1                   tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      1.683       8.642         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_108/RSCO                  td                    0.105       8.747 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.747         ntR3061          
 CLMA_10_112/RSCO                  td                    0.105       8.852 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.852         ntR3060          
 CLMA_10_116/RSCO                  td                    0.105       8.957 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.957         ntR3059          
 CLMA_10_120/RSCO                  td                    0.105       9.062 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.062         ntR3058          
 CLMA_10_124/RSCO                  td                    0.105       9.167 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.167         ntR3057          
 CLMA_10_128/RSCO                  td                    0.105       9.272 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.272         ntR3056          
 CLMA_10_132/RSCO                  td                    0.105       9.377 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.377         ntR3055          
 CLMA_10_136/RSCO                  td                    0.105       9.482 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.482         ntR3054          
 CLMA_10_140/RSCO                  td                    0.105       9.587 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.587         ntR3053          
 CLMA_10_144/RSCO                  td                    0.105       9.692 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.692         ntR3052          
 CLMA_10_148/RSCO                  td                    0.105       9.797 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.797         ntR3051          
 CLMA_10_152/RSCO                  td                    0.105       9.902 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.902         ntR3050          
 CLMA_10_156/RSCO                  td                    0.105      10.007 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.007         ntR3049          
 CLMA_10_160/RSCO                  td                    0.105      10.112 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.112         ntR3048          
 CLMA_10_164/RSCO                  td                    0.105      10.217 r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.217         ntR3047          
 CLMA_10_168/RSCO                  td                    0.105      10.322 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.322         ntR3046          
 CLMA_10_172/RSCO                  td                    0.105      10.427 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.427         ntR3045          
 CLMA_10_176/RSCO                  td                    0.105      10.532 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.532         ntR3044          
 CLMA_10_180/RSCO                  td                    0.105      10.637 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.637         ntR3043          
 CLMA_10_184/RSCO                  td                    0.105      10.742 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.742         ntR3042          
 CLMA_10_192/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.742         Logic Levels: 20 
                                                                                   Logic: 2.323ns(57.988%), Route: 1.683ns(42.012%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895      16.387         ntclkbufg_1      
 CLMA_10_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 CLMS_102_185/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_102_185/Q1                   tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      1.133       8.093         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.113       8.206 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.206         ntR2980          
 CLMS_22_157/RSCO                  td                    0.113       8.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.319         ntR2979          
 CLMS_22_161/RSCO                  td                    0.113       8.432 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[88]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.432         ntR2978          
 CLMS_22_165/RSCO                  td                    0.113       8.545 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.545         ntR2977          
 CLMS_22_169/RSCO                  td                    0.113       8.658 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       8.658         ntR2976          
 CLMS_22_173/RSCO                  td                    0.113       8.771 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.771         ntR2975          
 CLMS_22_177/RSCO                  td                    0.113       8.884 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.884         ntR2974          
 CLMS_22_181/RSCO                  td                    0.113       8.997 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.997         ntR2973          
 CLMS_22_185/RSCO                  td                    0.113       9.110 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.110         ntR2972          
 CLMS_22_193/RSCO                  td                    0.113       9.223 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.223         ntR2971          
 CLMS_22_197/RSCO                  td                    0.113       9.336 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[79]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.336         ntR2970          
 CLMS_22_201/RSCO                  td                    0.113       9.449 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.449         ntR2969          
 CLMS_22_205/RSCO                  td                    0.113       9.562 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.562         ntR2968          
 CLMS_22_209/RSCO                  td                    0.113       9.675 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.675         ntR2967          
 CLMS_22_213/RSCO                  td                    0.113       9.788 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.788         ntR2966          
 CLMS_22_217/RSCO                  td                    0.113       9.901 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[249]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.901         ntR2965          
 CLMS_22_221/RSCO                  td                    0.113      10.014 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[167]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.014         ntR2964          
 CLMS_22_225/RSCO                  td                    0.113      10.127 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[191]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.127         ntR2963          
 CLMS_22_229/RSCO                  td                    0.113      10.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[169]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.240         ntR2962          
 CLMS_22_233/RSCO                  td                    0.113      10.353 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[159]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.353         ntR2961          
 CLMS_22_237/RSCO                  td                    0.113      10.466 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.466         ntR2960          
 CLMS_22_241/RSCO                  td                    0.113      10.579 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.579         ntR2959          
 CLMS_22_245/RSCO                  td                    0.113      10.692 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[202]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.692         ntR2958          
 CLMS_22_249/RSCO                  td                    0.113      10.805 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.805         ntR2957          
 CLMS_22_253/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.805         Logic Levels: 24 
                                                                                   Logic: 2.936ns(72.155%), Route: 1.133ns(27.845%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     1.005      16.497         ntclkbufg_1      
 CLMS_22_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895       6.387         ntclkbufg_1      
 CLMA_10_164/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_10_164/Q3                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.321       6.890         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.890         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.183%), Route: 0.321ns(63.817%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 DQSL_6_152/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_5/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895       6.387         ntclkbufg_1      
 CLMA_134_104/CLK                                                          r       frame_read_write_channel_5/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_134_104/Q0                   tco                   0.182       6.569 r       frame_read_write_channel_5/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.320       6.889         frame_read_write_channel_5/write_fifo_aclr
 CLMS_118_89/RSCO                  td                    0.085       6.974 r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.974         ntR805           
 CLMS_118_93/RSCI                                                          r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   6.974         Logic Levels: 1  
                                                                                   Logic: 0.267ns(45.486%), Route: 0.320ns(54.514%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 CLMS_118_93/CLK                                                           r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.895       6.387         ntclkbufg_1      
 CLMA_10_164/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_10_164/Q3                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.398       6.967         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.967         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.379%), Route: 0.398ns(68.621%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_7/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       ycbcr/rgb_g_m0_sel_2/opit_0/CLK

 CLMA_110_224/Q0                   tco                   0.223       3.316 r       ycbcr/rgb_g_m0_sel_2/opit_0/Q
                                   net (fanout=1)        0.160       3.476         ycbcr/_N98323    
 CLMA_110_229/Y2                   td                    0.264       3.740 f       ycbcr/rgb_g_m0_mux_2/gateop/Z
                                   net (fanout=2)        0.459       4.199         ycbcr/rgb_g_m0 [2]
 CLMS_114_213/COUT                 td                    0.387       4.586 r       ycbcr/N85_2_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.586         ycbcr/_N11767    
                                   td                    0.044       4.630 r       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.630         ycbcr/_N11769    
 CLMS_114_217/Y3                   td                    0.365       4.995 f       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.598       5.593         ycbcr/nb0 [7]    
                                   td                    0.368       5.961 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.961         ycbcr/_N11801    
 CLMS_114_245/COUT                 td                    0.044       6.005 r       ycbcr/N85_1_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.005         ycbcr/_N11803    
                                   td                    0.044       6.049 r       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.049         ycbcr/_N11805    
 CLMS_114_249/COUT                 td                    0.044       6.093 r       ycbcr/N85_1_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.093         ycbcr/_N11807    
 CLMS_114_253/Y0                   td                    0.206       6.299 f       ycbcr/N85_1_16/gateop/Y
                                   net (fanout=2)        1.078       7.377         ycbcr/N85 [15]   
 CLMS_190_253/Y3                   td                    0.243       7.620 f       ycbcr/N711/gateop_perm/Z
                                   net (fanout=2)        0.248       7.868         ycbcr/N711       
 CLMS_190_257/RS                                                           f       ycbcr/img_y0_sel_7/opit_0/RS

 Data arrival time                                                   7.868         Logic Levels: 7  
                                                                                   Logic: 2.232ns(46.743%), Route: 2.543ns(53.257%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMS_190_257/CLK                                                          r       ycbcr/img_y0_sel_7/opit_0/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Recovery time                                          -0.476      17.361                          

 Data required time                                                 17.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.361                          
 Data arrival time                                                   7.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.493                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_2/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       ycbcr/rgb_g_m0_sel_2/opit_0/CLK

 CLMA_110_224/Q0                   tco                   0.223       3.316 r       ycbcr/rgb_g_m0_sel_2/opit_0/Q
                                   net (fanout=1)        0.160       3.476         ycbcr/_N98323    
 CLMA_110_229/Y2                   td                    0.264       3.740 f       ycbcr/rgb_g_m0_mux_2/gateop/Z
                                   net (fanout=2)        0.459       4.199         ycbcr/rgb_g_m0 [2]
 CLMS_114_213/COUT                 td                    0.387       4.586 r       ycbcr/N85_2_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.586         ycbcr/_N11767    
                                   td                    0.044       4.630 r       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.630         ycbcr/_N11769    
 CLMS_114_217/Y3                   td                    0.365       4.995 f       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.598       5.593         ycbcr/nb0 [7]    
                                   td                    0.368       5.961 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.961         ycbcr/_N11801    
 CLMS_114_245/Y3                   td                    0.365       6.326 f       ycbcr/N85_1_10/gateop_A2/Y1
                                   net (fanout=2)        0.733       7.059         ycbcr/N85 [10]   
 CLMS_186_245/Y1                   td                    0.244       7.303 f       ycbcr/N696/gateop_perm/Z
                                   net (fanout=2)        0.350       7.653         ycbcr/N696       
 CLMA_194_236/RS                                                           f       ycbcr/img_y0_sel_2/opit_0/RS

 Data arrival time                                                   7.653         Logic Levels: 5  
                                                                                   Logic: 2.260ns(49.561%), Route: 2.300ns(50.439%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895      17.700         ntclkbufg_0      
 CLMA_194_236/CLK                                                          r       ycbcr/img_y0_sel_2/opit_0/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Recovery time                                          -0.476      17.251                          

 Data required time                                                 17.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.251                          
 Data arrival time                                                   7.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.598                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_6/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       ycbcr/rgb_g_m0_sel_2/opit_0/CLK

 CLMA_110_224/Q0                   tco                   0.223       3.316 r       ycbcr/rgb_g_m0_sel_2/opit_0/Q
                                   net (fanout=1)        0.160       3.476         ycbcr/_N98323    
 CLMA_110_229/Y2                   td                    0.264       3.740 f       ycbcr/rgb_g_m0_mux_2/gateop/Z
                                   net (fanout=2)        0.459       4.199         ycbcr/rgb_g_m0 [2]
 CLMS_114_213/COUT                 td                    0.387       4.586 r       ycbcr/N85_2_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.586         ycbcr/_N11767    
                                   td                    0.044       4.630 r       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.630         ycbcr/_N11769    
 CLMS_114_217/Y3                   td                    0.365       4.995 f       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.598       5.593         ycbcr/nb0 [7]    
                                   td                    0.368       5.961 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.961         ycbcr/_N11801    
 CLMS_114_245/COUT                 td                    0.044       6.005 r       ycbcr/N85_1_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.005         ycbcr/_N11803    
                                   td                    0.044       6.049 r       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.049         ycbcr/_N11805    
 CLMS_114_249/Y3                   td                    0.365       6.414 f       ycbcr/N85_1_14/gateop_A2/Y1
                                   net (fanout=2)        0.733       7.147         ycbcr/N85 [14]   
 CLMA_182_268/Y3                   td                    0.151       7.298 f       ycbcr/N708/gateop_perm/Z
                                   net (fanout=2)        0.343       7.641         ycbcr/N708       
 CLMA_182_277/RS                                                           f       ycbcr/img_y0_sel_6/opit_0/RS

 Data arrival time                                                   7.641         Logic Levels: 6  
                                                                                   Logic: 2.255ns(49.582%), Route: 2.293ns(50.418%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMA_182_277/CLK                                                          r       ycbcr/img_y0_sel_6/opit_0/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Recovery time                                          -0.476      17.361                          

 Data required time                                                 17.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.361                          
 Data arrival time                                                   7.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.720                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/img_y0_sel_1/opit_0/CLK
Endpoint    : ycbcr/img_y1_sel_1/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895       2.886         ntclkbufg_0      
 CLMA_186_244/CLK                                                          r       ycbcr/img_y0_sel_1/opit_0/CLK

 CLMA_186_244/Q0                   tco                   0.179       3.065 f       ycbcr/img_y0_sel_1/opit_0/Q
                                   net (fanout=2)        0.059       3.124         ycbcr/_N97915    
 CLMA_186_244/Y1                   td                    0.131       3.255 r       ycbcr/N734/gateop_perm/Z
                                   net (fanout=2)        0.194       3.449         ycbcr/N734       
 CLMA_186_240/RS                                                           r       ycbcr/img_y1_sel_1/opit_0/RS

 Data arrival time                                                   3.449         Logic Levels: 1  
                                                                                   Logic: 0.310ns(55.062%), Route: 0.253ns(44.938%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_186_240/CLK                                                          r       ycbcr/img_y1_sel_1/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/pre_frame_de_d_sel/opit_0/CLK
Endpoint    : lighter_and_color/de_out_sel/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005       2.996         ntclkbufg_0      
 CLMA_194_292/CLK                                                          r       ycbcr/pre_frame_de_d_sel/opit_0/CLK

 CLMA_194_292/Q0                   tco                   0.179       3.175 f       ycbcr/pre_frame_de_d_sel/opit_0/Q
                                   net (fanout=2)        0.059       3.234         _N97963          
 CLMA_194_292/Y1                   td                    0.131       3.365 r       lighter_and_color/N90/gateop_perm/Z
                                   net (fanout=2)        0.195       3.560         lighter_and_color/N90
 CLMA_194_289/RS                                                           r       lighter_and_color/de_out_sel/opit_0/RS

 Data arrival time                                                   3.560         Logic Levels: 1  
                                                                                   Logic: 0.310ns(54.965%), Route: 0.254ns(45.035%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMA_194_289/CLK                                                          r       lighter_and_color/de_out_sel/opit_0/CLK
 clock pessimism                                        -0.194       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Removal time                                           -0.187       2.824                          

 Data required time                                                  2.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.824                          
 Data arrival time                                                   3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/img_y0_sel/opit_0/CLK
Endpoint    : ycbcr/img_y1_sel/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895       2.886         ntclkbufg_0      
 CLMA_182_248/CLK                                                          r       ycbcr/img_y0_sel/opit_0/CLK

 CLMA_182_248/Q0                   tco                   0.182       3.068 r       ycbcr/img_y0_sel/opit_0/Q
                                   net (fanout=2)        0.143       3.211         ycbcr/_N97912    
 CLMA_182_244/Y1                   td                    0.156       3.367 f       ycbcr/N731/gateop_perm/Z
                                   net (fanout=2)        0.196       3.563         ycbcr/N731       
 CLMA_182_245/RS                                                           f       ycbcr/img_y1_sel/opit_0/RS

 Data arrival time                                                   3.563         Logic Levels: 1  
                                                                                   Logic: 0.338ns(49.926%), Route: 0.339ns(50.074%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_182_245/CLK                                                          r       ycbcr/img_y1_sel/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.181       2.720                          

 Data required time                                                  2.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.720                          
 Data arrival time                                                   3.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_146_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_40/Q0                    tco                   0.221       3.310 f       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.253       3.563         rstn_1ms[1]      
 CLMA_146_36/Y0                    td                    0.264       3.827 f       N535_3/gateop_perm/Z
                                   net (fanout=1)        0.282       4.109         _N98704          
 CLMA_146_52/Y3                    td                    0.358       4.467 f       N535_15/gateop_perm/Z
                                   net (fanout=178)      2.365       6.832         nt_rstn_out3     
 CLMS_290_253/Y0                   td                    0.264       7.096 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.242       7.338         ms72xx_ctl_inst1/N0
 CLMA_294_252/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.338         Logic Levels: 3  
                                                                                   Logic: 1.107ns(26.053%), Route: 3.142ns(73.947%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.005     102.992         ntclkbufg_5      
 CLMA_294_252/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.177     103.169                          
 clock uncertainty                                      -0.150     103.019                          

 Recovery time                                          -0.476     102.543                          

 Data required time                                                102.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.543                          
 Data arrival time                                                   7.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.205                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_146_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_40/Q0                    tco                   0.221       3.310 f       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.253       3.563         rstn_1ms[1]      
 CLMA_146_36/Y0                    td                    0.264       3.827 f       N535_3/gateop_perm/Z
                                   net (fanout=1)        0.282       4.109         _N98704          
 CLMA_146_52/Y3                    td                    0.358       4.467 f       N535_15/gateop_perm/Z
                                   net (fanout=178)      2.435       6.902         nt_rstn_out3     
 CLMS_318_225/RS                                                           f       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.902         Logic Levels: 2  
                                                                                   Logic: 0.843ns(22.109%), Route: 2.970ns(77.891%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMS_318_225/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Recovery time                                          -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.531                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.005       2.992         ntclkbufg_5      
 CLMS_298_253/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_298_253/Q2                   tco                   0.183       3.175 r       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.230       3.405         init_over_2      
 CLMS_290_253/Y0                   td                    0.130       3.535 r       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.191       3.726         ms72xx_ctl_inst1/N0
 CLMA_294_252/RS                                                           r       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.726         Logic Levels: 1  
                                                                                   Logic: 0.313ns(42.643%), Route: 0.421ns(57.357%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMA_294_252/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Removal time                                           -0.187       2.824                          

 Data required time                                                  2.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.824                          
 Data arrival time                                                   3.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.902                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895       2.882         ntclkbufg_5      
 CLMA_146_52/CLK                                                           r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_146_52/Q1                    tco                   0.180       3.062 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.060       3.122         rstn_1ms[14]     
 CLMA_146_52/Y3                    td                    0.174       3.296 r       N535_15/gateop_perm/Z
                                   net (fanout=178)      1.932       5.228         nt_rstn_out3     
 CLMS_318_225/RS                                                           r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.228         Logic Levels: 1  
                                                                                   Logic: 0.354ns(15.090%), Route: 1.992ns(84.910%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMS_318_225/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                           -0.187       2.725                          

 Data required time                                                  2.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.725                          
 Data arrival time                                                   5.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.503                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.221       3.315 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.306       3.621         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.151       3.772 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      1.937       5.709         scale_top_u/u_vin_scale_down_b/N20
 CLMS_98_41/RS                                                             f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   5.709         Logic Levels: 1  
                                                                                   Logic: 0.372ns(14.226%), Route: 2.243ns(85.774%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       7.939         ntclkbufg_2      
 CLMS_98_41/CLK                                                            r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Recovery time                                          -0.476       7.490                          

 Data required time                                                  7.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.490                          
 Data arrival time                                                   5.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.781                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.221       3.315 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.306       3.621         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.151       3.772 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      1.775       5.547         scale_top_u/u_vin_scale_down_b/N20
 CLMA_90_44/RS                                                             f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.547         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.165%), Route: 2.081ns(84.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       7.939         ntclkbufg_2      
 CLMA_90_44/CLK                                                            r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Recovery time                                          -0.476       7.490                          

 Data required time                                                  7.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.490                          
 Data arrival time                                                   5.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.943                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.221       3.315 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.306       3.621         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.151       3.772 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      1.775       5.547         scale_top_u/u_vin_scale_down_b/N20
 CLMA_90_44/RS                                                             f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.547         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.165%), Route: 2.081ns(84.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       7.939         ntclkbufg_2      
 CLMA_90_44/CLK                                                            r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Recovery time                                          -0.476       7.490                          

 Data required time                                                  7.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.490                          
 Data arrival time                                                   5.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.943                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       2.887         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.255       3.324         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.131       3.455 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      0.624       4.079         scale_top_u/u_vin_scale_down_b/N20
 DRM_142_88/RSTA[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.079         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.258%), Route: 0.879ns(73.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 DRM_142_88/CLKA[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.177       2.917                          
 clock uncertainty                                       0.000       2.917                          

 Removal time                                           -0.060       2.857                          

 Data required time                                                  2.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.857                          
 Data arrival time                                                   4.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.222                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       2.887         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.255       3.324         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.131       3.455 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      0.624       4.079         scale_top_u/u_vin_scale_down_b/N20
 DRM_142_88/RSTB[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.079         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.258%), Route: 0.879ns(73.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 DRM_142_88/CLKB[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.177       2.917                          
 clock uncertainty                                       0.000       2.917                          

 Removal time                                           -0.063       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   4.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.895       2.887         ntclkbufg_2      
 CLMA_210_96/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_210_96/Q0                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=285)      0.255       3.324         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMS_202_93/Y1                    td                    0.131       3.455 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=263)      0.726       4.181         scale_top_u/u_vin_scale_down_b/N20
 DRM_142_68/RSTA[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.181         Logic Levels: 1  
                                                                                   Logic: 0.313ns(24.189%), Route: 0.981ns(75.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1597)     0.925       3.094         ntclkbufg_2      
 DRM_142_68/CLKA[0]                                                        r       scale_top_u/u_vin_scale_down_r/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.177       2.917                          
 clock uncertainty                                       0.000       2.917                          

 Removal time                                           -0.060       2.857                          

 Data required time                                                  2.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.857                          
 Data arrival time                                                   4.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5281)     0.925       6.736         ntclkbufg_1      
 CLMA_30_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_196/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      0.769       7.728         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_10_164/Y1                    td                    0.359       8.087 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.655       9.742         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.848 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.848         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.077 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.173         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.173         Logic Levels: 3  
                                                                                   Logic: 3.917ns(60.851%), Route: 2.520ns(39.149%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_146_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_146_40/Q0                    tco                   0.221       3.310 f       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.253       3.563         rstn_1ms[1]      
 CLMA_146_36/Y0                    td                    0.264       3.827 f       N535_3/gateop_perm/Z
                                   net (fanout=1)        0.282       4.109         _N98704          
 CLMA_146_52/Y3                    td                    0.358       4.467 f       N535_15/gateop_perm/Z
                                   net (fanout=178)      2.080       6.547         nt_rstn_out3     
 IOL_327_174/DO                    td                    0.106       6.653 f       rstn_out2_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.653         rstn_out2_obuf/ntO
 IOBS_LR_328_173/PAD               td                    3.197       9.850 f       rstn_out2_obuf/opit_0/O
                                   net (fanout=1)        0.095       9.945         rstn_out2        
 P21                                                                       f       rstn_out2 (port) 

 Data arrival time                                                   9.945         Logic Levels: 4  
                                                                                   Logic: 4.146ns(60.473%), Route: 2.710ns(39.527%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : iic_sda (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMS_78_333/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_78_333/Q1                    tco                   0.223       3.424 f       ms72xx_ctl_inst1/iic_dri/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.266       3.690         ms72xx_ctl_inst1/iic_dri/state_4
 CLMS_78_337/Y3                    td                    0.222       3.912 f       ms72xx_ctl_inst1/iic_dri/N80_0/gateop_perm/Z
                                   net (fanout=1)        2.360       6.272         ms72xx_ctl_inst1/iic_dri/N80
 IOL_319_373/TO                    td                    0.106       6.378 f       ms72xx_ctl_inst1.iic_sda_tri/opit_1/T
                                   net (fanout=1)        0.000       6.378         ms72xx_ctl_inst1.iic_sda_tri/ntT
 IOBS_TB_317_376/PAD               tse                   3.275       9.653 r       ms72xx_ctl_inst1.iic_sda_tri/opit_0/IO
                                   net (fanout=1)        0.123       9.776         nt_iic_sda       
 A20                                                                       r       iic_sda (port)   

 Data arrival time                                                   9.776         Logic Levels: 3  
                                                                                   Logic: 3.826ns(58.190%), Route: 2.749ns(41.810%)
====================================================================================================

====================================================================================================

Startpoint  : b_in3[7] (port)
Endpoint    : channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K19                                                     0.000       0.000 r       b_in3[7] (port)  
                                   net (fanout=1)        0.065       0.065         b_in3[7]         
 IOBS_LR_328_257/DIN               td                    0.735       0.800 r       b_in3_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.800         b_in3_ibuf[7]/ntD
 IOL_327_258/RX_DATA_DD            td                    0.066       0.866 r       b_in3_ibuf[7]/opit_1/OUT
                                   net (fanout=4)        0.483       1.349         nt_b_in3[7]      
 CLMA_274_264/M2                                                           r       channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D

 Data arrival time                                                   1.349         Logic Levels: 2  
                                                                                   Logic: 0.801ns(59.377%), Route: 0.548ns(40.623%)
====================================================================================================

====================================================================================================

Startpoint  : g_in3[0] (port)
Endpoint    : channel_3_data_input/data_in_g_d1[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       g_in3[0] (port)  
                                   net (fanout=1)        0.056       0.056         g_in3[0]         
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       g_in3_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.791         g_in3_ibuf[0]/ntD
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       g_in3_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.523       1.380         nt_g_in3[0]      
 CLMA_286_268/M0                                                           r       channel_3_data_input/data_in_g_d1[0]/opit_0_inv/D

 Data arrival time                                                   1.380         Logic Levels: 2  
                                                                                   Logic: 0.801ns(58.043%), Route: 0.579ns(41.957%)
====================================================================================================

====================================================================================================

Startpoint  : g_in3[5] (port)
Endpoint    : channel_3_data_input/data_in_g_d1[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J19                                                     0.000       0.000 r       g_in3[5] (port)  
                                   net (fanout=1)        0.079       0.079         g_in3[5]         
 IOBS_LR_328_261/DIN               td                    0.735       0.814 r       g_in3_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.814         g_in3_ibuf[5]/ntD
 IOL_327_262/RX_DATA_DD            td                    0.066       0.880 r       g_in3_ibuf[5]/opit_1/OUT
                                   net (fanout=4)        0.517       1.397         nt_g_in3[5]      
 CLMA_286_273/M1                                                           r       channel_3_data_input/data_in_g_d1[5]/opit_0_inv/D

 Data arrival time                                                   1.397         Logic Levels: 2  
                                                                                   Logic: 0.801ns(57.337%), Route: 0.596ns(42.663%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           Low Pulse Width   CLMS_214_305/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_214_305/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_202_321/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_46_81/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_46_81/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_38_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.497       7.407           0.910           Low Pulse Width   APM_106_216/CLK         ycbcr/N47/gopapm/CLK
 6.497       7.407           0.910           High Pulse Width  APM_106_216/CLK         ycbcr/N47/gopapm/CLK
 6.689       7.407           0.718           Low Pulse Width   DRM_82_168/CLKB[1]      frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_54_356/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_54_356/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_54_356/CLKB[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.282      20.000          0.718           High Pulse Width  DRM_82_336/CLKB[1]      frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.282      20.000          0.718           Low Pulse Width   DRM_82_336/CLKB[1]      frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.282      20.000          0.718           High Pulse Width  DRM_82_292/CLKB[0]      frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.616       2.526           0.910           High Pulse Width  APM_206_40/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.616       2.526           0.910           Low Pulse Width   APM_206_40/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.616       2.526           0.910           Low Pulse Width   APM_206_28/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_306_292/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_306_292/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_306_292/CLKB[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_306_252/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_306_252/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_306_252/CLKB[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_278_232/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_278_232/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_278_232/CLKB[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_82_336/CLKA[0]      ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.282      25.000          0.718           High Pulse Width  DRM_82_336/CLKA[0]      ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.504      25.000          0.496           High Pulse Width  CLMS_62_325/CLK         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.282      25.000          0.718           High Pulse Width  DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.504      25.000          0.496           Low Pulse Width   CLMS_282_37/CLK         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_294_33/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_294_33/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_294_28/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | D:/2345Downloads/finnal/hdmi_board/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | D:/2345Downloads/finnal/hdmi_board/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | D:/2345Downloads/finnal/hdmi_board/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | D:/2345Downloads/finnal/hdmi_board/report_timing/rtr.db                          
+------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,320 MB
Total CPU  time to report_timing completion : 0h:0m:18s
Process Total CPU  time to report_timing completion : 0h:0m:18s
Total real time to report_timing completion : 0h:0m:24s
