0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/TomasMartin/TP2/TP2.sim/sim_1/impl/timing/xsim/UART_tb_time_impl.v,1635452957,verilog,,C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/UART_tb.v,,UART;glbl,,,,,,,,
C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/Top_tb.v,1635431229,verilog,,,,Top_tb,,,,,,,,
C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/UART_tb.v,1635378914,verilog,,,,UART_tb,,,,,,,,
