// Seed: 1409965763
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  logic id_4;
  logic id_5;
  assign id_0 = id_4;
  always begin
    @(negedge id_2 or posedge 1) id_3 = id_2;
  end
endmodule
