{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679942503832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679942503839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:41:43 2023 " "Processing started: Mon Mar 27 12:41:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679942503839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679942503839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArchivoRegistros -c ArchivoRegistros " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArchivoRegistros -c ArchivoRegistros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679942503839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679942504613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679942504613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ALU.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679942515622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679942515622 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Salida " "Group name \"Salida\" is missing brackets (\[ \])" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 44 61 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1679942515627 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Salida " "Group name \"Salida\" is missing brackets (\[ \])" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 44 48 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1679942515627 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Dato " "Group name \"Dato\" is missing brackets (\[ \])" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 46 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1679942515627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "archivoregistros.tdf 1 1 " "Found 1 design units, including 1 entities, in source file archivoregistros.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArchivoRegistros " "Found entity 1: ArchivoRegistros" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 12 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679942515628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679942515628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguniven.tdf 1 1 " "Found 1 design units, including 1 entities, in source file reguniven.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegUnivEn " "Found entity 1: RegUnivEn" {  } { { "RegUnivEn.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/RegUnivEn.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679942515633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679942515633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regload.tdf 1 1 " "Found 1 design units, including 1 entities, in source file regload.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegLoad " "Found entity 1: RegLoad" {  } { { "RegLoad.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/RegLoad.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679942515636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679942515636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArchivoRegistros " "Elaborating entity \"ArchivoRegistros\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679942515677 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "SRC " "Variable or input pin \"SRC\" is defined but never used." {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 13 62 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1679942515678 "|ArchivoRegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegUnivEn RegUnivEn:Ax " "Elaborating entity \"RegUnivEn\" for hierarchy \"RegUnivEn:Ax\"" {  } { { "ArchivoRegistros.tdf" "Ax" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 20 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679942515687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegUnivEn RegUnivEn:PC " "Elaborating entity \"RegUnivEn\" for hierarchy \"RegUnivEn:PC\"" {  } { { "ArchivoRegistros.tdf" "PC" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 24 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679942515692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegLoad RegLoad:alu_x " "Elaborating entity \"RegLoad\" for hierarchy \"RegLoad:alu_x\"" {  } { { "ArchivoRegistros.tdf" "alu_x" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 26 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679942515694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegLoad RegLoad:alu_r " "Elaborating entity \"RegLoad\" for hierarchy \"RegLoad:alu_r\"" {  } { { "ArchivoRegistros.tdf" "alu_r" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 28 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679942515696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_prueba " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_prueba\"" {  } { { "ArchivoRegistros.tdf" "ALU_prueba" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 30 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679942515698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679942516345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679942516944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679942516944 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRC\[0\] " "No output dependent on input pin \"SRC\[0\]\"" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679942516988 "|ArchivoRegistros|SRC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRC\[1\] " "No output dependent on input pin \"SRC\[1\]\"" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679942516988 "|ArchivoRegistros|SRC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRC\[2\] " "No output dependent on input pin \"SRC\[2\]\"" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679942516988 "|ArchivoRegistros|SRC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRC\[3\] " "No output dependent on input pin \"SRC\[3\]\"" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679942516988 "|ArchivoRegistros|SRC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRC\[4\] " "No output dependent on input pin \"SRC\[4\]\"" {  } { { "ArchivoRegistros.tdf" "" { Text "D:/Embebidos/Quartus Programs/Embebidos/ArchivoRegistros.tdf" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679942516988 "|ArchivoRegistros|SRC[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679942516988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679942516988 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679942516988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679942516988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679942516988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679942517012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 12:41:57 2023 " "Processing ended: Mon Mar 27 12:41:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679942517012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679942517012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679942517012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679942517012 ""}
