# Mixer_FSM
Verilog implementation for a Finite State Machine as a way to control the industrial process of a mixer.

Developed as a final project for the IE-0323 Digital Circuits I class, during the second semester of 2022. 
