Protel Design System Design Rule Check
PCB File : D:\project\Altium\Do_an3\hub_sensor\PCB2.PcbDoc
Date     : 6/2/2024
Time     : 3:58:27 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=25mil) (All)
Rule Violations :0

Processing Rule : SMD Neck-Down Constraint (Percent=40%) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.057mil < 10mil) Between Pad C3-1(3449.669mil,2743.747mil) on Bottom Layer And Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer [Bottom Solder] Mask Sliver [4.057mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.299mil < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Pad R14-2(1340mil,2145.827mil) on Top Layer [Top Solder] Mask Sliver [0.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.446mil < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Pad R14-2(1340mil,2145.827mil) on Top Layer [Top Solder] Mask Sliver [3.446mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-10(3430mil,3240mil) on Top Layer And Pad U1-9(3410.314mil,3240mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-11(3449.684mil,3240mil) on Top Layer And Pad U1-12(3469.37mil,3240mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-14(3525.668mil,3315.984mil) on Top Layer And Pad U1-15(3525.668mil,3335.668mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-15(3525.668mil,3335.668mil) on Top Layer And Pad U1-16(3525.668mil,3355.354mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-17(3525.668mil,3375.038mil) on Top Layer And Pad U1-18(3525.668mil,3394.724mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-18(3525.668mil,3394.724mil) on Top Layer And Pad U1-19(3525.668mil,3414.408mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-2(3272.52mil,3240mil) on Top Layer And Pad U1-3(3292.204mil,3240mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-20(3525.668mil,3434.094mil) on Top Layer And Pad U1-21(3525.668mil,3453.778mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-21(3525.668mil,3453.778mil) on Top Layer And Pad U1-22(3525.668mil,3473.464mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-23(3525.668mil,3493.148mil) on Top Layer And Pad U1-24(3525.668mil,3512.834mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-26(3449.684mil,3569.132mil) on Top Layer And Pad U1-27(3430mil,3569.132mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-27(3430mil,3569.132mil) on Top Layer And Pad U1-28(3410.314mil,3569.132mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-29(3390.63mil,3569.132mil) on Top Layer And Pad U1-30(3370.944mil,3569.132mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-3(3292.204mil,3240mil) on Top Layer And Pad U1-4(3311.89mil,3240mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-32(3331.574mil,3569.132mil) on Top Layer And Pad U1-33(3311.89mil,3569.132mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-5(3331.574mil,3240mil) on Top Layer And Pad U1-6(3351.26mil,3240mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-6(3351.26mil,3240mil) on Top Layer And Pad U1-7(3370.944mil,3240mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-8(3390.63mil,3240mil) on Top Layer And Pad U1-9(3410.314mil,3240mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
Rule Violations :21

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Pad R14-2(1340mil,2145.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Pad R9-2(1411.472mil,2147.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2405.544mil) on Top Overlay And Pad LED2-1(1281.5mil,2405.195mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2405.544mil) on Top Overlay And Pad LED2-2(1381.5mil,2405.195mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (1385mil,2587.5mil) on Top Overlay And Pad HD1-2(1385mil,2587.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.844mil < 10mil) Between Arc (1385mil,2587.5mil) on Top Overlay And Pad IC1-2(1481.283mil,2544.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1385mil,2587.5mil) on Top Overlay And Pad IC1-3(1481.283mil,2594.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (1385mil,2787.5mil) on Top Overlay And Pad HD1-1(1385mil,2787.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.201mil < 10mil) Between Arc (1538mil,2585.5mil) on Top Overlay And Pad IC1-3(1481.283mil,2594.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (3125.988mil,1566.291mil) on Top Overlay And Pad USB1-5(3197.425mil,1566.448mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3313.114mil,2794.106mil) on Top Overlay And Pad BT1-1(3258.937mil,2702.668mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3313.114mil,2794.106mil) on Top Overlay And Pad SW1-2(3246.5mil,2800.162mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3314.193mil,2794.105mil) on Top Overlay And Pad BT1-1(3258.937mil,2702.668mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3314.193mil,2794.105mil) on Top Overlay And Pad SW1-2(3246.5mil,2800.162mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3526.425mil,2794.048mil) on Top Overlay And Pad C10-1(3563.225mil,2727.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mil < 10mil) Between Arc (3526.425mil,2794.048mil) on Top Overlay And Pad C10-2(3618.343mil,2727.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3526.929mil,2794.104mil) on Top Overlay And Pad C10-1(3563.225mil,2727.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT1-1(3258.937mil,2702.668mil) on Multi-Layer And Text "C12" (3255mil,2708mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT1-1(3258.937mil,2702.668mil) on Multi-Layer And Track (3228.59mil,2673.63mil)(3240.59mil,2673.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT1-2(3358.937mil,2702.668mil) on Multi-Layer And Track (3313.393mil,2704.099mil)(3523.397mil,2704.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT1-2(3358.937mil,2702.668mil) on Multi-Layer And Track (3314.393mil,2719.105mil)(3524.397mil,2719.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.386mil < 10mil) Between Pad C10-1(3563.225mil,2727.531mil) on Top Layer And Track (3542.555mil,2705.877mil)(3542.555mil,2748.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.614mil < 10mil) Between Pad C10-1(3563.225mil,2727.531mil) on Top Layer And Track (3542.555mil,2705.877mil)(3547.477mil,2700.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.613mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.918mil < 10mil) Between Pad C10-1(3563.225mil,2727.531mil) on Top Layer And Track (3542.555mil,2748.201mil)(3548.461mil,2754.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.918mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C10-1(3563.225mil,2727.531mil) on Top Layer And Track (3547.477mil,2700.957mil)(3634.091mil,2700.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C10-1(3563.225mil,2727.531mil) on Top Layer And Track (3548.461mil,2754.105mil)(3633.107mil,2754.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad C10-1(3563.225mil,2727.531mil) on Top Layer And Track (3585.769mil,2719.547mil)(3585.769mil,2737.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C10-2(3618.343mil,2727.531mil) on Top Layer And Track (3547.477mil,2700.957mil)(3634.091mil,2700.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C10-2(3618.343mil,2727.531mil) on Top Layer And Track (3548.461mil,2754.105mil)(3633.107mil,2754.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.837mil < 10mil) Between Pad C10-2(3618.343mil,2727.531mil) on Top Layer And Track (3594.769mil,2719.547mil)(3594.769mil,2737.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.918mil < 10mil) Between Pad C10-2(3618.343mil,2727.531mil) on Top Layer And Track (3633.107mil,2754.105mil)(3639.013mil,2748.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.918mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.613mil < 10mil) Between Pad C10-2(3618.343mil,2727.531mil) on Top Layer And Track (3634.091mil,2700.957mil)(3639.013mil,2705.877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.613mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.386mil < 10mil) Between Pad C10-2(3618.343mil,2727.531mil) on Top Layer And Track (3639.013mil,2705.877mil)(3639.013mil,2748.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C1-1(3739.801mil,2727.531mil) on Top Layer And Track (3668.933mil,2754.105mil)(3755.549mil,2754.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C1-1(3739.801mil,2727.531mil) on Top Layer And Track (3669.919mil,2700.957mil)(3754.563mil,2700.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad C1-1(3739.801mil,2727.531mil) on Top Layer And Track (3717.257mil,2717.515mil)(3717.257mil,2735.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad C1-1(3739.801mil,2727.531mil) on Top Layer And Track (3754.563mil,2700.957mil)(3760.469mil,2706.861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.613mil < 10mil) Between Pad C1-1(3739.801mil,2727.531mil) on Top Layer And Track (3755.549mil,2754.105mil)(3760.469mil,2749.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.613mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.384mil < 10mil) Between Pad C1-1(3739.801mil,2727.531mil) on Top Layer And Track (3760.469mil,2706.861mil)(3760.469mil,2749.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.384mil < 10mil) Between Pad C1-2(3684.681mil,2727.531mil) on Top Layer And Track (3664.013mil,2706.861mil)(3664.013mil,2749.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad C1-2(3684.681mil,2727.531mil) on Top Layer And Track (3664.013mil,2706.861mil)(3669.919mil,2700.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.613mil < 10mil) Between Pad C1-2(3684.681mil,2727.531mil) on Top Layer And Track (3664.013mil,2749.185mil)(3668.933mil,2754.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.613mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C1-2(3684.681mil,2727.531mil) on Top Layer And Track (3668.933mil,2754.105mil)(3755.549mil,2754.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.385mil < 10mil) Between Pad C1-2(3684.681mil,2727.531mil) on Top Layer And Track (3669.919mil,2700.957mil)(3754.563mil,2700.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.839mil < 10mil) Between Pad C1-2(3684.681mil,2727.531mil) on Top Layer And Track (3708.257mil,2717.515mil)(3708.257mil,2735.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C12-1(3251.322mil,2660.63mil) on Bottom Layer And Track (3228.59mil,2647.63mil)(3240.59mil,2647.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C12-1(3251.322mil,2660.63mil) on Bottom Layer And Track (3228.59mil,2673.63mil)(3240.59mil,2673.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C13-1(3829.291mil,2739.81mil) on Bottom Layer And Track (3806.559mil,2726.81mil)(3818.559mil,2726.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C13-1(3829.291mil,2739.81mil) on Bottom Layer And Track (3806.559mil,2752.81mil)(3818.559mil,2752.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C13-2(3795.827mil,2739.81mil) on Bottom Layer And Track (3806.559mil,2726.81mil)(3818.559mil,2726.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C13-2(3795.827mil,2739.81mil) on Bottom Layer And Track (3806.559mil,2752.81mil)(3818.559mil,2752.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C14-2(3875.008mil,2739.81mil) on Bottom Layer And Track (3885.74mil,2726.81mil)(3897.74mil,2726.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C14-2(3875.008mil,2739.81mil) on Bottom Layer And Track (3885.74mil,2752.81mil)(3897.74mil,2752.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C15-1(2233.354mil,4124.131mil) on Top Layer And Track (2220.354mil,4101.399mil)(2220.354mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C15-1(2233.354mil,4124.131mil) on Top Layer And Track (2246.354mil,4101.399mil)(2246.354mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C15-2(2233.354mil,4090.667mil) on Top Layer And Track (2220.354mil,4101.399mil)(2220.354mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C15-2(2233.354mil,4090.667mil) on Top Layer And Track (2246.354mil,4101.399mil)(2246.354mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C3-2(3449.669mil,2710.283mil) on Bottom Layer And Track (3436.669mil,2721.015mil)(3436.669mil,2733.015mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C3-2(3449.669mil,2710.283mil) on Bottom Layer And Track (3462.669mil,2721.015mil)(3462.669mil,2733.015mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C4-1(1547.858mil,3971.966mil) on Top Layer And Track (1558.59mil,3958.966mil)(1570.59mil,3958.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C4-1(1547.858mil,3971.966mil) on Top Layer And Track (1558.59mil,3984.966mil)(1570.59mil,3984.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C4-2(1581.322mil,3971.966mil) on Top Layer And Track (1558.59mil,3958.966mil)(1570.59mil,3958.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C4-2(1581.322mil,3971.966mil) on Top Layer And Track (1558.59mil,3984.966mil)(1570.59mil,3984.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C5-1(2467.598mil,4120.194mil) on Top Layer And Track (2478.33mil,4107.194mil)(2490.33mil,4107.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C5-1(2467.598mil,4120.194mil) on Top Layer And Track (2478.33mil,4133.194mil)(2490.33mil,4133.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C5-2(2501.062mil,4120.194mil) on Top Layer And Track (2478.33mil,4107.194mil)(2490.33mil,4107.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C5-2(2501.062mil,4120.194mil) on Top Layer And Track (2478.33mil,4133.194mil)(2490.33mil,4133.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C7-1(2286.944mil,4090.667mil) on Top Layer And Track (2273.944mil,4101.399mil)(2273.944mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C7-1(2286.944mil,4090.667mil) on Top Layer And Track (2299.944mil,4101.399mil)(2299.944mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C7-2(2286.944mil,4124.131mil) on Top Layer And Track (2273.944mil,4101.399mil)(2273.944mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C7-2(2286.944mil,4124.131mil) on Top Layer And Track (2299.944mil,4101.399mil)(2299.944mil,4113.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C8-1(2126.172mil,4090.665mil) on Top Layer And Track (2113.172mil,4101.397mil)(2113.172mil,4113.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.424mil < 10mil) Between Pad C8-1(2126.172mil,4090.665mil) on Top Layer And Track (2139.172mil,4101.397mil)(2139.172mil,4113.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-1(1385mil,2787.5mil) on Multi-Layer And Text "IC1" (1247mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-2(1385mil,2587.5mil) on Multi-Layer And Text "LED2" (1255mil,2518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-2(1385mil,2587.5mil) on Multi-Layer And Track (1351.363mil,2471.489mil)(1351.363mil,2668.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-2(1385mil,2587.5mil) on Multi-Layer And Track (1422.229mil,2471.489mil)(1422.229mil,2668.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.271mil < 10mil) Between Pad IC1-1(1481.283mil,2494.913mil) on Top Layer And Text "LED2" (1255mil,2518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-1(1481.283mil,2494.913mil) on Top Layer And Track (1285mil,2487.5mil)(1536mil,2487.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-1(1481.283mil,2494.913mil) on Top Layer And Track (1485mil,2488.5mil)(1485mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.033mil < 10mil) Between Pad IC1-1(1481.283mil,2494.913mil) on Top Layer And Track (1536mil,2487.5mil)(1536mil,2492.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.033mil < 10mil) Between Pad IC1-1(1481.283mil,2494.913mil) on Top Layer And Track (1536mil,2492.5mil)(1567mil,2492.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(1481.283mil,2544.913mil) on Top Layer And Text "LED2" (1255mil,2518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(1481.283mil,2544.913mil) on Top Layer And Track (1485mil,2488.5mil)(1485mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mil < 10mil) Between Pad IC1-3(1481.283mil,2594.913mil) on Top Layer And Text "LED2" (1255mil,2518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(1481.283mil,2594.913mil) on Top Layer And Track (1485mil,2488.5mil)(1485mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.415mil < 10mil) Between Pad IC1-4(1481.283mil,2644.913mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-4(1481.283mil,2644.913mil) on Top Layer And Track (1485mil,2488.5mil)(1485mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Pad L1-2(1944.117mil,4361.712mil) on Top Layer And Track (1944.117mil,4160.924mil)(1944.117mil,4282.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.225mil < 10mil) Between Pad L1-2(1944.117mil,4361.712mil) on Top Layer And Track (1944.117mil,4436.516mil)(1944.117mil,4562.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(1572mil,4107.989mil) on Top Layer And Text "C4" (1545mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(1572mil,4107.989mil) on Top Layer And Track (1537mil,4017.989mil)(1537mil,4107.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(1572mil,4107.989mil) on Top Layer And Track (1537mil,4107.989mil)(1542mil,4107.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(1572mil,4107.989mil) on Top Layer And Track (1602mil,4107.989mil)(1607mil,4107.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(1572mil,4107.989mil) on Top Layer And Track (1607mil,4017.989mil)(1607mil,4107.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Text "R11" (1255mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Text "R14" (1325mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mil < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Track (1247mil,2063.299mil)(1247mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Track (1247mil,2170.299mil)(1293mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Track (1293mil,2063.299mil)(1293mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Track (1315.5mil,2191.707mil)(1344.5mil,2220.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Track (1315.5mil,2249.707mil)(1344.5mil,2220.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.028mil < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Track (1317mil,2063.299mil)(1317mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.028mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.028mil < 10mil) Between Pad LED1-1(1281.5mil,2220.707mil) on Multi-Layer And Track (1317mil,2170.299mil)(1363mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.028mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Text "R11" (1255mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Text "R14" (1325mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Text "R9" (1395mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1315.5mil,2191.707mil)(1344.5mil,2220.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1315.5mil,2249.707mil)(1344.5mil,2220.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.251mil < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1317mil,2170.299mil)(1363mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.594mil < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1343.5mil,2264.707mil)(1360.5mil,2281.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1344.5mil,2186.707mil)(1344.5mil,2252.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.251mil < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1363mil,2063.299mil)(1363mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1387mil,2124.299mil)(1387mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1387mil,2170.299mil)(1494mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1381.5mil,2220.707mil) on Multi-Layer And Track (1399.42mil,2181.357mil)(1399.42mil,2260.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(1281.5mil,2405.195mil) on Multi-Layer And Text "LED1" (1255mil,2333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(1281.5mil,2405.195mil) on Multi-Layer And Track (1315.5mil,2376.195mil)(1344.5mil,2405.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(1281.5mil,2405.195mil) on Multi-Layer And Track (1315.5mil,2434.195mil)(1344.5mil,2405.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1381.5mil,2405.195mil) on Multi-Layer And Text "LED1" (1255mil,2333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad LED2-2(1381.5mil,2405.195mil) on Multi-Layer And Track (1315.5mil,2376.195mil)(1344.5mil,2405.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad LED2-2(1381.5mil,2405.195mil) on Multi-Layer And Track (1315.5mil,2434.195mil)(1344.5mil,2405.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.594mil < 10mil) Between Pad LED2-2(1381.5mil,2405.195mil) on Multi-Layer And Track (1343.5mil,2449.195mil)(1360.5mil,2466.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad LED2-2(1381.5mil,2405.195mil) on Multi-Layer And Track (1344.5mil,2371.195mil)(1344.5mil,2437.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1381.5mil,2405.195mil) on Multi-Layer And Track (1399.42mil,2365.847mil)(1399.42mil,2445.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3696.85mil,2862.133mil) on Top Layer And Text "C1" (3672mil,2787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3696.85mil,2862.133mil) on Top Layer And Text "C10" (3550mil,2787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-1(3696.85mil,2862.133mil) on Top Layer And Track (3673.85mil,2778.605mil)(3673.85mil,2885.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R1-1(3696.85mil,2862.133mil) on Top Layer And Track (3673.85mil,2885.605mil)(3719.85mil,2885.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-1(3696.85mil,2862.133mil) on Top Layer And Track (3680.85mil,2828.605mil)(3680.85mil,2836.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-1(3696.85mil,2862.133mil) on Top Layer And Track (3712.85mil,2828.605mil)(3712.85mil,2836.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-1(3696.85mil,2862.133mil) on Top Layer And Track (3719.85mil,2778.605mil)(3719.85mil,2885.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(3696.85mil,2803.077mil) on Top Layer And Text "C1" (3672mil,2787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(3696.85mil,2803.077mil) on Top Layer And Text "C10" (3550mil,2787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-2(3696.85mil,2803.077mil) on Top Layer And Track (3673.85mil,2778.605mil)(3673.85mil,2885.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R1-2(3696.85mil,2803.077mil) on Top Layer And Track (3673.85mil,2778.605mil)(3719.85mil,2778.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-2(3696.85mil,2803.077mil) on Top Layer And Track (3680.85mil,2828.605mil)(3680.85mil,2836.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-2(3696.85mil,2803.077mil) on Top Layer And Track (3712.85mil,2828.605mil)(3712.85mil,2836.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-2(3696.85mil,2803.077mil) on Top Layer And Track (3719.85mil,2778.605mil)(3719.85mil,2885.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R12-1(1270.472mil,2016.299mil) on Top Layer And Track (1247mil,1993.299mil)(1247mil,2039.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-1(1270.472mil,2016.299mil) on Top Layer And Track (1247mil,1993.299mil)(1354mil,1993.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-1(1270.472mil,2016.299mil) on Top Layer And Track (1247mil,2039.299mil)(1354mil,2039.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-1(1270.472mil,2016.299mil) on Top Layer And Track (1296mil,2000.299mil)(1304mil,2000.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-1(1270.472mil,2016.299mil) on Top Layer And Track (1296mil,2032.299mil)(1304mil,2032.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-2(1329.528mil,2016.299mil) on Top Layer And Track (1247mil,1993.299mil)(1354mil,1993.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-2(1329.528mil,2016.299mil) on Top Layer And Track (1247mil,2039.299mil)(1354mil,2039.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-2(1329.528mil,2016.299mil) on Top Layer And Track (1296mil,2000.299mil)(1304mil,2000.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-2(1329.528mil,2016.299mil) on Top Layer And Track (1296mil,2032.299mil)(1304mil,2032.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R12-2(1329.528mil,2016.299mil) on Top Layer And Track (1354mil,1993.299mil)(1354mil,2039.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-2(1533mil,2276.827mil) on Top Layer And Track (1510mil,2194.299mil)(1510mil,2301.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R13-2(1533mil,2276.827mil) on Top Layer And Track (1510mil,2301.299mil)(1556mil,2301.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-2(1533mil,2276.827mil) on Top Layer And Track (1517mil,2243.299mil)(1517mil,2251.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-2(1533mil,2276.827mil) on Top Layer And Track (1549mil,2243.299mil)(1549mil,2251.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-2(1533mil,2276.827mil) on Top Layer And Track (1556mil,2194.299mil)(1556mil,2301.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(1340mil,2086.771mil) on Top Layer And Text "R12" (1255mil,2071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-1(1340mil,2086.771mil) on Top Layer And Track (1317mil,2063.299mil)(1317mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R14-1(1340mil,2086.771mil) on Top Layer And Track (1317mil,2063.299mil)(1363mil,2063.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-1(1340mil,2086.771mil) on Top Layer And Track (1324mil,2112.299mil)(1324mil,2120.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-1(1340mil,2086.771mil) on Top Layer And Track (1356mil,2112.299mil)(1356mil,2120.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-1(1340mil,2086.771mil) on Top Layer And Track (1363mil,2063.299mil)(1363mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(1340mil,2145.827mil) on Top Layer And Text "R12" (1255mil,2071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-2(1340mil,2145.827mil) on Top Layer And Track (1317mil,2063.299mil)(1317mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R14-2(1340mil,2145.827mil) on Top Layer And Track (1317mil,2170.299mil)(1363mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-2(1340mil,2145.827mil) on Top Layer And Track (1324mil,2112.299mil)(1324mil,2120.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-2(1340mil,2145.827mil) on Top Layer And Track (1356mil,2112.299mil)(1356mil,2120.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-2(1340mil,2145.827mil) on Top Layer And Track (1363mil,2063.299mil)(1363mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(2870.472mil,1767.29mil) on Top Layer And Text "USB1" (2855mil,1752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R15-1(2870.472mil,1767.29mil) on Top Layer And Track (2847mil,1744.29mil)(2847mil,1790.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-1(2870.472mil,1767.29mil) on Top Layer And Track (2847mil,1744.29mil)(2954mil,1744.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-1(2870.472mil,1767.29mil) on Top Layer And Track (2847mil,1790.29mil)(2954mil,1790.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-1(2870.472mil,1767.29mil) on Top Layer And Track (2896mil,1751.29mil)(2904mil,1751.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-1(2870.472mil,1767.29mil) on Top Layer And Track (2896mil,1783.29mil)(2904mil,1783.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(2929.528mil,1767.29mil) on Top Layer And Text "USB1" (2855mil,1752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-2(2929.528mil,1767.29mil) on Top Layer And Track (2847mil,1744.29mil)(2954mil,1744.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-2(2929.528mil,1767.29mil) on Top Layer And Track (2847mil,1790.29mil)(2954mil,1790.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-2(2929.528mil,1767.29mil) on Top Layer And Track (2896mil,1751.29mil)(2904mil,1751.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-2(2929.528mil,1767.29mil) on Top Layer And Track (2896mil,1783.29mil)(2904mil,1783.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R15-2(2929.528mil,1767.29mil) on Top Layer And Track (2954mil,1744.29mil)(2954mil,1790.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.491mil < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Text "C11" (3991mil,2787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Text "C13" (3832mil,2787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Text "C14" (3912mil,2787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Track (3813.85mil,2778.605mil)(3813.85mil,2885.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Track (3813.85mil,2778.605mil)(3859.85mil,2778.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Track (3820.85mil,2828.605mil)(3820.85mil,2836.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Track (3852.85mil,2828.605mil)(3852.85mil,2836.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(3836.85mil,2803.077mil) on Bottom Layer And Track (3859.85mil,2778.605mil)(3859.85mil,2885.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-1(1854.377mil,4051.461mil) on Top Layer And Track (1831.377mil,4027.989mil)(1831.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R3-1(1854.377mil,4051.461mil) on Top Layer And Track (1831.377mil,4027.989mil)(1877.377mil,4027.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-1(1854.377mil,4051.461mil) on Top Layer And Track (1838.377mil,4076.989mil)(1838.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-1(1854.377mil,4051.461mil) on Top Layer And Track (1870.377mil,4076.989mil)(1870.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-1(1854.377mil,4051.461mil) on Top Layer And Track (1877.377mil,4027.989mil)(1877.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-2(1854.377mil,4110.517mil) on Top Layer And Track (1831.377mil,4027.989mil)(1831.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R3-2(1854.377mil,4110.517mil) on Top Layer And Track (1831.377mil,4134.989mil)(1877.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-2(1854.377mil,4110.517mil) on Top Layer And Track (1838.377mil,4076.989mil)(1838.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-2(1854.377mil,4110.517mil) on Top Layer And Track (1870.377mil,4076.989mil)(1870.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-2(1854.377mil,4110.517mil) on Top Layer And Track (1877.377mil,4027.989mil)(1877.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-1(1994.377mil,4111.517mil) on Top Layer And Track (1971.377mil,4027.989mil)(1971.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R5-1(1994.377mil,4111.517mil) on Top Layer And Track (1971.377mil,4134.989mil)(2017.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-1(1994.377mil,4111.517mil) on Top Layer And Track (1978.377mil,4077.989mil)(1978.377mil,4085.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-1(1994.377mil,4111.517mil) on Top Layer And Track (2010.377mil,4077.989mil)(2010.377mil,4085.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-1(1994.377mil,4111.517mil) on Top Layer And Track (2017.377mil,4027.989mil)(2017.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-1(1924.377mil,4051.461mil) on Top Layer And Track (1901.377mil,4027.989mil)(1901.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R6-1(1924.377mil,4051.461mil) on Top Layer And Track (1901.377mil,4027.989mil)(1947.377mil,4027.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-1(1924.377mil,4051.461mil) on Top Layer And Track (1908.377mil,4076.989mil)(1908.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-1(1924.377mil,4051.461mil) on Top Layer And Track (1940.377mil,4076.989mil)(1940.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-1(1924.377mil,4051.461mil) on Top Layer And Track (1947.377mil,4027.989mil)(1947.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(1924.377mil,4110.517mil) on Top Layer And Track (1901.377mil,4027.989mil)(1901.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R6-2(1924.377mil,4110.517mil) on Top Layer And Track (1901.377mil,4134.989mil)(1947.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(1924.377mil,4110.517mil) on Top Layer And Track (1908.377mil,4076.989mil)(1908.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(1924.377mil,4110.517mil) on Top Layer And Track (1940.377mil,4076.989mil)(1940.377mil,4084.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(1924.377mil,4110.517mil) on Top Layer And Track (1947.377mil,4027.989mil)(1947.377mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3766.85mil,2802.077mil) on Bottom Layer And Text "C13" (3832mil,2787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3766.85mil,2802.077mil) on Bottom Layer And Text "C14" (3912mil,2787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-1(3766.85mil,2802.077mil) on Bottom Layer And Track (3743.85mil,2778.605mil)(3743.85mil,2885.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R7-1(3766.85mil,2802.077mil) on Bottom Layer And Track (3743.85mil,2778.605mil)(3789.85mil,2778.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-1(3766.85mil,2802.077mil) on Bottom Layer And Track (3750.85mil,2827.605mil)(3750.85mil,2835.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-1(3766.85mil,2802.077mil) on Bottom Layer And Track (3782.85mil,2827.605mil)(3782.85mil,2835.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-1(3766.85mil,2802.077mil) on Bottom Layer And Track (3789.85mil,2778.605mil)(3789.85mil,2885.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3766.85mil,2861.133mil) on Bottom Layer And Text "C13" (3832mil,2787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3766.85mil,2861.133mil) on Bottom Layer And Text "C14" (3912mil,2787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-2(3766.85mil,2861.133mil) on Bottom Layer And Track (3743.85mil,2778.605mil)(3743.85mil,2885.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R7-2(3766.85mil,2861.133mil) on Bottom Layer And Track (3743.85mil,2885.605mil)(3789.85mil,2885.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-2(3766.85mil,2861.133mil) on Bottom Layer And Track (3750.85mil,2827.605mil)(3750.85mil,2835.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-2(3766.85mil,2861.133mil) on Bottom Layer And Track (3782.85mil,2827.605mil)(3782.85mil,2835.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-2(3766.85mil,2861.133mil) on Bottom Layer And Track (3789.85mil,2778.605mil)(3789.85mil,2885.605mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R8-2(2350.211mil,4111.989mil) on Top Layer And Track (2325.74mil,4088.989mil)(2325.74mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-2(2350.211mil,4111.989mil) on Top Layer And Track (2325.74mil,4088.989mil)(2432.74mil,4088.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-2(2350.211mil,4111.989mil) on Top Layer And Track (2325.74mil,4134.989mil)(2432.74mil,4134.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-2(2350.211mil,4111.989mil) on Top Layer And Track (2375.74mil,4095.989mil)(2383.74mil,4095.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-2(2350.211mil,4111.989mil) on Top Layer And Track (2375.74mil,4127.989mil)(2383.74mil,4127.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-1(1470.528mil,2147.299mil) on Top Layer And Track (1387mil,2124.299mil)(1494mil,2124.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-1(1470.528mil,2147.299mil) on Top Layer And Track (1387mil,2170.299mil)(1494mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-1(1470.528mil,2147.299mil) on Top Layer And Track (1437mil,2131.299mil)(1445mil,2131.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-1(1470.528mil,2147.299mil) on Top Layer And Track (1437mil,2163.299mil)(1445mil,2163.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R9-1(1470.528mil,2147.299mil) on Top Layer And Track (1494mil,2124.299mil)(1494mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(1411.472mil,2147.299mil) on Top Layer And Text "R12" (1255mil,2071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R9-2(1411.472mil,2147.299mil) on Top Layer And Track (1387mil,2124.299mil)(1387mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(1411.472mil,2147.299mil) on Top Layer And Track (1387mil,2124.299mil)(1494mil,2124.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(1411.472mil,2147.299mil) on Top Layer And Track (1387mil,2170.299mil)(1494mil,2170.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(1411.472mil,2147.299mil) on Top Layer And Track (1437mil,2131.299mil)(1445mil,2131.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(1411.472mil,2147.299mil) on Top Layer And Track (1437mil,2163.299mil)(1445mil,2163.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.963mil < 10mil) Between Pad SW1-1(3436.5mil,3053.162mil) on Multi-Layer And Track (3296.5mil,3035.162mil)(3391.5mil,3035.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.53mil < 10mil) Between Pad SW1-1(3436.5mil,3053.162mil) on Multi-Layer And Track (3446.5mil,2850.162mil)(3446.5mil,3005.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(3246.5mil,2800.162mil) on Multi-Layer And Text "BT1" (3169mil,2787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(3246.5mil,2800.162mil) on Multi-Layer And Text "C12" (3255mil,2708mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.04mil < 10mil) Between Pad SW1-2(3246.5mil,2800.162mil) on Multi-Layer And Track (3208.937mil,2752.668mil)(3408.937mil,2752.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.04mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(3246.5mil,2800.162mil) on Multi-Layer And Track (3231.5mil,2811.162mil)(3232.5mil,2810.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.483mil < 10mil) Between Pad SW1-2(3246.5mil,2800.162mil) on Multi-Layer And Track (3246.5mil,2850.162mil)(3246.5mil,3004.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Text "C2" (3538.25mil,2856.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Text "C3" (3524.66mil,2853.731mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.623mil < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Track (3368.425mil,2795.105mil)(3398.425mil,2795.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.058mil < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Track (3398.425mil,2756.105mil)(3398.425mil,2831.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Track (3439.425mil,2756.105mil)(3439.425mil,2830.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Track (3439.425mil,2795.105mil)(3470.425mil,2795.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.577mil < 10mil) Between Pad SW1-3(3443.5mil,2802.162mil) on Multi-Layer And Track (3446.5mil,2850.162mil)(3446.5mil,3005.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.669mil < 10mil) Between Pad SW1-4(3250.5mil,3051.162mil) on Multi-Layer And Track (3246.5mil,2850.162mil)(3246.5mil,3004.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.203mil < 10mil) Between Pad SW1-4(3250.5mil,3051.162mil) on Multi-Layer And Track (3296.5mil,3035.162mil)(3391.5mil,3035.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.203mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(1752.487mil,4035.473mil) on Top Layer And Text "C16" (1624mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(1752.487mil,4035.473mil) on Top Layer And Text "C6" (1703mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(1752.487mil,4072.875mil) on Top Layer And Text "C16" (1624mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(1752.487mil,4072.875mil) on Top Layer And Text "C6" (1703mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-5(1661.543mil,4072.875mil) on Top Layer And Text "C16" (1624mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-5(1661.543mil,4072.875mil) on Top Layer And Text "C4" (1545mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.909mil < 10mil) Between Pad U2-5(1661.543mil,4072.875mil) on Top Layer And Text "C6" (1703mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-6(1661.543mil,4035.473mil) on Top Layer And Text "C16" (1624mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-6(1661.543mil,4035.473mil) on Top Layer And Text "C4" (1545mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.909mil < 10mil) Between Pad U2-6(1661.543mil,4035.473mil) on Top Layer And Text "C6" (1703mil,4019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad USB1-5(3197.425mil,1566.448mil) on Top Layer And Track (3196.914mil,1468.29mil)(3196.914mil,1518.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad USB1-5(3197.425mil,1566.448mil) on Top Layer And Track (3196.914mil,1613.488mil)(3196.914mil,1683.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-1(3518.425mil,2794.105mil) on Multi-Layer And Text "C10" (3550mil,2787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-1(3518.425mil,2794.105mil) on Multi-Layer And Text "C2" (3538.25mil,2856.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-1(3518.425mil,2794.105mil) on Multi-Layer And Text "C3" (3524.66mil,2853.731mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad X2-1(3518.425mil,2794.105mil) on Multi-Layer And Track (3439.425mil,2795.105mil)(3470.425mil,2795.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-2(3318.425mil,2794.105mil) on Multi-Layer And Text "BT1" (3169mil,2787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-2(3318.425mil,2794.105mil) on Multi-Layer And Track (3208.937mil,2752.668mil)(3408.937mil,2752.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-2(3318.425mil,2794.105mil) on Multi-Layer And Track (3296.5mil,2810.162mil)(3391.5mil,2810.162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.007mil < 10mil) Between Pad X2-2(3318.425mil,2794.105mil) on Multi-Layer And Track (3368.425mil,2795.105mil)(3398.425mil,2795.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.007mil]
Rule Violations :280

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Text "R11" (1255mil,2202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.052mil < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Text "R12" (1255mil,2071mil) on Top Overlay Silk Text to Silk Clearance [3.052mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Text "R14" (1325mil,2202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2221.055mil) on Top Overlay And Text "R9" (1395mil,2202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1331.297mil,2405.544mil) on Top Overlay And Text "LED1" (1255mil,2333mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1385mil,2587.5mil) on Top Overlay And Text "LED2" (1255mil,2518mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1385mil,2787.5mil) on Top Overlay And Text "IC1" (1247mil,2710mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.709mil < 10mil) Between Arc (1396.283mil,2496.448mil) on Top Overlay And Text "LED2" (1255mil,2518mil) on Top Overlay Silk Text to Silk Clearance [6.709mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1801.503mil,4025.631mil) on Top Overlay And Text "C6" (1703mil,4019mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3244.96mil,3168.345mil) on Top Overlay And Text "SW1" (3215mil,3125mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3313.114mil,2794.106mil) on Top Overlay And Text "BT1" (3169mil,2787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3314.193mil,2794.105mil) on Top Overlay And Text "BT1" (3169mil,2787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3351.5mil,2925.162mil) on Top Overlay And Text "X2" (3215mil,2918mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3526.425mil,2794.048mil) on Top Overlay And Text "C10" (3550mil,2787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3526.929mil,2794.104mil) on Top Overlay And Text "C10" (3550mil,2787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "R1" (3682mil,2918mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.425mil < 10mil) Between Text "+" (3164.449mil,2679.952mil) on Top Overlay And Track (3208.937mil,2652.668mil)(3208.937mil,2752.668mil) on Top Overlay Silk Text to Silk Clearance [7.425mil]
   Violation between Silk To Silk Clearance Constraint: (7.974mil < 10mil) Between Text "BT1" (3169mil,2787mil) on Top Overlay And Track (3231.5mil,2811.162mil)(3232.5mil,2810.162mil) on Top Overlay Silk Text to Silk Clearance [7.974mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT1" (3169mil,2787mil) on Top Overlay And Track (3246.5mil,2850.162mil)(3246.5mil,3004.162mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT1" (3169mil,2787mil) on Top Overlay And Track (3296.5mil,2810.162mil)(3391.5mil,2810.162mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (3672mil,2787mil) on Top Overlay And Text "C10" (3550mil,2787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (3672mil,2787mil) on Top Overlay And Track (3673.85mil,2778.605mil)(3673.85mil,2885.605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.395mil < 10mil) Between Text "C1" (3672mil,2787mil) on Top Overlay And Track (3673.85mil,2778.605mil)(3719.85mil,2778.605mil) on Top Overlay Silk Text to Silk Clearance [1.395mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (3672mil,2787mil) on Top Overlay And Track (3680.85mil,2828.605mil)(3680.85mil,2836.605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (3672mil,2787mil) on Top Overlay And Track (3712.85mil,2828.605mil)(3712.85mil,2836.605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.863mil < 10mil) Between Text "C1" (3672mil,2787mil) on Top Overlay And Track (3719.85mil,2778.605mil)(3719.85mil,2885.605mil) on Top Overlay Silk Text to Silk Clearance [0.863mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3550mil,2787mil) on Top Overlay And Track (3673.85mil,2778.605mil)(3673.85mil,2885.605mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.395mil < 10mil) Between Text "C10" (3550mil,2787mil) on Top Overlay And Track (3673.85mil,2778.605mil)(3719.85mil,2778.605mil) on Top Overlay Silk Text to Silk Clearance [1.395mil]
   Violation between Silk To Silk Clearance Constraint: (3.375mil < 10mil) Between Text "C10" (3550mil,2787mil) on Top Overlay And Track (3680.85mil,2828.605mil)(3680.85mil,2836.605mil) on Top Overlay Silk Text to Silk Clearance [3.375mil]
   Violation between Silk To Silk Clearance Constraint: (5.899mil < 10mil) Between Text "C10" (3550mil,2787mil) on Top Overlay And Track (3712.85mil,2828.605mil)(3712.85mil,2836.605mil) on Top Overlay Silk Text to Silk Clearance [5.899mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (3991mil,2787mil) on Bottom Overlay And Text "C14" (3912mil,2787mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.479mil < 10mil) Between Text "C11" (3991mil,2787mil) on Bottom Overlay And Track (3813.85mil,2778.605mil)(3859.85mil,2778.605mil) on Bottom Overlay Silk Text to Silk Clearance [1.479mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (3991mil,2787mil) on Bottom Overlay And Track (3859.85mil,2778.605mil)(3859.85mil,2885.605mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Text "C14" (3912mil,2787mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.176mil < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3743.85mil,2778.605mil)(3743.85mil,2885.605mil) on Bottom Overlay Silk Text to Silk Clearance [1.176mil]
   Violation between Silk To Silk Clearance Constraint: (1.395mil < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3743.85mil,2778.605mil)(3789.85mil,2778.605mil) on Bottom Overlay Silk Text to Silk Clearance [1.395mil]
   Violation between Silk To Silk Clearance Constraint: (4.172mil < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3750.85mil,2827.605mil)(3750.85mil,2835.605mil) on Bottom Overlay Silk Text to Silk Clearance [4.172mil]
   Violation between Silk To Silk Clearance Constraint: (2.266mil < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3782.85mil,2827.605mil)(3782.85mil,2835.605mil) on Bottom Overlay Silk Text to Silk Clearance [2.266mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3789.85mil,2778.605mil)(3789.85mil,2885.605mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3813.85mil,2778.605mil)(3813.85mil,2885.605mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.395mil < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3813.85mil,2778.605mil)(3859.85mil,2778.605mil) on Bottom Overlay Silk Text to Silk Clearance [1.395mil]
   Violation between Silk To Silk Clearance Constraint: (1.151mil < 10mil) Between Text "C13" (3832mil,2787mil) on Bottom Overlay And Track (3820.85mil,2828.605mil)(3820.85mil,2836.605mil) on Bottom Overlay Silk Text to Silk Clearance [1.151mil]
   Violation between Silk To Silk Clearance Constraint: (1.395mil < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3743.85mil,2778.605mil)(3789.85mil,2778.605mil) on Bottom Overlay Silk Text to Silk Clearance [1.395mil]
   Violation between Silk To Silk Clearance Constraint: (8.43mil < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3750.85mil,2827.605mil)(3750.85mil,2835.605mil) on Bottom Overlay Silk Text to Silk Clearance [8.43mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3782.85mil,2827.605mil)(3782.85mil,2835.605mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3789.85mil,2778.605mil)(3789.85mil,2885.605mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.815mil < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3813.85mil,2778.605mil)(3813.85mil,2885.605mil) on Bottom Overlay Silk Text to Silk Clearance [4.815mil]
   Violation between Silk To Silk Clearance Constraint: (1.395mil < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3813.85mil,2778.605mil)(3859.85mil,2778.605mil) on Bottom Overlay Silk Text to Silk Clearance [1.395mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3852.85mil,2828.605mil)(3852.85mil,2836.605mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.831mil < 10mil) Between Text "C14" (3912mil,2787mil) on Bottom Overlay And Track (3859.85mil,2778.605mil)(3859.85mil,2885.605mil) on Bottom Overlay Silk Text to Silk Clearance [0.831mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (2224mil,4167mil) on Top Overlay And Text "C7" (2280mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (2224mil,4167mil) on Top Overlay And Text "C8" (2119mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (2224mil,4167mil) on Top Overlay And Text "C9" (2173mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (2224mil,4167mil) on Top Overlay And Text "R8" (2334mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.668mil < 10mil) Between Text "C15" (2224mil,4167mil) on Top Overlay And Track (2286.761mil,4242.559mil)(2286.761mil,4518.149mil) on Top Overlay Silk Text to Silk Clearance [9.669mil]
   Violation between Silk To Silk Clearance Constraint: (8.078mil < 10mil) Between Text "C15" (2224mil,4167mil) on Top Overlay And Track (2286.761mil,4242.559mil)(2562.351mil,4242.559mil) on Top Overlay Silk Text to Silk Clearance [8.078mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (1624mil,4019mil) on Top Overlay And Text "C4" (1545mil,4019mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (1624mil,4019mil) on Top Overlay And Text "C6" (1703mil,4019mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.239mil < 10mil) Between Text "C16" (1624mil,4019mil) on Top Overlay And Track (1675.519mil,4011.261mil)(1738.511mil,4011.261mil) on Top Overlay Silk Text to Silk Clearance [0.239mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (3538.25mil,2856.999mil) on Bottom Overlay And Text "C3" (3524.66mil,2853.731mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1mil < 10mil) Between Text "C4" (1545mil,4019mil) on Top Overlay And Track (1537mil,4017.989mil)(1537mil,4107.989mil) on Top Overlay Silk Text to Silk Clearance [1mil]
   Violation between Silk To Silk Clearance Constraint: (2.905mil < 10mil) Between Text "C4" (1545mil,4019mil) on Top Overlay And Track (1537mil,4017.989mil)(1542mil,4017.989mil) on Top Overlay Silk Text to Silk Clearance [2.905mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (1545mil,4019mil) on Top Overlay And Track (1607mil,4017.989mil)(1607mil,4107.989mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.078mil < 10mil) Between Text "C5" (2464mil,4167mil) on Top Overlay And Track (2286.761mil,4242.559mil)(2562.351mil,4242.559mil) on Top Overlay Silk Text to Silk Clearance [8.078mil]
   Violation between Silk To Silk Clearance Constraint: (8.078mil < 10mil) Between Text "C5" (2464mil,4167mil) on Top Overlay And Track (2562.351mil,4242.559mil)(2562.351mil,4518.149mil) on Top Overlay Silk Text to Silk Clearance [8.078mil]
   Violation between Silk To Silk Clearance Constraint: (0.239mil < 10mil) Between Text "C6" (1703mil,4019mil) on Top Overlay And Track (1675.519mil,4011.261mil)(1738.511mil,4011.261mil) on Top Overlay Silk Text to Silk Clearance [0.239mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (2280mil,4167mil) on Top Overlay And Text "C9" (2173mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (2280mil,4167mil) on Top Overlay And Text "R8" (2334mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.411mil < 10mil) Between Text "C7" (2280mil,4167mil) on Top Overlay And Track (2286.761mil,4242.559mil)(2286.761mil,4518.149mil) on Top Overlay Silk Text to Silk Clearance [8.411mil]
   Violation between Silk To Silk Clearance Constraint: (8.078mil < 10mil) Between Text "C7" (2280mil,4167mil) on Top Overlay And Track (2286.761mil,4242.559mil)(2562.351mil,4242.559mil) on Top Overlay Silk Text to Silk Clearance [8.078mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (2119mil,4167mil) on Top Overlay And Text "C9" (2173mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (2119mil,4167mil) on Top Overlay And Text "R4" (2049mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H1" (1785mil,2676mil) on Top Overlay And Track (1792.5mil,2696.375mil)(1792.5mil,3114.487mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H1" (1785mil,2676mil) on Top Overlay And Track (1792.5mil,2696.375mil)(2048.404mil,2696.375mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.484mil < 10mil) Between Text "IC1" (1247mil,2710mil) on Top Overlay And Track (1285mil,2487.5mil)(1285mil,2887.5mil) on Top Overlay Silk Text to Silk Clearance [3.484mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J3" (1791.452mil,3155.431mil) on Top Overlay And Track (1792.5mil,3139.487mil)(1792.5mil,3557.599mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.444mil < 10mil) Between Text "J3" (1791.452mil,3155.431mil) on Top Overlay And Track (1792.5mil,3139.487mil)(2048.404mil,3139.487mil) on Top Overlay Silk Text to Silk Clearance [8.444mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L2" (1545mil,4167mil) on Top Overlay And Text "U2" (1632mil,4171mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L2" (1545mil,4167mil) on Top Overlay And Track (1574.039mil,4160.924mil)(1574.039mil,4286.908mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L2" (1545mil,4167mil) on Top Overlay And Track (1574.039mil,4160.924mil)(1944.117mil,4160.924mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1255mil,2333mil) on Top Overlay And Text "R10" (1448mil,2333mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1255mil,2333mil) on Top Overlay And Track (1315.5mil,2376.195mil)(1344.5mil,2405.195mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.714mil < 10mil) Between Text "LED1" (1255mil,2333mil) on Top Overlay And Track (1315.5mil,2434.195mil)(1344.5mil,2405.195mil) on Top Overlay Silk Text to Silk Clearance [3.714mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1255mil,2333mil) on Top Overlay And Track (1344.5mil,2371.195mil)(1344.5mil,2437.195mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1255mil,2333mil) on Top Overlay And Track (1399.42mil,2365.847mil)(1399.42mil,2445.031mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1255mil,2518mil) on Top Overlay And Track (1285mil,2487.5mil)(1285mil,2887.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1255mil,2518mil) on Top Overlay And Track (1351.363mil,2471.489mil)(1351.363mil,2668.339mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1255mil,2518mil) on Top Overlay And Track (1422.229mil,2471.489mil)(1422.229mil,2668.339mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.571mil < 10mil) Between Text "LED2" (1255mil,2518mil) on Top Overlay And Track (1485mil,2488.5mil)(1485mil,2885.5mil) on Top Overlay Silk Text to Silk Clearance [1.571mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (3682mil,2918mil) on Top Overlay And Track (3613.393mil,2911.156mil)(3823.397mil,2911.156mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (3682mil,2918mil) on Top Overlay And Track (3614.393mil,2926.162mil)(3824.397mil,2926.162mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (3682mil,2918mil) on Top Overlay And Track (3698.425mil,2963.162mil)(3698.425mil,3038.162mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (3682mil,2918mil) on Top Overlay And Track (3739.425mil,2963.162mil)(3739.425mil,3037.162mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (1448mil,2333mil) on Top Overlay And Text "R13" (1518mil,2333mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (1255mil,2202mil) on Top Overlay And Text "R14" (1325mil,2202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.042mil < 10mil) Between Text "R11" (1255mil,2202mil) on Top Overlay And Text "R9" (1395mil,2202mil) on Top Overlay Silk Text to Silk Clearance [0.042mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (1255mil,2202mil) on Top Overlay And Track (1315.5mil,2191.707mil)(1344.5mil,2220.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (1255mil,2202mil) on Top Overlay And Track (1315.5mil,2249.707mil)(1344.5mil,2220.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (1255mil,2202mil) on Top Overlay And Track (1327.5mil,2267.707mil)(1344.5mil,2284.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.026mil < 10mil) Between Text "R11" (1255mil,2202mil) on Top Overlay And Track (1344.5mil,2186.707mil)(1344.5mil,2252.707mil) on Top Overlay Silk Text to Silk Clearance [1.026mil]
   Violation between Silk To Silk Clearance Constraint: (5.962mil < 10mil) Between Text "R11" (1255mil,2202mil) on Top Overlay And Track (1399.42mil,2181.357mil)(1399.42mil,2260.543mil) on Top Overlay Silk Text to Silk Clearance [5.962mil]
   Violation between Silk To Silk Clearance Constraint: (1mil < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1247mil,2063.299mil)(1247mil,2170.299mil) on Top Overlay Silk Text to Silk Clearance [1mil]
   Violation between Silk To Silk Clearance Constraint: (0.701mil < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1247mil,2063.299mil)(1293mil,2063.299mil) on Top Overlay Silk Text to Silk Clearance [0.701mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1254mil,2112.299mil)(1254mil,2120.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1286mil,2112.299mil)(1286mil,2120.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1293mil,2063.299mil)(1293mil,2170.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1317mil,2063.299mil)(1317mil,2170.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.701mil < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1317mil,2063.299mil)(1363mil,2063.299mil) on Top Overlay Silk Text to Silk Clearance [0.701mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1324mil,2112.299mil)(1324mil,2120.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.991mil < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1356mil,2112.299mil)(1356mil,2120.299mil) on Top Overlay Silk Text to Silk Clearance [1.99mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1363mil,2063.299mil)(1363mil,2170.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1387mil,2124.299mil)(1387mil,2170.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1255mil,2071mil) on Top Overlay And Track (1387mil,2124.299mil)(1494mil,2124.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Text "R9" (1395mil,2202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1315.5mil,2191.707mil)(1344.5mil,2220.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1315.5mil,2249.707mil)(1344.5mil,2220.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1327.5mil,2267.707mil)(1344.5mil,2284.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1343.5mil,2264.707mil)(1360.5mil,2281.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1344.5mil,2186.707mil)(1344.5mil,2252.707mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1399.42mil,2181.357mil)(1399.42mil,2260.543mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1440mil,2194.299mil)(1440mil,2301.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.701mil < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1440mil,2194.299mil)(1486mil,2194.299mil) on Top Overlay Silk Text to Silk Clearance [0.701mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1447mil,2243.299mil)(1447mil,2251.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.012mil < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1479mil,2243.299mil)(1479mil,2251.299mil) on Top Overlay Silk Text to Silk Clearance [5.012mil]
   Violation between Silk To Silk Clearance Constraint: (4.048mil < 10mil) Between Text "R14" (1325mil,2202mil) on Top Overlay And Track (1486mil,2194.299mil)(1486mil,2301.299mil) on Top Overlay Silk Text to Silk Clearance [4.048mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "R15" (2855mil,1822mil) on Top Overlay And Text "USB1" (2855mil,1752mil) on Top Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (1839mil,4167mil) on Top Overlay And Text "R6" (1909mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (1839mil,4167mil) on Top Overlay And Track (1574.039mil,4160.924mil)(1944.117mil,4160.924mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (1839mil,4167mil) on Top Overlay And Track (1944.117mil,4160.924mil)(1944.117mil,4282.972mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (2049mil,4167mil) on Top Overlay And Text "R5" (1979mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1979mil,4167mil) on Top Overlay And Text "R6" (1909mil,4167mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (1909mil,4167mil) on Top Overlay And Track (1574.039mil,4160.924mil)(1944.117mil,4160.924mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (1909mil,4167mil) on Top Overlay And Track (1944.117mil,4160.924mil)(1944.117mil,4282.972mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.078mil < 10mil) Between Text "R8" (2334mil,4167mil) on Top Overlay And Track (2286.761mil,4242.559mil)(2562.351mil,4242.559mil) on Top Overlay Silk Text to Silk Clearance [8.078mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (1395mil,2202mil) on Top Overlay And Track (1399.42mil,2181.357mil)(1399.42mil,2260.543mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (1395mil,2202mil) on Top Overlay And Track (1440mil,2194.299mil)(1440mil,2301.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.701mil < 10mil) Between Text "R9" (1395mil,2202mil) on Top Overlay And Track (1440mil,2194.299mil)(1486mil,2194.299mil) on Top Overlay Silk Text to Silk Clearance [0.701mil]
   Violation between Silk To Silk Clearance Constraint: (0.981mil < 10mil) Between Text "R9" (1395mil,2202mil) on Top Overlay And Track (1447mil,2243.299mil)(1447mil,2251.299mil) on Top Overlay Silk Text to Silk Clearance [0.981mil]
   Violation between Silk To Silk Clearance Constraint: (3.681mil < 10mil) Between Text "R9" (1395mil,2202mil) on Top Overlay And Track (1479mil,2243.299mil)(1479mil,2251.299mil) on Top Overlay Silk Text to Silk Clearance [3.681mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (1395mil,2202mil) on Top Overlay And Track (1486mil,2194.299mil)(1486mil,2301.299mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.032mil < 10mil) Between Text "R9" (1395mil,2202mil) on Top Overlay And Track (1510mil,2194.299mil)(1510mil,2301.299mil) on Top Overlay Silk Text to Silk Clearance [8.032mil]
   Violation between Silk To Silk Clearance Constraint: (2.576mil < 10mil) Between Text "U2" (1632mil,4171mil) on Top Overlay And Track (1574.039mil,4160.924mil)(1944.117mil,4160.924mil) on Top Overlay Silk Text to Silk Clearance [2.576mil]
   Violation between Silk To Silk Clearance Constraint: (1mil < 10mil) Between Text "USB1" (2855mil,1752mil) on Top Overlay And Track (2847mil,1744.29mil)(2847mil,1790.29mil) on Top Overlay Silk Text to Silk Clearance [1mil]
   Violation between Silk To Silk Clearance Constraint: (0.71mil < 10mil) Between Text "USB1" (2855mil,1752mil) on Top Overlay And Track (2847mil,1744.29mil)(2954mil,1744.29mil) on Top Overlay Silk Text to Silk Clearance [0.71mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2855mil,1752mil) on Top Overlay And Track (2847mil,1790.29mil)(2954mil,1790.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.287mil < 10mil) Between Text "USB1" (2855mil,1752mil) on Top Overlay And Track (2896mil,1751.29mil)(2904mil,1751.29mil) on Top Overlay Silk Text to Silk Clearance [1.287mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2855mil,1752mil) on Top Overlay And Track (2896mil,1783.29mil)(2904mil,1783.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB1" (2855mil,1752mil) on Top Overlay And Track (2954mil,1744.29mil)(2954mil,1790.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X2" (3215mil,2918mil) on Top Overlay And Track (3246.5mil,2850.162mil)(3246.5mil,3004.162mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :149

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2'))
   Violation between Room Definition: Between Component SW1-SW (3446.5mil,3050.162mil) on Top Layer And Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) 
   Violation between Room Definition: Between Component U3-AMS1117-3.3 (2133.709mil,4360.276mil) on Top Layer And Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) 
   Violation between Room Definition: Between LCC Component U1-STM32F103C8T6 (3361.102mil,3404.566mil) on Top Layer And Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SIP Component J2-282834-4 (1920.452mil,3348.543mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SIP Component J3-282834-4 (1920.452mil,2905.431mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SIP Component P1-Header 4 (3677.486mil,3206.063mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component BT1-Battery (3308.937mil,2702.668mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component H1-Header 2P 2.54 Duc Thang (1985mil,2545mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component HD1-Header 2 (1385mil,2787.5mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component J1-1776275-2 (2428.493mil,4449.252mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component LED1-LED (1281.5mil,2220.707mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component LED2-LED (1281.5mil,2405.195mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component X1-32.768K (3718.425mil,3001.162mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And Small Component X2-8Mhz (3418.425mil,2794.105mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT SIP Component USB1-USB Micro 5p SMD (3041.914mil,1683.291mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C10-104 (3590.784mil,2727.531mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C1-105 (3712.241mil,2727.531mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C11-10pF (3970.921mil,2739.81mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C12-20pF (3234.59mil,2660.63mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C13-10pF (3812.559mil,2739.81mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C14-20pF (3891.74mil,2739.81mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C15-10uF (2233.354mil,4107.399mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C16-10uF (1643.77mil,3971.966mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C2-104pF (3503.26mil,2727.015mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C3-10pF (3449.669mil,2727.015mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C4-0.1uF (1564.59mil,3971.966mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C5-10uF (2484.329mil,4120.194mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C6-0.1uF (1722.951mil,3971.966mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C7-22uF (2286.944mil,4107.399mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C8-22uF (2126.172mil,4107.398mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component C9-75pF (2179.763mil,4107.399mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component L1-MSS1038-153MLC (1574.039mil,4361.712mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component L2-LED 0805 (1572mil,4107.989mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R10-1k (1463mil,2247.299mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R1-10k (3696.85mil,2832.605mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R11-120 (1270mil,2116.299mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R12-10k (1300mil,2016.299mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R13-1k (1533mil,2247.3mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R14-10k (1340mil,2116.3mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R15-1,7K (2900mil,1767.29mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R2-1M (3836.85mil,2832.606mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R3-510k (1854.377mil,4080.989mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R4-49.9k (2064.377mil,4081.989mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R5-100k (1994.377mil,4081.989mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R6-13.3k (1924.377mil,4080.989mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R7-1M (3766.85mil,2831.605mil) on Bottom Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R8-330 (2379.74mil,4111.989mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SMT Small Component R9-10k (1441mil,2147.299mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SOIC Component IC1-MAX485 (1386.795mil,2569.913mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet2 (Bounding Region = (7025mil, 830mil, 18740mil, 2450mil) (InComponentClass('Sheet2')) And SOIC Component U2-TPS54202DDCR (1707.015mil,4072.875mil) on Top Layer 
Rule Violations :50

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02