Analysis & Synthesis report for CPU
Sat Apr 13 20:34:00 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component|altsyncram_hna1:auto_generated
 18. Source assignments for DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component|altsyncram_66g2:auto_generated
 19. Parameter Settings for User Entity Instance: RGBSCREEN:myrgbscreen
 20. Parameter Settings for User Entity Instance: RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart
 22. Parameter Settings for User Entity Instance: IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div3
 25. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod2
 26. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div4
 27. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod3
 28. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod4
 29. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div2
 30. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod1
 31. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div0
 34. Parameter Settings for Inferred Entity Instance: EXE:myexe|lpm_mult:Mult0
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. lpm_mult Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "CP0:mycp0"
 39. Port Connectivity Checks: "DATAMEM:mydatamem|dm_ram:mydm_rams"
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 13 20:34:00 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,715                                       ;
;     Total combinational functions  ; 7,582                                       ;
;     Dedicated logic registers      ; 2,176                                       ;
; Total registers                    ; 2176                                        ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; CPU/rtl/UARTPACKAGE.v            ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/UARTPACKAGE.v                                      ;         ;
; CPU/rtl/UARTDATA.v               ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/UARTDATA.v                                         ;         ;
; CPU/rtl/UART.v                   ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/UART.v                                             ;         ;
; CPU/rtl/SEG_LED.v                ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/SEG_LED.v                                          ;         ;
; CPU/rtl/RGBSCREEN.v              ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/RGBSCREEN.v                                        ;         ;
; CPU/rtl/REG.v                    ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/REG.v                                              ;         ;
; CPU/rtl/QTCONTROL.v              ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/QTCONTROL.v                                        ;         ;
; CPU/rtl/PC.v                     ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/PC.v                                               ;         ;
; CPU/rtl/MEM_WB.v                 ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/MEM_WB.v                                           ;         ;
; CPU/rtl/MEM.v                    ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/MEM.v                                              ;         ;
; CPU/rtl/IM.v                     ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/IM.v                                               ;         ;
; CPU/rtl/IF_ID.v                  ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/IF_ID.v                                            ;         ;
; CPU/rtl/ID_EX.v                  ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/ID_EX.v                                            ;         ;
; CPU/rtl/ID.v                     ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/ID.v                                               ;         ;
; CPU/rtl/HILO.v                   ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/HILO.v                                             ;         ;
; CPU/rtl/EXE.v                    ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/EXE.v                                              ;         ;
; CPU/rtl/EX_MEM.v                 ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/EX_MEM.v                                           ;         ;
; CPU/rtl/define.v                 ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/define.v                                           ;         ;
; CPU/rtl/DATAMEM.v                ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/DATAMEM.v                                          ;         ;
; CPU/rtl/CTRL.v                   ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/CTRL.v                                             ;         ;
; CPU/rtl/CPU.v                    ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/CPU.v                                              ;         ;
; CPU/rtl/CP0.v                    ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/CP0.v                                              ;         ;
; CPU/rtl/CLOCK.v                  ; yes             ; User Verilog HDL File                  ; C:/altera/CPU/rtl/CLOCK.v                                            ;         ;
; CPU/rtl/pll_clk.v                ; yes             ; User Wizard-Generated File             ; C:/altera/CPU/rtl/pll_clk.v                                          ;         ;
; CPU/rtl/IM_ROM.v                 ; yes             ; User Wizard-Generated File             ; C:/altera/CPU/rtl/IM_ROM.v                                           ;         ;
; CPU/rtl/dm_ram.v                 ; yes             ; User Wizard-Generated File             ; C:/altera/CPU/rtl/dm_ram.v                                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_clk_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/pll_clk_altpll.v                                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_hna1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/altsyncram_hna1.tdf                                     ;         ;
; cpu/rtl/inst.hex                 ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/cpu/rtl/inst.hex                                           ;         ;
; db/altsyncram_66g2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/altsyncram_66g2.tdf                                     ;         ;
; ../CPU/rtl/dm.hex                ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/CPU/rtl/dm.hex                                             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/lpm_divide_0jm.tdf                                      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/sign_div_unsign_olh.tdf                                 ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/alt_u_div_47f.tdf                                       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/add_sub_7pc.tdf                                         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/add_sub_8pc.tdf                                         ;         ;
; db/lpm_divide_0bm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/lpm_divide_0bm.tdf                                      ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/sign_div_unsign_llh.tdf                                 ;         ;
; db/alt_u_div_u6f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/alt_u_div_u6f.tdf                                       ;         ;
; db/lpm_divide_tim.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/lpm_divide_tim.tdf                                      ;         ;
; db/lpm_divide_akm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/lpm_divide_akm.tdf                                      ;         ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/sign_div_unsign_2nh.tdf                                 ;         ;
; db/alt_u_div_o9f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/alt_u_div_o9f.tdf                                       ;         ;
; db/lpm_divide_ekm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/lpm_divide_ekm.tdf                                      ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/sign_div_unsign_6nh.tdf                                 ;         ;
; db/alt_u_div_0af.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/alt_u_div_0af.tdf                                       ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/lpm_divide_hkm.tdf                                      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/sign_div_unsign_9nh.tdf                                 ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/alt_u_div_6af.tdf                                       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/altera/db/mult_7dt.tdf                                            ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 8,715  ;
;                                             ;        ;
; Total combinational functions               ; 7582   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4328   ;
;     -- 3 input functions                    ; 1562   ;
;     -- <=2 input functions                  ; 1692   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 6314   ;
;     -- arithmetic mode                      ; 1268   ;
;                                             ;        ;
; Total registers                             ; 2176   ;
;     -- Dedicated logic registers            ; 2176   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 45     ;
; Total memory bits                           ; 65536  ;
; Embedded Multiplier 9-bit elements          ; 8      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; resetn ;
; Maximum fan-out                             ; 2720   ;
; Total fan-out                               ; 34362  ;
; Average fan-out                             ; 3.47   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                         ; 7582 (23)         ; 2176 (20)    ; 65536       ; 8            ; 0       ; 4         ; 45   ; 0            ; |CPU                                                                                                                  ; work         ;
;    |CLOCK:myclock|                           ; 42 (42)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|CLOCK:myclock                                                                                                    ; work         ;
;    |CP0:mycp0|                               ; 220 (220)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|CP0:mycp0                                                                                                        ; work         ;
;    |CTRL:myctrl|                             ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|CTRL:myctrl                                                                                                      ; work         ;
;    |DATAMEM:mydatamem|                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATAMEM:mydatamem                                                                                                ; work         ;
;       |dm_ram:mydm_rams|                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATAMEM:mydatamem|dm_ram:mydm_rams                                                                               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component                                               ; work         ;
;             |altsyncram_66g2:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component|altsyncram_66g2:auto_generated                ; work         ;
;    |EXE:myexe|                               ; 1835 (1756)       ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |CPU|EXE:myexe                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                       ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |CPU|EXE:myexe|lpm_mult:Mult0                                                                                         ; work         ;
;          |mult_7dt:auto_generated|           ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |CPU|EXE:myexe|lpm_mult:Mult0|mult_7dt:auto_generated                                                                 ; work         ;
;    |EX_MEM:myex_mem|                         ; 204 (204)         ; 228 (228)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|EX_MEM:myex_mem                                                                                                  ; work         ;
;    |HILO:myhilo|                             ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|HILO:myhilo                                                                                                      ; work         ;
;    |ID:myid|                                 ; 1959 (1959)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ID:myid                                                                                                          ; work         ;
;    |ID_EX:myid_ex|                           ; 223 (223)         ; 181 (181)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ID_EX:myid_ex                                                                                                    ; work         ;
;    |IF_ID:myif_id|                           ; 65 (65)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|IF_ID:myif_id                                                                                                    ; work         ;
;    |IM:myim|                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|IM:myim                                                                                                          ; work         ;
;       |IM_ROM:my_im_rom|                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|IM:myim|IM_ROM:my_im_rom                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_hna1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component|altsyncram_hna1:auto_generated                          ; work         ;
;    |MEM:mymem|                               ; 120 (120)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MEM:mymem                                                                                                        ; work         ;
;    |MEM_WB:mymem_wb|                         ; 141 (141)         ; 141 (141)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MEM_WB:mymem_wb                                                                                                  ; work         ;
;    |PC:mypc|                                 ; 166 (166)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:mypc                                                                                                          ; work         ;
;    |QTCONTROL:myqtcontrol|                   ; 38 (38)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|QTCONTROL:myqtcontrol                                                                                            ; work         ;
;    |REG:myreg|                               ; 48 (48)           ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|REG:myreg                                                                                                        ; work         ;
;    |RGBSCREEN:myrgbscreen|                   ; 114 (114)         ; 27 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RGBSCREEN:myrgbscreen                                                                                            ; work         ;
;       |pll_clk:mypll_clk|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RGBSCREEN:myrgbscreen|pll_clk:mypll_clk                                                                          ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component                                                  ; work         ;
;             |pll_clk_altpll:auto_generated|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                    ; work         ;
;    |SEG_LED:mysegled|                        ; 1938 (77)         ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_hkm:auto_generated|     ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                |alt_u_div_6af:divider|       ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; work         ;
;       |lpm_divide:Div1|                      ; 251 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_ekm:auto_generated|     ; 251 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div1|lpm_divide_ekm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_6nh:divider|    ; 251 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div1|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                       ; work         ;
;                |alt_u_div_0af:divider|       ; 251 (251)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div1|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider ; work         ;
;       |lpm_divide:Div2|                      ; 309 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_akm:auto_generated|     ; 309 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div2|lpm_divide_akm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|    ; 309 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                       ; work         ;
;                |alt_u_div_o9f:divider|       ; 309 (309)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider ; work         ;
;       |lpm_divide:Div3|                      ; 253 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_0jm:auto_generated|     ; 253 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div3|lpm_divide_0jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider|    ; 253 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_47f:divider|       ; 253 (253)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; work         ;
;       |lpm_divide:Div4|                      ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div4                                                                                 ; work         ;
;          |lpm_divide_tim:auto_generated|     ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div4|lpm_divide_tim:auto_generated                                                   ; work         ;
;             |sign_div_unsign_llh:divider|    ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;                |alt_u_div_u6f:divider|       ; 212 (212)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; work         ;
;       |lpm_divide:Mod0|                      ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|     ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_llh:divider|    ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;                |alt_u_div_u6f:divider|       ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; work         ;
;       |lpm_divide:Mod1|                      ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|     ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_llh:divider|    ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;                |alt_u_div_u6f:divider|       ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; work         ;
;       |lpm_divide:Mod2|                      ; 148 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|     ; 148 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_llh:divider|    ; 148 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;                |alt_u_div_u6f:divider|       ; 148 (148)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; work         ;
;       |lpm_divide:Mod3|                      ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod3                                                                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|     ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_llh:divider|    ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;                |alt_u_div_u6f:divider|       ; 176 (176)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; work         ;
;       |lpm_divide:Mod4|                      ; 214 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod4                                                                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|     ; 214 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod4|lpm_divide_0bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_llh:divider|    ; 214 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;                |alt_u_div_u6f:divider|       ; 214 (214)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SEG_LED:mysegled|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; work         ;
;    |UARTPACKAGE:myuartpackage|               ; 415 (225)         ; 184 (72)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|UARTPACKAGE:myuartpackage                                                                                        ; work         ;
;       |UARTDATA:myuartdata|                  ; 190 (80)          ; 112 (40)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata                                                                    ; work         ;
;          |UART:myuart|                       ; 110 (110)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart                                                        ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------+
; DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component|altsyncram_66g2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 2048         ; 16           ; 32768 ; ../CPU/rtl/dm.hex  ;
; IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component|altsyncram_hna1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM            ; 1024         ; 32           ; --           ; --           ; 32768 ; ./CPU/rtl/inst.hex ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |CPU|DATAMEM:mydatamem|dm_ram:mydm_rams      ; C:/altera/CPU/rtl/dm_ram.v  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |CPU|IM:myim|IM_ROM:my_im_rom                ; C:/altera/CPU/rtl/IM_ROM.v  ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |CPU|RGBSCREEN:myrgbscreen|pll_clk:mypll_clk ; C:/altera/CPU/rtl/pll_clk.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; MEM:mymem|mem_data_o[0]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[16]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[1]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[17]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[2]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[18]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[3]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[19]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[4]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[20]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[5]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[21]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[6]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[22]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[7]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[23]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[8]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[24]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[9]                              ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[25]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[10]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[26]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[11]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[27]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[12]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[28]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[13]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[29]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[14]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[30]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[15]                             ; MEM:mymem|Equal6    ; yes                    ;
; MEM:mymem|mem_data_o[31]                             ; MEM:mymem|Equal6    ; yes                    ;
; ID:myid|reg1_o[31]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[31]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[30]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[30]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[29]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[29]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[28]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[28]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[27]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[27]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[26]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[26]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[25]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[25]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[24]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[24]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[23]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[23]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[22]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[22]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[21]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[21]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[20]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[20]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[19]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[19]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[18]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[18]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[17]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[17]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[16]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[16]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[15]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[15]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[14]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[14]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[13]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[13]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[12]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[12]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[11]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[11]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[10]                                   ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[10]                                   ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[9]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[9]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[8]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[8]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[7]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[7]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[6]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[6]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[5]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[5]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[4]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[4]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[3]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[3]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[2]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[2]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[1]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[1]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|reg1_o[0]                                    ; ID:myid|always1     ; yes                    ;
; ID:myid|reg2_o[0]                                    ; ID:myid|always2     ; yes                    ;
; ID:myid|excepttype_is_syscall                        ; resetn              ; yes                    ;
; EXE:myexe|moveout[5]                                 ; EXE:myexe|WideOr5   ; yes                    ;
; EXE:myexe|moveout[24]                                ; EXE:myexe|WideOr5   ; yes                    ;
; EXE:myexe|moveout[16]                                ; EXE:myexe|WideOr5   ; yes                    ;
; Number of user-specified and inferred latches = 179  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-------------------------------------------+---------------------------------------------+
; Register name                             ; Reason for Removal                          ;
+-------------------------------------------+---------------------------------------------+
; CP0:mycp0|cause_o[6,10..15]               ; Stuck at GND due to stuck port data_in      ;
; RGBSCREEN:myrgbscreen|rgb_offset[0,5..10] ; Stuck at GND due to stuck port data_in      ;
; ID_EX:myid_ex|ex_excepttype[12]           ; Stuck at GND due to stuck port data_in      ;
; EX_MEM:myex_mem|mem_excepttype[12]        ; Stuck at GND due to stuck port data_in      ;
; REG:myreg|regs[0][31]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][30]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][29]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][28]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][27]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][26]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][25]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][24]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][23]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][22]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][21]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][20]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][19]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][18]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][17]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][16]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][15]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][14]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][13]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][12]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][11]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][10]                     ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][9]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][8]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][7]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][6]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][5]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][4]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][3]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][2]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][1]                      ; Stuck at GND due to stuck port clock_enable ;
; REG:myreg|regs[0][0]                      ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 48    ;                                             ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------------------+---------------------------+----------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------+---------------------------+----------------------------------------+
; ID_EX:myid_ex|ex_excepttype[12] ; Stuck at GND              ; EX_MEM:myex_mem|mem_excepttype[12]     ;
;                                 ; due to stuck port data_in ;                                        ;
+---------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2176  ;
; Number of registers using Synchronous Clear  ; 317   ;
; Number of registers using Synchronous Load   ; 130   ;
; Number of registers using Asynchronous Clear ; 2172  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1269  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Inverted Register Statistics                                                 ;
+--------------------------------------------------------------------+---------+
; Inverted Register                                                  ; Fan out ;
+--------------------------------------------------------------------+---------+
; SEG_LED:mysegled|seg_sel[0]                                        ; 1       ;
; SEG_LED:mysegled|seg_sel[1]                                        ; 1       ;
; SEG_LED:mysegled|seg_sel[2]                                        ; 1       ;
; SEG_LED:mysegled|seg_sel[3]                                        ; 1       ;
; SEG_LED:mysegled|seg_sel[4]                                        ; 1       ;
; SEG_LED:mysegled|seg_sel[5]                                        ; 1       ;
; SEG_LED:mysegled|seg_control[6]                                    ; 1       ;
; SEG_LED:mysegled|seg_control[7]                                    ; 1       ;
; UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart|uart_txd ; 3       ;
; QTCONTROL:myqtcontrol|sresetn                                      ; 183     ;
; PC:mypc|pc[5]                                                      ; 4       ;
; PC:mypc|pc[8]                                                      ; 4       ;
; PC:mypc|pc[7]                                                      ; 4       ;
; PC:mypc|pc[13]                                                     ; 3       ;
; PC:mypc|pc[4]                                                      ; 4       ;
; PC:mypc|pc[3]                                                      ; 4       ;
; PC:mypc|pc[11]                                                     ; 4       ;
; PC:mypc|pc[6]                                                      ; 4       ;
; PC:mypc|pc[2]                                                      ; 4       ;
; PC:mypc|pc[10]                                                     ; 4       ;
; PC:mypc|pc[9]                                                      ; 4       ;
; CP0:mycp0|status_o[28]                                             ; 1       ;
; Total number of inverted registers = 22                            ;         ;
+--------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart|tx_data[1]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU|CP0:mycp0|count_o[13]                                                   ;
; 3:1                ; 129 bits  ; 258 LEs       ; 129 LEs              ; 129 LEs                ; Yes        ; |CPU|ID_EX:myid_ex|ex_inst[25]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart|clk_cnt_tx[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart|tx_cnt[0]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart|clk_cnt_rx[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart|rx_cnt[2]     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|clk_cnt[13]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|tosend_cnt[2]             ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|clk_cnt[19]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|package_cnt[3]                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |CPU|SEG_LED:mysegled|num_disp[2]                                            ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|send_data[2]              ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|package_kind[1]                               ;
; 18:1               ; 5 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|package_addr[4]                               ;
; 18:1               ; 32 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |CPU|UARTPACKAGE:myuartpackage|package_data[27]                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |CPU|CP0:mycp0|epc_o[1]                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |CPU|CP0:mycp0|epc_o[5]                                                      ;
; 91:1               ; 2 bits    ; 120 LEs       ; 8 LEs                ; 112 LEs                ; Yes        ; |CPU|PC:mypc|pc[1]                                                           ;
; 91:1               ; 9 bits    ; 540 LEs       ; 36 LEs               ; 504 LEs                ; Yes        ; |CPU|PC:mypc|pc[24]                                                          ;
; 48:1               ; 10 bits   ; 320 LEs       ; 40 LEs               ; 280 LEs                ; Yes        ; |CPU|PC:mypc|pc[12]                                                          ;
; 48:1               ; 11 bits   ; 352 LEs       ; 44 LEs               ; 308 LEs                ; Yes        ; |CPU|PC:mypc|pc[4]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU|MEM:mymem|cp0_status[1]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|MEM:mymem|cp0_cause[9]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU|MEM:mymem|wdata_o[6]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU|EXE:myexe|ShiftRight0                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |CPU|ID:myid|Selector38                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CPU|ID:myid|Mux0                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |CPU|EXE:myexe|ShiftLeft1                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CPU|EXE:myexe|ShiftLeft1                                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |CPU|MEM:mymem|cp0_epc_o[8]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |CPU|MEM:mymem|mem_addr_o[5]                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU|EXE:myexe|ShiftRight0                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU|ID:myid|reg1_read_o[2]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU|EXE:myexe|mulres[30]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU|EXE:myexe|lo_o                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|EXE:myexe|ShiftRight0                                                   ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |CPU|EXE:myexe|LO[15]                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |CPU|MEM:mymem|excepttype_o[0]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU|EXE:myexe|ShiftRight0                                                   ;
; 7:1                ; 23 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |CPU|CP0:mycp0|Mux2                                                          ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |CPU|CP0:mycp0|Mux30                                                         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |CPU|EXE:myexe|hi_o                                                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |CPU|ID:myid|imm[19]                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU|CTRL:myctrl|new_pc[6]                                                   ;
; 67:1               ; 32 bits   ; 1408 LEs      ; 32 LEs               ; 1376 LEs               ; No         ; |CPU|ID:myid|Selector120                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |CPU|EXE:myexe|Selector74                                                    ;
; 38:1               ; 32 bits   ; 800 LEs       ; 768 LEs              ; 32 LEs                 ; No         ; |CPU|ID:myid|reg1_o                                                          ;
; 38:1               ; 32 bits   ; 800 LEs       ; 768 LEs              ; 32 LEs                 ; No         ; |CPU|ID:myid|reg2_o                                                          ;
; 18:1               ; 10 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; No         ; |CPU|ID:myid|imm[13]                                                         ;
; 18:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |CPU|ID:myid|imm[3]                                                          ;
; 17:1               ; 5 bits    ; 55 LEs        ; 10 LEs               ; 45 LEs                 ; No         ; |CPU|ID:myid|wd_o                                                            ;
; 71:1               ; 2 bits    ; 94 LEs        ; 36 LEs               ; 58 LEs                 ; No         ; |CPU|ID:myid|aluop_o                                                         ;
; 523:1              ; 10 bits   ; 3480 LEs      ; 110 LEs              ; 3370 LEs               ; No         ; |CPU|EXE:myexe|Mux21                                                         ;
; 524:1              ; 8 bits    ; 2792 LEs      ; 96 LEs               ; 2696 LEs               ; No         ; |CPU|EXE:myexe|Mux14                                                         ;
; 525:1              ; 4 bits    ; 1400 LEs      ; 52 LEs               ; 1348 LEs               ; No         ; |CPU|EXE:myexe|Mux7                                                          ;
; 526:1              ; 2 bits    ; 700 LEs       ; 28 LEs               ; 672 LEs                ; No         ; |CPU|EXE:myexe|Mux3                                                          ;
; 527:1              ; 2 bits    ; 702 LEs       ; 28 LEs               ; 674 LEs                ; No         ; |CPU|EXE:myexe|Mux1                                                          ;
; 825:1              ; 2 bits    ; 1100 LEs      ; 76 LEs               ; 1024 LEs               ; No         ; |CPU|EXE:myexe|Mux28                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component|altsyncram_hna1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component|altsyncram_66g2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBSCREEN:myrgbscreen ;
+----------------+-------------+-------------------------------------+
; Parameter Name ; Value       ; Type                                ;
+----------------+-------------+-------------------------------------+
; H_SYNC         ; 00000101001 ; Unsigned Binary                     ;
; H_BACK         ; 00000000010 ; Unsigned Binary                     ;
; H_DISP         ; 00111100000 ; Unsigned Binary                     ;
; H_FRONT        ; 00000000010 ; Unsigned Binary                     ;
; H_TOTAL        ; 01000001101 ; Unsigned Binary                     ;
; V_SYNC         ; 00000001010 ; Unsigned Binary                     ;
; V_BACK         ; 00000000010 ; Unsigned Binary                     ;
; V_DISP         ; 00100010000 ; Unsigned Binary                     ;
; V_FRONT        ; 00000000010 ; Unsigned Binary                     ;
; V_TOTAL        ; 00100011110 ; Unsigned Binary                     ;
+----------------+-------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                             ;
+-------------------------------+---------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                          ;
; LOCK_HIGH                     ; 1                         ; Untyped                                          ;
; LOCK_LOW                      ; 1                         ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                          ;
; SKIP_VCO                      ; OFF                       ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                          ;
; BANDWIDTH                     ; 0                         ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                          ;
; CLK0_MULTIPLY_BY              ; 9                         ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                          ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                          ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                          ;
; VCO_MIN                       ; 0                         ; Untyped                                          ;
; VCO_MAX                       ; 0                         ; Untyped                                          ;
; VCO_CENTER                    ; 0                         ; Untyped                                          ;
; PFD_MIN                       ; 0                         ; Untyped                                          ;
; PFD_MAX                       ; 0                         ; Untyped                                          ;
; M_INITIAL                     ; 0                         ; Untyped                                          ;
; M                             ; 0                         ; Untyped                                          ;
; N                             ; 1                         ; Untyped                                          ;
; M2                            ; 1                         ; Untyped                                          ;
; N2                            ; 1                         ; Untyped                                          ;
; SS                            ; 1                         ; Untyped                                          ;
; C0_HIGH                       ; 0                         ; Untyped                                          ;
; C1_HIGH                       ; 0                         ; Untyped                                          ;
; C2_HIGH                       ; 0                         ; Untyped                                          ;
; C3_HIGH                       ; 0                         ; Untyped                                          ;
; C4_HIGH                       ; 0                         ; Untyped                                          ;
; C5_HIGH                       ; 0                         ; Untyped                                          ;
; C6_HIGH                       ; 0                         ; Untyped                                          ;
; C7_HIGH                       ; 0                         ; Untyped                                          ;
; C8_HIGH                       ; 0                         ; Untyped                                          ;
; C9_HIGH                       ; 0                         ; Untyped                                          ;
; C0_LOW                        ; 0                         ; Untyped                                          ;
; C1_LOW                        ; 0                         ; Untyped                                          ;
; C2_LOW                        ; 0                         ; Untyped                                          ;
; C3_LOW                        ; 0                         ; Untyped                                          ;
; C4_LOW                        ; 0                         ; Untyped                                          ;
; C5_LOW                        ; 0                         ; Untyped                                          ;
; C6_LOW                        ; 0                         ; Untyped                                          ;
; C7_LOW                        ; 0                         ; Untyped                                          ;
; C8_LOW                        ; 0                         ; Untyped                                          ;
; C9_LOW                        ; 0                         ; Untyped                                          ;
; C0_INITIAL                    ; 0                         ; Untyped                                          ;
; C1_INITIAL                    ; 0                         ; Untyped                                          ;
; C2_INITIAL                    ; 0                         ; Untyped                                          ;
; C3_INITIAL                    ; 0                         ; Untyped                                          ;
; C4_INITIAL                    ; 0                         ; Untyped                                          ;
; C5_INITIAL                    ; 0                         ; Untyped                                          ;
; C6_INITIAL                    ; 0                         ; Untyped                                          ;
; C7_INITIAL                    ; 0                         ; Untyped                                          ;
; C8_INITIAL                    ; 0                         ; Untyped                                          ;
; C9_INITIAL                    ; 0                         ; Untyped                                          ;
; C0_MODE                       ; BYPASS                    ; Untyped                                          ;
; C1_MODE                       ; BYPASS                    ; Untyped                                          ;
; C2_MODE                       ; BYPASS                    ; Untyped                                          ;
; C3_MODE                       ; BYPASS                    ; Untyped                                          ;
; C4_MODE                       ; BYPASS                    ; Untyped                                          ;
; C5_MODE                       ; BYPASS                    ; Untyped                                          ;
; C6_MODE                       ; BYPASS                    ; Untyped                                          ;
; C7_MODE                       ; BYPASS                    ; Untyped                                          ;
; C8_MODE                       ; BYPASS                    ; Untyped                                          ;
; C9_MODE                       ; BYPASS                    ; Untyped                                          ;
; C0_PH                         ; 0                         ; Untyped                                          ;
; C1_PH                         ; 0                         ; Untyped                                          ;
; C2_PH                         ; 0                         ; Untyped                                          ;
; C3_PH                         ; 0                         ; Untyped                                          ;
; C4_PH                         ; 0                         ; Untyped                                          ;
; C5_PH                         ; 0                         ; Untyped                                          ;
; C6_PH                         ; 0                         ; Untyped                                          ;
; C7_PH                         ; 0                         ; Untyped                                          ;
; C8_PH                         ; 0                         ; Untyped                                          ;
; C9_PH                         ; 0                         ; Untyped                                          ;
; L0_HIGH                       ; 1                         ; Untyped                                          ;
; L1_HIGH                       ; 1                         ; Untyped                                          ;
; G0_HIGH                       ; 1                         ; Untyped                                          ;
; G1_HIGH                       ; 1                         ; Untyped                                          ;
; G2_HIGH                       ; 1                         ; Untyped                                          ;
; G3_HIGH                       ; 1                         ; Untyped                                          ;
; E0_HIGH                       ; 1                         ; Untyped                                          ;
; E1_HIGH                       ; 1                         ; Untyped                                          ;
; E2_HIGH                       ; 1                         ; Untyped                                          ;
; E3_HIGH                       ; 1                         ; Untyped                                          ;
; L0_LOW                        ; 1                         ; Untyped                                          ;
; L1_LOW                        ; 1                         ; Untyped                                          ;
; G0_LOW                        ; 1                         ; Untyped                                          ;
; G1_LOW                        ; 1                         ; Untyped                                          ;
; G2_LOW                        ; 1                         ; Untyped                                          ;
; G3_LOW                        ; 1                         ; Untyped                                          ;
; E0_LOW                        ; 1                         ; Untyped                                          ;
; E1_LOW                        ; 1                         ; Untyped                                          ;
; E2_LOW                        ; 1                         ; Untyped                                          ;
; E3_LOW                        ; 1                         ; Untyped                                          ;
; L0_INITIAL                    ; 1                         ; Untyped                                          ;
; L1_INITIAL                    ; 1                         ; Untyped                                          ;
; G0_INITIAL                    ; 1                         ; Untyped                                          ;
; G1_INITIAL                    ; 1                         ; Untyped                                          ;
; G2_INITIAL                    ; 1                         ; Untyped                                          ;
; G3_INITIAL                    ; 1                         ; Untyped                                          ;
; E0_INITIAL                    ; 1                         ; Untyped                                          ;
; E1_INITIAL                    ; 1                         ; Untyped                                          ;
; E2_INITIAL                    ; 1                         ; Untyped                                          ;
; E3_INITIAL                    ; 1                         ; Untyped                                          ;
; L0_MODE                       ; BYPASS                    ; Untyped                                          ;
; L1_MODE                       ; BYPASS                    ; Untyped                                          ;
; G0_MODE                       ; BYPASS                    ; Untyped                                          ;
; G1_MODE                       ; BYPASS                    ; Untyped                                          ;
; G2_MODE                       ; BYPASS                    ; Untyped                                          ;
; G3_MODE                       ; BYPASS                    ; Untyped                                          ;
; E0_MODE                       ; BYPASS                    ; Untyped                                          ;
; E1_MODE                       ; BYPASS                    ; Untyped                                          ;
; E2_MODE                       ; BYPASS                    ; Untyped                                          ;
; E3_MODE                       ; BYPASS                    ; Untyped                                          ;
; L0_PH                         ; 0                         ; Untyped                                          ;
; L1_PH                         ; 0                         ; Untyped                                          ;
; G0_PH                         ; 0                         ; Untyped                                          ;
; G1_PH                         ; 0                         ; Untyped                                          ;
; G2_PH                         ; 0                         ; Untyped                                          ;
; G3_PH                         ; 0                         ; Untyped                                          ;
; E0_PH                         ; 0                         ; Untyped                                          ;
; E1_PH                         ; 0                         ; Untyped                                          ;
; E2_PH                         ; 0                         ; Untyped                                          ;
; E3_PH                         ; 0                         ; Untyped                                          ;
; M_PH                          ; 0                         ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                          ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                          ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                   ;
+-------------------------------+---------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                             ;
; UART_BPS       ; 115200   ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ./CPU/rtl/inst.hex   ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_hna1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component ;
+------------------------------------+-------------------+--------------------------------------------------------+
; Parameter Name                     ; Value             ; Type                                                   ;
+------------------------------------+-------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                 ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF               ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                 ; Untyped                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT   ; Untyped                                                ;
; WIDTH_A                            ; 32                ; Signed Integer                                         ;
; WIDTHAD_A                          ; 10                ; Signed Integer                                         ;
; NUMWORDS_A                         ; 1024              ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED      ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE              ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE              ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE              ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE              ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE              ; Untyped                                                ;
; WIDTH_B                            ; 16                ; Signed Integer                                         ;
; WIDTHAD_B                          ; 11                ; Signed Integer                                         ;
; NUMWORDS_B                         ; 2048              ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1            ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1            ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1            ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1            ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED      ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1            ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE              ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE              ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE              ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE              ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE              ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE              ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                 ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                 ; Signed Integer                                         ;
; RAM_BLOCK_TYPE                     ; AUTO              ; Untyped                                                ;
; BYTE_SIZE                          ; 8                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE         ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA          ; Untyped                                                ;
; INIT_FILE                          ; ../CPU/rtl/dm.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A            ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                 ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS            ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS            ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS            ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS            ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN   ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN   ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE             ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE             ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                 ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E      ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_66g2   ; Untyped                                                ;
+------------------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_akm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 14             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SEG_LED:mysegled|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 17             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EXE:myexe|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; AUTO                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                  ;
; Entity Instance                           ; IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 16                                                                 ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; EXE:myexe|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "CP0:mycp0"                    ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; int_i       ; Input  ; Info     ; Explicitly unconnected ;
; count_o     ; Output ; Info     ; Explicitly unconnected ;
; compare_o   ; Output ; Info     ; Explicitly unconnected ;
; config_o    ; Output ; Info     ; Explicitly unconnected ;
; prid_o      ; Output ; Info     ; Explicitly unconnected ;
; timer_int_o ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "DATAMEM:mydatamem|dm_ram:mydm_rams" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                       ;
; wren_b ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Apr 13 20:33:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/uartpackage.v
    Info (12023): Found entity 1: UARTPACKAGE
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/uartdata.v
    Info (12023): Found entity 1: UARTDATA
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/uart.v
    Info (12023): Found entity 1: UART
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/seg_led.v
    Info (12023): Found entity 1: SEG_LED
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/rgbscreen.v
    Info (12023): Found entity 1: RGBSCREEN
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/reg.v
    Info (12023): Found entity 1: REG
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/qtcontrol.v
    Info (12023): Found entity 1: QTCONTROL
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/mem_wb.v
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/mem.v
    Info (12023): Found entity 1: MEM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/im.v
    Info (12023): Found entity 1: IM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/if_id.v
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/id_ex.v
    Info (12023): Found entity 1: ID_EX
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/id.v
    Info (12023): Found entity 1: ID
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/hilo.v
    Info (12023): Found entity 1: HILO
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/exe.v
    Info (12023): Found entity 1: EXE
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/ex_mem.v
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 0 design units, including 0 entities, in source file cpu/rtl/define.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/datamem.v
    Info (12023): Found entity 1: DATAMEM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/ctrl.v
    Info (12023): Found entity 1: CTRL
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/cpu.v
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/cp0.v
    Info (12023): Found entity 1: CP0
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/clock.v
    Info (12023): Found entity 1: CLOCK
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/im_rom.v
    Info (12023): Found entity 1: IM_ROM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rtl/dm_ram.v
    Info (12023): Found entity 1: dm_ram
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10034): Output port "led2" at CPU.v(32) has no driver
Warning (10034): Output port "led3" at CPU.v(33) has no driver
Info (12128): Elaborating entity "RGBSCREEN" for hierarchy "RGBSCREEN:myrgbscreen"
Info (12128): Elaborating entity "pll_clk" for hierarchy "RGBSCREEN:myrgbscreen|pll_clk:mypll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "RGBSCREEN:myrgbscreen|pll_clk:mypll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "CLOCK" for hierarchy "CLOCK:myclock"
Info (12128): Elaborating entity "SEG_LED" for hierarchy "SEG_LED:mysegled"
Warning (10230): Verilog HDL assignment warning at SEG_LED.v(23): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at SEG_LED.v(24): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at SEG_LED.v(25): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at SEG_LED.v(26): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at SEG_LED.v(27): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at SEG_LED.v(28): truncated value with size 20 to match size of target (4)
Info (12128): Elaborating entity "UARTPACKAGE" for hierarchy "UARTPACKAGE:myuartpackage"
Info (12128): Elaborating entity "UARTDATA" for hierarchy "UARTPACKAGE:myuartpackage|UARTDATA:myuartdata"
Info (12128): Elaborating entity "UART" for hierarchy "UARTPACKAGE:myuartpackage|UARTDATA:myuartdata|UART:myuart"
Info (12128): Elaborating entity "QTCONTROL" for hierarchy "QTCONTROL:myqtcontrol"
Info (12128): Elaborating entity "PC" for hierarchy "PC:mypc"
Info (12128): Elaborating entity "IM" for hierarchy "IM:myim"
Info (12128): Elaborating entity "IM_ROM" for hierarchy "IM:myim|IM_ROM:my_im_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./CPU/rtl/inst.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hna1.tdf
    Info (12023): Found entity 1: altsyncram_hna1
Info (12128): Elaborating entity "altsyncram_hna1" for hierarchy "IM:myim|IM_ROM:my_im_rom|altsyncram:altsyncram_component|altsyncram_hna1:auto_generated"
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:myif_id"
Info (12128): Elaborating entity "ID" for hierarchy "ID:myid"
Warning (10240): Verilog HDL Always Construct warning at ID.v(93): inferring latch(es) for variable "excepttype_is_eret", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID.v(93): inferring latch(es) for variable "excepttype_is_syscall", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID.v(888): inferring latch(es) for variable "reg1_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID.v(909): inferring latch(es) for variable "reg2_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "reg2_o[0]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[1]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[2]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[3]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[4]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[5]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[6]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[7]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[8]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[9]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[10]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[11]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[12]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[13]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[14]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[15]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[16]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[17]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[18]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[19]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[20]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[21]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[22]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[23]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[24]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[25]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[26]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[27]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[28]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[29]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[30]" at ID.v(909)
Info (10041): Inferred latch for "reg2_o[31]" at ID.v(909)
Info (10041): Inferred latch for "reg1_o[0]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[1]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[2]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[3]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[4]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[5]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[6]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[7]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[8]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[9]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[10]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[11]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[12]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[13]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[14]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[15]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[16]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[17]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[18]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[19]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[20]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[21]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[22]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[23]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[24]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[25]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[26]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[27]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[28]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[29]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[30]" at ID.v(888)
Info (10041): Inferred latch for "reg1_o[31]" at ID.v(888)
Info (10041): Inferred latch for "excepttype_is_syscall" at ID.v(93)
Info (10041): Inferred latch for "excepttype_is_eret" at ID.v(93)
Info (12128): Elaborating entity "REG" for hierarchy "REG:myreg"
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:myid_ex"
Info (12128): Elaborating entity "EXE" for hierarchy "EXE:myexe"
Warning (10240): Verilog HDL Always Construct warning at EXE.v(284): inferring latch(es) for variable "moveout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EXE.v(284): inferring latch(es) for variable "cp0_reg_read_addr_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "cp0_reg_read_addr_o[0]" at EXE.v(284)
Info (10041): Inferred latch for "cp0_reg_read_addr_o[1]" at EXE.v(284)
Info (10041): Inferred latch for "cp0_reg_read_addr_o[2]" at EXE.v(284)
Info (10041): Inferred latch for "cp0_reg_read_addr_o[3]" at EXE.v(284)
Info (10041): Inferred latch for "cp0_reg_read_addr_o[4]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[0]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[1]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[2]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[3]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[4]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[5]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[6]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[7]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[8]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[9]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[10]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[11]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[12]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[13]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[14]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[15]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[16]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[17]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[18]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[19]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[20]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[21]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[22]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[23]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[24]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[25]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[26]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[27]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[28]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[29]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[30]" at EXE.v(284)
Info (10041): Inferred latch for "moveout[31]" at EXE.v(284)
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:myex_mem"
Info (12128): Elaborating entity "MEM" for hierarchy "MEM:mymem"
Warning (10240): Verilog HDL Always Construct warning at MEM.v(104): inferring latch(es) for variable "cp0_cause", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM.v(141): inferring latch(es) for variable "mem_data_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mem_data_o[0]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[1]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[2]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[3]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[4]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[5]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[6]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[7]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[8]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[9]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[10]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[11]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[12]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[13]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[14]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[15]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[16]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[17]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[18]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[19]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[20]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[21]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[22]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[23]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[24]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[25]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[26]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[27]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[28]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[29]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[30]" at MEM.v(141)
Info (10041): Inferred latch for "mem_data_o[31]" at MEM.v(141)
Info (10041): Inferred latch for "cp0_cause[10]" at MEM.v(104)
Info (10041): Inferred latch for "cp0_cause[11]" at MEM.v(104)
Info (10041): Inferred latch for "cp0_cause[12]" at MEM.v(104)
Info (10041): Inferred latch for "cp0_cause[13]" at MEM.v(104)
Info (10041): Inferred latch for "cp0_cause[14]" at MEM.v(104)
Info (10041): Inferred latch for "cp0_cause[15]" at MEM.v(104)
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:mymem_wb"
Info (12128): Elaborating entity "HILO" for hierarchy "HILO:myhilo"
Info (12128): Elaborating entity "CTRL" for hierarchy "CTRL:myctrl"
Warning (10762): Verilog HDL Case Statement warning at CTRL.v(42): can't check case statement for completeness because the case expression has too many possible states
Warning (10240): Verilog HDL Always Construct warning at CTRL.v(35): inferring latch(es) for variable "new_pc", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "new_pc[0]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[1]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[2]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[3]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[4]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[5]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[6]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[7]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[8]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[9]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[10]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[11]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[12]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[13]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[14]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[15]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[16]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[17]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[18]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[19]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[20]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[21]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[22]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[23]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[24]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[25]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[26]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[27]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[28]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[29]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[30]" at CTRL.v(35)
Info (10041): Inferred latch for "new_pc[31]" at CTRL.v(35)
Info (12128): Elaborating entity "DATAMEM" for hierarchy "DATAMEM:mydatamem"
Info (12128): Elaborating entity "dm_ram" for hierarchy "DATAMEM:mydatamem|dm_ram:mydm_rams"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CPU/rtl/dm.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66g2.tdf
    Info (12023): Found entity 1: altsyncram_66g2
Info (12128): Elaborating entity "altsyncram_66g2" for hierarchy "DATAMEM:mydatamem|dm_ram:mydm_rams|altsyncram:altsyncram_component|altsyncram_66g2:auto_generated"
Info (12128): Elaborating entity "CP0" for hierarchy "CP0:mycp0"
Warning (10762): Verilog HDL Case Statement warning at CP0.v(86): can't check case statement for completeness because the case expression has too many possible states
Warning (10240): Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable "cause_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable "config_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable "prid_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CP0.v(160): inferring latch(es) for variable "data_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_o[0]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[1]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[2]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[3]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[4]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[5]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[6]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[7]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[8]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[9]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[10]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[11]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[12]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[13]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[14]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[15]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[16]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[17]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[18]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[19]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[20]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[21]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[22]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[23]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[24]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[25]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[26]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[27]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[28]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[29]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[30]" at CP0.v(160)
Info (10041): Inferred latch for "data_o[31]" at CP0.v(160)
Info (10041): Inferred latch for "prid_o[0]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[1]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[2]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[3]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[4]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[5]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[6]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[7]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[8]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[9]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[10]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[11]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[12]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[13]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[14]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[15]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[16]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[17]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[18]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[19]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[20]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[21]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[22]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[23]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[24]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[25]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[26]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[27]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[28]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[29]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[30]" at CP0.v(47)
Info (10041): Inferred latch for "prid_o[31]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[0]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[1]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[2]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[3]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[4]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[5]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[6]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[7]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[8]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[9]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[10]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[11]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[12]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[13]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[14]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[15]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[16]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[17]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[18]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[19]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[20]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[21]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[22]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[23]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[24]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[25]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[26]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[27]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[28]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[29]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[30]" at CP0.v(47)
Info (10041): Inferred latch for "config_o[31]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[0]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[1]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[7]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[16]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[17]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[18]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[19]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[20]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[21]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[24]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[25]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[26]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[27]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[28]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[29]" at CP0.v(47)
Info (10041): Inferred latch for "cause_o[30]" at CP0.v(47)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk~0
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SEG_LED:mysegled|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "EXE:myexe|Mult0"
Info (12130): Elaborated megafunction instantiation "SEG_LED:mysegled|lpm_divide:Div3"
Info (12133): Instantiated megafunction "SEG_LED:mysegled|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "SEG_LED:mysegled|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "SEG_LED:mysegled|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f
Info (12130): Elaborated megafunction instantiation "SEG_LED:mysegled|lpm_divide:Div4"
Info (12133): Instantiated megafunction "SEG_LED:mysegled|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim
Info (12130): Elaborated megafunction instantiation "SEG_LED:mysegled|lpm_divide:Div2"
Info (12133): Instantiated megafunction "SEG_LED:mysegled|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf
    Info (12023): Found entity 1: lpm_divide_akm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f
Info (12130): Elaborated megafunction instantiation "SEG_LED:mysegled|lpm_divide:Div1"
Info (12133): Instantiated megafunction "SEG_LED:mysegled|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af
Info (12130): Elaborated megafunction instantiation "SEG_LED:mysegled|lpm_divide:Div0"
Info (12133): Instantiated megafunction "SEG_LED:mysegled|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12130): Elaborated megafunction instantiation "EXE:myexe|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "EXE:myexe|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13012): Latch ID:myid|reg1_o[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[31]
Warning (13012): Latch ID:myid|reg2_o[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg2_o[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg2_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg1_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg2_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg1_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg2_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch ID:myid|reg1_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg2_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[18]
Warning (13012): Latch ID:myid|reg1_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[7]
Warning (13012): Latch ID:myid|reg2_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:myif_id|id_inst[19]
Warning (13012): Latch EXE:myexe|moveout[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch EXE:myexe|moveout[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex|ex_aluop[1]
Warning (13012): Latch CP0:mycp0|data_o[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_WB:mymem_wb|wb_cp0_reg_data[0]
Warning (13012): Latch CP0:mycp0|data_o[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_WB:mymem_wb|wb_cp0_reg_data[1]
Warning (13012): Latch CP0:mycp0|data_o[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CTRL:myctrl|new_pc[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem|mem_excepttype[9]
Warning (13012): Latch CP0:mycp0|data_o[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Warning (13012): Latch CP0:mycp0|data_o[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE:myexe|cp0_reg_read_addr_o[4]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led2" is stuck at GND
    Warning (13410): Pin "led3" is stuck at GND
    Warning (13410): Pin "lcd_hs" is stuck at VCC
    Warning (13410): Pin "lcd_vs" is stuck at VCC
    Warning (13410): Pin "lcd_bl" is stuck at VCC
    Warning (13410): Pin "lcd_rst" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "SEG_LED:mysegled|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8819 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 8717 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 314 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Sat Apr 13 20:34:00 2019
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:29


