  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  432/  1074.)( 4106/ 16646.)( 1300/  4864.)(    0/     0.)
     4/   4. : (    1/     1.)(    2/     2.)( FFFF/    -1.)(    4/     4.)
     8/   8. : (    5/     5.)(    5/     5.)(    0/     0.)(    0/     0.)
 state is decimal format; registers are hex 
   starting instruction 1
    0    4    5   6   0    0    0    0    0    0    0   0    0    0 0000 [pc]-> mar      
    1    4    5   6   0    0    0    0    0    0    0   0    0    0 0000 [[mar]]-> mdr   
    2    4    5   6   0    0    0    0    0    0    0   0  432    0 0000 [mdr] -> ir     
    3    4    5   6   0    0    0    0    0    0    0   0  432  432 0000 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    4    5   6   0    0    1    0    0    0    0   0  432  432 0000 [q] -> pc       
  300    4    5   6   1    0    1    0    0    0    0   0  432  432 0000 --              
  301    4    5   6   1    0    1    0    0    0    0   0  432  432 0000 --              
  160    4    5   6   1    0    1    0    0    0    0   0  432  432 0000 --              
   77    4    5   6   1    0    1    0    0    0    0   0  432  432 0000 [r_dst] -> t1   

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   78    4    5   6   1    6    1    0    0    0    0   0  432  432 0000 [t1] - 1 -> q   
   79    4    5   6   1    6    5    0    0    0    0   0  432  432 0000 [q] -> r_dst/t3 
   80    4    5   5   1    6    5    0    5    0    0   0  432  432 0000 [t3] -> mar     
   81    4    5   5   1    6    5    0    5    0    0   5  432  432 0000 [[mar]] -> mdr  
   82    4    5   5   1    6    5    0    5    0    0   5    2  432 0000 [mdr] -> t5     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  161    4    5   5   1    6    5    0    5    0    2   5    2  432 0000 --              
  210    4    5   5   1    6    5    0    5    0    2   5    2  432 0000 0 - [t5] -> q   
  211    4    5   5   1    6 FFFE    0    5    0    2   5    2  432 0000 [q] -> t4       
  162    4    5   5   1    6 FFFE    0    5 FFFE    2   5    2  432 0001 --              
  129    4    5   5   1    6 FFFE    0    5 FFFE    2   5    2  432 0001 [t3] -> mar/r_ds

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  130    4    5   5   1    6 FFFE    0    5 FFFE    2   5    2  432 0001 [t4] -> mdr     
  131    4    5   5   1    6 FFFE    0    5 FFFE    2   5 FFFE  432 0001 [mdr] -> [mar]  
   starting instruction 2
    0    4    5   5   1    6 FFFE    0    5 FFFE    2   5 FFFE  432 0001 [pc]-> mar      
    1    4    5   5   1    6 FFFE    0    5 FFFE    2   1 FFFE  432 0001 [[mar]]-> mdr   
    2    4    5   5   1    6 FFFE    0    5 FFFE    2   1 4106  432 0001 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    4    5   5   1    6 FFFE    0    5 FFFE    2   1 4106 4106 0001 [pc]+1 -> q     
    4    4    5   5   1    6    2    0    5 FFFE    2   1 4106 4106 0001 [q] -> pc       
  300    4    5   5   2    6    2    0    5 FFFE    2   1 4106 4106 0001 --              
   20    4    5   5   2    6    2    0    5 FFFE    2   1 4106 4106 0001 --              
   31    4    5   5   2    6    2    0    5 FFFE    2   1 4106 4106 0001 [r_src] -> mar/t

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   32    4    5   5   2    6    2    5    5 FFFE    2   5 4106 4106 0001 [[mar]] -> mdr  
   33    4    5   5   2    6    2    5    5 FFFE    2   5 FFFE 4106 0001 [mdr] -> t4     
   21    4    5   5   2    6    2    5    5 FFFE    2   5 FFFE 4106 0001 --              
   70    4    5   5   2    6    2    5    5 FFFE    2   5 FFFE 4106 0001 [r_dst] -> t3/t5
   22    4    5   5   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  150    4    5   5   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 --              
   23    4    5   5   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 --              
  120    4    5   5   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 [t4] -> r_dst   
   24    4    5FFFE   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 --              
   25    4    5FFFE   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  101    4    5FFFE   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 [t2] -> mar/r_sr
  102    4    5FFFE   2    6    2    5    5 FFFE    5   5 FFFE 4106 0001 [t5] -> mdr     
  103    4    5FFFE   2    6    2    5    5 FFFE    5   5    5 4106 0001 [mdr] -> [mar]  
   26    4    5FFFE   2    6    2    5    5 FFFE    5   5    5 4106 0001 --              
  800    4    5FFFE   2    6    2    5    5 FFFE    5   5    5 4106 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  803    4    5FFFE   2    6    2    5    5 FFFE    5   5    5 4106 0001 --              
   starting instruction 3
    0    4    5FFFE   2    6    2    5    5 FFFE    5   5    5 4106 0001 [pc]-> mar      
    1    4    5FFFE   2    6    2    5    5 FFFE    5   2    5 4106 0001 [[mar]]-> mdr   
    2    4    5FFFE   2    6    2    5    5 FFFE    5   2 1300 4106 0001 [mdr] -> ir     
    3    4    5FFFE   2    6    2    5    5 FFFE    5   2 1300 1300 0001 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    4    5FFFE   2    6    3    5    5 FFFE    5   2 1300 1300 0001 [q] -> pc       
  300    4    5FFFE   3    6    3    5    5 FFFE    5   2 1300 1300 0001 --              
   20    4    5FFFE   3    6    3    5    5 FFFE    5   2 1300 1300 0001 --              
   37    4    5FFFE   3    6    3    5    5 FFFE    5   2 1300 1300 0001 [r_src] -> t1   
   38    4    5FFFE   3    4    3    5    5 FFFE    5   2 1300 1300 0001 [t1] - 1 -> q   

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   39    4    5FFFE   3    4    3    5    5 FFFE    5   2 1300 1300 0001 [q] -> r_src/t2 
   40    3    5FFFE   3    4    3    3    5 FFFE    5   2 1300 1300 0001 [t2] -> mar     
   41    3    5FFFE   3    4    3    3    5 FFFE    5   3 1300 1300 0001 [[mar]] -> mdr  
   42    3    5FFFE   3    4    3    3    5 FFFE    5   3    0 1300 0001 [mdr] -> t4     
   21    3    5FFFE   3    4    3    3    5    0    5   3    0 1300 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   70    3    5FFFE   3    4    3    3    5    0    5   3    0 1300 0001 [r_dst] -> t3/t5
   22    3    5FFFE   3    4    3    3    3    0    3   3    0 1300 0001 --              
  140    3    5FFFE   3    4    3    3    3    0    3   3    0 1300 0001 [t4] -> t1      
  141    3    5FFFE   3    0    3    3    3    0    3   3    0 1300 0001 [t1] + [t5] -> q
  142    3    5FFFE   3    0    3    3    3    0    3   3    0 1300 0001 [q] -> t4       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   23    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 --              
  120    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 [t4] -> r_dst   
   24    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 --              
   26    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 --              
  800    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  803    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 --              
   starting instruction 4
    0    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 [pc]-> mar      
    1    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 [[mar]]-> mdr   
    2    3    5FFFE   3    0    3    3    3    3    3   3    0 1300 0000 [mdr] -> ir     
    3    3    5FFFE   3    0    3    3    3    3    3   3    0    0 0000 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    3    5FFFE   3    0    4    3    3    3    3   3    0    0 0000 [q] -> pc       
  300    3    5FFFE   4    0    4    3    3    3    3   3    0    0 0000 --              
  301    3    5FFFE   4    0    4    3    3    3    3   3    0    0 0000 --              
    5    3    5FFFE   4    0    4    3    3    3    3   3    0    0 0000 --              
    6    3    5FFFE   4    0    4    3    3    3    3   3    0    0 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   10    3    5FFFE   4    0    4    3    3    3    3   3    0    0 0000 --              
  test 3: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  432/  1074.)( 4106/ 16646.)( 1300/  4864.)(    0/     0.)
     4/   4. : (    1/     1.)(    5/     5.)( FFFF/    -1.)(    4/     4.)
     8/   8. : (    5/     5.)(    5/     5.)(    0/     0.)(    0/     0.)
