<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 16 18:07:00 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     spi_lcd
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets sys_clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.682ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_c +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i1  (to sys_clk_c +)

   Delay:                  12.536ns  (36.9% logic, 63.1% route), 12 logic levels.

 Constraint Details:

     12.536ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.682ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_c)
Route       408   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7720_2_lut_rep_351
Route        17   e 1.519                                  \lcd_show_char_inst/n14602
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i475_3_lut_4_lut
Route         6   e 1.218                                  \lcd_show_char_inst/n1211
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i476_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n476
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i11701_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12367
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i11702
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12368
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11977_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12643
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12711_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12650
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11988
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12654
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i11990_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12656
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i4095
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[1]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i2_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[1]
                  --------
                   12.536  (36.9% logic, 63.1% route), 12 logic levels.


Error:  The following path violates requirements by 7.681ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_c +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i3  (to sys_clk_c +)

   Delay:                  12.535ns  (36.9% logic, 63.1% route), 12 logic levels.

 Constraint Details:

     12.535ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.681ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_c)
Route       408   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7720_2_lut_rep_351
Route        17   e 1.519                                  \lcd_show_char_inst/n14602
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i236_3_lut_4_lut
Route         3   e 1.051                                  \lcd_show_char_inst/char_ram_inst/n236
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444_adj_736
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i445_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n445
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11744
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12410
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11758_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12424
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12699_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12431
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11769
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12435
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i11771
Route         1   e 0.788                                  \lcd_show_char_inst/n12437
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/address_11__I_0_Mux_3_i4095_4_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[3]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i4_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[3]
                  --------
                   12.535  (36.9% logic, 63.1% route), 12 logic levels.


Error:  The following path violates requirements by 7.681ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_c +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i2  (to sys_clk_c +)

   Delay:                  12.535ns  (36.9% logic, 63.1% route), 12 logic levels.

 Constraint Details:

     12.535ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.681ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_c)
Route       408   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7720_2_lut_rep_351
Route        17   e 1.519                                  \lcd_show_char_inst/n14602
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i236_3_lut_4_lut
Route         3   e 1.051                                  \lcd_show_char_inst/char_ram_inst/n236
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444_adj_736
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i445_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n445_adj_737
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i12619_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12441
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i11789
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12455
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11796_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12462
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11800
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12466
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i11802
Route         1   e 0.788                                  \lcd_show_char_inst/n12468
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/address_11__I_0_Mux_2_i4095_4_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[2]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i3_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[2]
                  --------
                   12.535  (36.9% logic, 63.1% route), 12 logic levels.

Warning: 12.682 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sys_clk_50MHz]
            359 items scored, 359 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.114ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \lcd_init_inst/cnt_s4_num__i10  (from sys_clk_50MHz +)
   Destination:    FD1S3AX    D              \lcd_init_inst/init_data_i7  (to sys_clk_50MHz +)

   Delay:                   9.968ns  (31.0% logic, 69.0% route), 7 logic levels.

 Constraint Details:

      9.968ns data_path \lcd_init_inst/cnt_s4_num__i10 to \lcd_init_inst/init_data_i7 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.114ns

 Path Details: \lcd_init_inst/cnt_s4_num__i10 to \lcd_init_inst/init_data_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_init_inst/cnt_s4_num__i10 (from sys_clk_50MHz)
Route         3   e 1.099                                  \lcd_init_inst/cnt_s4_num[10]
LUT4        ---     0.448              B to Z              \lcd_init_inst/i5_4_lut
Route         1   e 0.788                                  \lcd_init_inst/n12
LUT4        ---     0.448              B to Z              \lcd_init_inst/i6_4_lut
Route         2   e 0.954                                  \lcd_init_inst/n11949
LUT4        ---     0.448              B to Z              \lcd_init_inst/i4_4_lut_rep_194
Route        13   e 1.506                                  \lcd_init_inst/n14445
LUT4        ---     0.448              A to Z              \lcd_init_inst/i49_4_lut_4_lut
Route         1   e 0.788                                  \lcd_init_inst/n33
LUT4        ---     0.448              A to Z              \lcd_init_inst/i7361_4_lut
Route         2   e 0.954                                  \lcd_init_inst/init_data_8__N_231[7]
LUT4        ---     0.448              A to Z              \lcd_init_inst/init_data_8__I_0_i8_4_lut
Route         1   e 0.788                                  \lcd_init_inst/init_data_8__N_97[7]
                  --------
                    9.968  (31.0% logic, 69.0% route), 7 logic levels.


Error:  The following path violates requirements by 5.114ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \lcd_init_inst/cnt_s4_num__i10  (from sys_clk_50MHz +)
   Destination:    FD1S3AX    D              \lcd_init_inst/init_data_i6  (to sys_clk_50MHz +)

   Delay:                   9.968ns  (31.0% logic, 69.0% route), 7 logic levels.

 Constraint Details:

      9.968ns data_path \lcd_init_inst/cnt_s4_num__i10 to \lcd_init_inst/init_data_i6 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.114ns

 Path Details: \lcd_init_inst/cnt_s4_num__i10 to \lcd_init_inst/init_data_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_init_inst/cnt_s4_num__i10 (from sys_clk_50MHz)
Route         3   e 1.099                                  \lcd_init_inst/cnt_s4_num[10]
LUT4        ---     0.448              B to Z              \lcd_init_inst/i5_4_lut
Route         1   e 0.788                                  \lcd_init_inst/n12
LUT4        ---     0.448              B to Z              \lcd_init_inst/i6_4_lut
Route         2   e 0.954                                  \lcd_init_inst/n11949
LUT4        ---     0.448              B to Z              \lcd_init_inst/i4_4_lut_rep_194
Route        13   e 1.506                                  \lcd_init_inst/n14445
LUT4        ---     0.448              A to Z              \lcd_init_inst/i49_4_lut_4_lut
Route         1   e 0.788                                  \lcd_init_inst/n33
LUT4        ---     0.448              A to Z              \lcd_init_inst/i7361_4_lut
Route         2   e 0.954                                  \lcd_init_inst/init_data_8__N_231[7]
LUT4        ---     0.448              A to Z              \lcd_init_inst/init_data_8__I_0_i7_4_lut
Route         1   e 0.788                                  \lcd_init_inst/init_data_8__N_97[6]
                  --------
                    9.968  (31.0% logic, 69.0% route), 7 logic levels.


Error:  The following path violates requirements by 5.114ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \lcd_init_inst/cnt_s4_num__i9  (from sys_clk_50MHz +)
   Destination:    FD1S3AX    D              \lcd_init_inst/init_data_i7  (to sys_clk_50MHz +)

   Delay:                   9.968ns  (31.0% logic, 69.0% route), 7 logic levels.

 Constraint Details:

      9.968ns data_path \lcd_init_inst/cnt_s4_num__i9 to \lcd_init_inst/init_data_i7 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.114ns

 Path Details: \lcd_init_inst/cnt_s4_num__i9 to \lcd_init_inst/init_data_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_init_inst/cnt_s4_num__i9 (from sys_clk_50MHz)
Route         3   e 1.099                                  \lcd_init_inst/cnt_s4_num[9]
LUT4        ---     0.448              C to Z              \lcd_init_inst/i5_4_lut
Route         1   e 0.788                                  \lcd_init_inst/n12
LUT4        ---     0.448              B to Z              \lcd_init_inst/i6_4_lut
Route         2   e 0.954                                  \lcd_init_inst/n11949
LUT4        ---     0.448              B to Z              \lcd_init_inst/i4_4_lut_rep_194
Route        13   e 1.506                                  \lcd_init_inst/n14445
LUT4        ---     0.448              A to Z              \lcd_init_inst/i49_4_lut_4_lut
Route         1   e 0.788                                  \lcd_init_inst/n33
LUT4        ---     0.448              A to Z              \lcd_init_inst/i7361_4_lut
Route         2   e 0.954                                  \lcd_init_inst/init_data_8__N_231[7]
LUT4        ---     0.448              A to Z              \lcd_init_inst/init_data_8__I_0_i8_4_lut
Route         1   e 0.788                                  \lcd_init_inst/init_data_8__N_97[7]
                  --------
                    9.968  (31.0% logic, 69.0% route), 7 logic levels.

Warning: 10.114 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets sys_clk_c]               |     5.000 ns|    12.682 ns|    12 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_50MHz]           |     5.000 ns|    10.114 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\lcd_show_char_inst/rom_addr[2]         |     408|     981|     22.02%
                                        |        |        |
\lcd_show_char_inst/rom_addr[1]         |     387|     927|     20.81%
                                        |        |        |
\lcd_show_char_inst/rom_addr[3]         |     518|     809|     18.16%
                                        |        |        |
\lcd_show_char_inst/rom_q[3]            |       1|     729|     16.36%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[3]    |       1|     729|     16.36%
                                        |        |        |
\lcd_show_char_inst/rom_q[2]            |       1|     721|     16.18%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[2]    |       1|     721|     16.18%
                                        |        |        |
\lcd_show_char_inst/rom_addr[0]         |     512|     694|     15.58%
                                        |        |        |
\lcd_show_char_inst/rom_q[4]            |       1|     677|     15.20%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[4]    |       1|     677|     15.20%
                                        |        |        |
\lcd_show_char_inst/rom_q[1]            |       1|     672|     15.08%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[1]    |       1|     672|     15.08%
                                        |        |        |
\lcd_show_char_inst/n12437              |       1|     590|     13.24%
                                        |        |        |
\lcd_show_char_inst/n12468              |       1|     580|     13.02%
                                        |        |        |
\lcd_show_char_inst/n12406              |       1|     536|     12.03%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12656|       1|     531|     11.92%
                                        |        |        |
\lcd_show_char_inst/rom_q[5]            |       1|     512|     11.49%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[5]    |       1|     512|     11.49%
                                        |        |        |
\lcd_show_char_inst/rom_addr[4]         |     459|     446|     10.01%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4455  Score: 18448912

Constraints cover  7948 paths, 2076 nets, and 6740 connections (97.8% coverage)


Peak memory: 177049600 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
