module Benchmark_rules100{
	define GATE_NODE_N [ gateType : String , connected : int ](  OUT1 : out , IN1 : in , IN2 : in , IN3 : in);
	define INPUT_G  [gateType : String , connected : int ](OUT1 : out);
	define R_G  [gateType : String](OUT1 : out , IN1 : in);
	define CLK_G  [gateType : String ](OUT1 : out);
	define RST_G  [gateType : String ](OUT1 : out);
	define IC_INSTANCE [connected : int](IN1 : in, OUT1 : out);
	define PAT_0  [connected : int ] (IN_1_4_l_0 : in , IN_2_4_l_0 : in , IN_3_4_l_0 : in , IN_4_4_l_0 : in , IN_5_4_l_0 : in , IN_6_4_l_0 : in , n_184_1_r_0 : out , n_272_1_r_0 : out , n_61_1_r_0 : out , n_722_2_r_0 : out , n_811_2_r_0 : out , v13_D_7_2_r_0 : out , CLK : in , RST : in);
	define PAT_1  [connected : int ] (IN_1_0_l_1 : in , IN_2_0_l_1 : in , IN_3_0_l_1 : in , IN_4_0_l_1 : in , IN_5_0_l_1 : in , IN_6_0_l_1 : in , internal29_3_r_1 : out , n_265_3_r_1 : out , n_569_3_r_1 : out , n_722_2_r_1 : out , n_811_2_r_1 : out , v13_D_7_2_r_1 : out , CLK : in , RST : in);
	define PAT_2  [connected : int ] (IN_1_4_l_2 : in , IN_2_4_l_2 : in , IN_3_4_l_2 : in , IN_4_4_l_2 : in , IN_5_4_l_2 : in , IN_6_4_l_2 : in , internal29_3_r_2 : out , n_184_1_r_2 : out , n_265_3_r_2 : out , n_272_1_r_2 : out , n_569_3_r_2 : out , n_61_1_r_2 : out , CLK : in , RST : in);
	define PAT_3  [connected : int ] (IN_1_4_l_3 : in , IN_2_4_l_3 : in , IN_3_4_l_3 : in , IN_4_4_l_3 : in , IN_5_4_l_3 : in , IN_6_4_l_3 : in , n_125_5_r_3 : out , n_184_1_r_3 : out , n_251_5_r_3 : out , n_272_1_r_3 : out , n_51_5_r_3 : out , n_61_1_r_3 : out , CLK : in , RST : in);
	define PAT_4  [connected : int ] (IN_1_4_l_4 : in , IN_2_4_l_4 : in , IN_3_4_l_4 : in , IN_4_4_l_4 : in , IN_5_4_l_4 : in , IN_6_4_l_4 : in , internal29_3_r_4 : out , n_125_5_r_4 : out , n_251_5_r_4 : out , n_265_3_r_4 : out , n_51_5_r_4 : out , n_569_3_r_4 : out , CLK : in , RST : in);
	define PAT_5  [connected : int ] (IN_1_4_l_5 : in , IN_2_4_l_5 : in , IN_3_4_l_5 : in , IN_4_4_l_5 : in , IN_5_4_l_5 : in , IN_6_4_l_5 : in , n_125_5_r_5 : out , n_251_5_r_5 : out , n_51_5_r_5 : out , n_722_2_r_5 : out , n_811_2_r_5 : out , v13_D_7_2_r_5 : out , CLK : in , RST : in);
	define PAT_6  [connected : int ] (IN_1_0_l_6 : in , IN_2_0_l_6 : in , IN_3_0_l_6 : in , IN_4_0_l_6 : in , IN_5_0_l_6 : in , IN_6_0_l_6 : in , n_184_1_r_6 : out , n_272_1_r_6 : out , n_61_1_r_6 : out , n_722_2_r_6 : out , n_811_2_r_6 : out , v13_D_7_2_r_6 : out , CLK : in , RST : in);
	define PAT_7  [connected : int ] (IN_1_0_l_7 : in , IN_2_0_l_7 : in , IN_3_0_l_7 : in , IN_4_0_l_7 : in , IN_5_0_l_7 : in , IN_6_0_l_7 : in , internal29_3_r_7 : out , n_184_1_r_7 : out , n_265_3_r_7 : out , n_272_1_r_7 : out , n_569_3_r_7 : out , n_61_1_r_7 : out , CLK : in , RST : in);
	define PAT_8  [connected : int ] (IN_1_0_l_8 : in , IN_2_0_l_8 : in , IN_3_0_l_8 : in , IN_4_0_l_8 : in , IN_5_0_l_8 : in , IN_6_0_l_8 : in , n_125_5_r_8 : out , n_149_4_r_8 : out , n_251_5_r_8 : out , n_330_4_r_8 : out , n_51_5_r_8 : out , n_74_4_r_8 : out , CLK : in , RST : in);
	define PAT_9  [connected : int ] (IN_1_4_l_9 : in , IN_2_4_l_9 : in , IN_3_4_l_9 : in , IN_4_4_l_9 : in , IN_5_4_l_9 : in , IN_6_4_l_9 : in , internal29_3_r_9 : out , n_265_3_r_9 : out , n_569_3_r_9 : out , n_722_2_r_9 : out , n_811_2_r_9 : out , v13_D_7_2_r_9 : out , CLK : in , RST : in);

	Benchmark_rules100 {}

	rule Input_Init {
		sub {}
		add IN_1 INPUT_G [ gateType = "INPUT" , connected = 0];
	}

	rule Clock_Init {
		sub {}
		add IN_1 CLK_G [ gateType = "INPUT"];
	}

	rule Reset_Init {
		sub {}
		add IN_1 RST_G [ gateType = "INPUT"];
	}

	rule nt_connected_IC__instance_removal {
		sub {
			U1 GATE_NODE_N [ connected := 0];
			U2 IC_INSTANCE [ connected := 1](U1.OUT1->IN1);
		}
		del U2 IC_INSTANCE [ connected = 1](U1.OUT1->IN1);
	}

	rule primary_input_connected_pattern_substitute_0 {
		sub {
			IN_IN_1_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_4_l_0 IC_INSTANCE[ connected := 1](IN_IN_1_4_l_0.OUT1 -> IN1);
			IN_IN_2_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_4_l_0 IC_INSTANCE[ connected := 1](IN_IN_2_4_l_0.OUT1 -> IN1);
			IN_IN_3_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_4_l_0 IC_INSTANCE[ connected := 1](IN_IN_3_4_l_0.OUT1 -> IN1);
			IN_IN_4_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_4_l_0 IC_INSTANCE[ connected := 1](IN_IN_4_4_l_0.OUT1 -> IN1);
			IN_IN_5_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_4_l_0 IC_INSTANCE[ connected := 1](IN_IN_5_4_l_0.OUT1 -> IN1);
			IN_IN_6_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_4_l_0 IC_INSTANCE[ connected := 1](IN_IN_6_4_l_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_0 PAT_0[connected := 1](IN_PORT_IN_1_4_l_0.OUT1 -> IN_1_4_l_0 , IN_PORT_IN_2_4_l_0.OUT1 -> IN_2_4_l_0 , IN_PORT_IN_3_4_l_0.OUT1 -> IN_3_4_l_0 , IN_PORT_IN_4_4_l_0.OUT1 -> IN_4_4_l_0 , IN_PORT_IN_5_4_l_0.OUT1 -> IN_5_4_l_0 , IN_PORT_IN_6_4_l_0.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_184_1_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_184_1_r_0 -> IN1);
			OUT_PORT_n_272_1_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_272_1_r_0 -> IN1);
			OUT_PORT_n_61_1_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_61_1_r_0 -> IN1);
			OUT_PORT_n_722_2_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_722_2_r_0 -> IN1);
			OUT_PORT_n_811_2_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_811_2_r_0 -> IN1);
			OUT_PORT_v13_D_7_2_r_0 IC_INSTANCE[ connected := 1](P_inst_0.v13_D_7_2_r_0 -> IN1);
		}
		del OUT_PORT_n_184_1_r_0 IC_INSTANCE(P_inst_0.n_184_1_r_0 -> IN1);
		del OUT_PORT_n_272_1_r_0 IC_INSTANCE(P_inst_0.n_272_1_r_0 -> IN1);
		del OUT_PORT_n_61_1_r_0 IC_INSTANCE(P_inst_0.n_61_1_r_0 -> IN1);
		del OUT_PORT_n_722_2_r_0 IC_INSTANCE(P_inst_0.n_722_2_r_0 -> IN1);
		del OUT_PORT_n_811_2_r_0 IC_INSTANCE(P_inst_0.n_811_2_r_0 -> IN1);
		del OUT_PORT_v13_D_7_2_r_0 IC_INSTANCE(P_inst_0.v13_D_7_2_r_0 -> IN1);
		del P_inst_0 PAT_0[connected = 1](IN_PORT_IN_1_4_l_0.OUT1 -> IN_1_4_l_0 , IN_PORT_IN_2_4_l_0.OUT1 -> IN_2_4_l_0 , IN_PORT_IN_3_4_l_0.OUT1 -> IN_3_4_l_0 , IN_PORT_IN_4_4_l_0.OUT1 -> IN_4_4_l_0 , IN_PORT_IN_5_4_l_0.OUT1 -> IN_5_4_l_0 , IN_PORT_IN_6_4_l_0.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_0 IC_INSTANCE[ connected = 1](IN_IN_1_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_0 IC_INSTANCE[ connected = 1](IN_IN_2_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_0 IC_INSTANCE[ connected = 1](IN_IN_3_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_0 IC_INSTANCE[ connected = 1](IN_IN_4_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_0 IC_INSTANCE[ connected = 1](IN_IN_5_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_0 IC_INSTANCE[ connected = 1](IN_IN_6_4_l_0.OUT1 -> IN1);
		add rst_connected_not_n_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_4_4_l_0.OUT1 -> IN1);
		add n_74_4_l_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_0.OUT1 -> IN1, IN_IN_5_4_l_0.OUT1 -> IN2);
		add n_149_4_l_0 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_0.OUT1 -> IN1, IN_IN_6_4_l_0.OUT1 -> IN2);
		add n_124_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_0.OUT1 -> IN1);
		add n_125_1_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_0.OUT1 -> IN1, n_74_4_l_0.OUT1 -> IN2);
		add UC_19_1_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_149_4_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_183_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_0.OUT1 -> IN1);
		add G11_4_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_3_4_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_337_4_l_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_0.OUT1 -> IN1);
		add n_93_4_l_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_0.OUT1 -> IN1, IN_IN_2_4_l_0.OUT1 -> IN2);
		add n_177_4_l_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_0.OUT1 -> IN1, IN_IN_1_4_l_0.OUT1 -> IN2);
		add G14_4_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_332_4_l_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_0.OUT1 -> IN1);
		add n_330_4_l_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_337_4_l_0.OUT1 -> IN1, n_332_4_l_0.OUT1 -> IN2);
		add n_2_2_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_0.OUT1 -> IN1);
		add n_1209_2_r_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_149_4_l_0.OUT1 -> IN1, n_2_2_r_0.OUT1 -> IN2);
		add v7_2_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_1184_2_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_0.OUT1 -> IN1);
		add n_1190_2_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_0.OUT1 -> IN1);
		add n_722_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_0.OUT1 -> IN1, n_74_4_l_0.OUT1 -> IN2);
		add v13_D_7Inter2_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_0.OUT1 -> IN1, n_74_4_l_0.OUT1 -> IN2);
		add n_811_2_r_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_0.OUT1 -> IN1, n_2_2_r_0.OUT1 -> IN2);
		add n_61_1_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_0.OUT1 -> IN1, n_124_1_r_0.OUT1 -> IN2);
		add n_141_1_r_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_0.OUT1 -> IN1, n_125_1_r_0.OUT1 -> IN2);
		add UC_17_1_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_276_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_0.OUT1 -> IN1);
		add n_184_1_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_0.OUT1 -> IN1, n_183_1_r_0.OUT1 -> IN2);
		add n_272_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_0.OUT1 -> IN1);
		add v13_D_7Inter1_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_0.OUT1 -> IN1, n_330_4_l_0.OUT1 -> IN2);
		add v13_D_7_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter1_2_r_0.OUT1 -> IN1, v13_D_7Inter2_2_r_0.OUT1 -> IN2);
		add OUT_PORT_n_184_1_r_0(n_184_1_r_0.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_0(n_272_1_r_0.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_0(n_61_1_r_0.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_0(n_722_2_r_0.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_0(n_811_2_r_0.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_0(v13_D_7_2_r_0.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_1 {
		sub {
			IN_IN_1_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_0_l_1 IC_INSTANCE[ connected := 1](IN_IN_1_0_l_1.OUT1 -> IN1);
			IN_IN_2_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_0_l_1 IC_INSTANCE[ connected := 1](IN_IN_2_0_l_1.OUT1 -> IN1);
			IN_IN_3_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_0_l_1 IC_INSTANCE[ connected := 1](IN_IN_3_0_l_1.OUT1 -> IN1);
			IN_IN_4_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_0_l_1 IC_INSTANCE[ connected := 1](IN_IN_4_0_l_1.OUT1 -> IN1);
			IN_IN_5_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_0_l_1 IC_INSTANCE[ connected := 1](IN_IN_5_0_l_1.OUT1 -> IN1);
			IN_IN_6_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_0_l_1 IC_INSTANCE[ connected := 1](IN_IN_6_0_l_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_1 PAT_1[connected := 1](IN_PORT_IN_1_0_l_1.OUT1 -> IN_1_0_l_1 , IN_PORT_IN_2_0_l_1.OUT1 -> IN_2_0_l_1 , IN_PORT_IN_3_0_l_1.OUT1 -> IN_3_0_l_1 , IN_PORT_IN_4_0_l_1.OUT1 -> IN_4_0_l_1 , IN_PORT_IN_5_0_l_1.OUT1 -> IN_5_0_l_1 , IN_PORT_IN_6_0_l_1.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_1 IC_INSTANCE[ connected := 1](P_inst_1.internal29_3_r_1 -> IN1);
			OUT_PORT_n_265_3_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_265_3_r_1 -> IN1);
			OUT_PORT_n_569_3_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_569_3_r_1 -> IN1);
			OUT_PORT_n_722_2_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_722_2_r_1 -> IN1);
			OUT_PORT_n_811_2_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_811_2_r_1 -> IN1);
			OUT_PORT_v13_D_7_2_r_1 IC_INSTANCE[ connected := 1](P_inst_1.v13_D_7_2_r_1 -> IN1);
		}
		del OUT_PORT_internal29_3_r_1 IC_INSTANCE(P_inst_1.internal29_3_r_1 -> IN1);
		del OUT_PORT_n_265_3_r_1 IC_INSTANCE(P_inst_1.n_265_3_r_1 -> IN1);
		del OUT_PORT_n_569_3_r_1 IC_INSTANCE(P_inst_1.n_569_3_r_1 -> IN1);
		del OUT_PORT_n_722_2_r_1 IC_INSTANCE(P_inst_1.n_722_2_r_1 -> IN1);
		del OUT_PORT_n_811_2_r_1 IC_INSTANCE(P_inst_1.n_811_2_r_1 -> IN1);
		del OUT_PORT_v13_D_7_2_r_1 IC_INSTANCE(P_inst_1.v13_D_7_2_r_1 -> IN1);
		del P_inst_1 PAT_1[connected = 1](IN_PORT_IN_1_0_l_1.OUT1 -> IN_1_0_l_1 , IN_PORT_IN_2_0_l_1.OUT1 -> IN_2_0_l_1 , IN_PORT_IN_3_0_l_1.OUT1 -> IN_3_0_l_1 , IN_PORT_IN_4_0_l_1.OUT1 -> IN_4_0_l_1 , IN_PORT_IN_5_0_l_1.OUT1 -> IN_5_0_l_1 , IN_PORT_IN_6_0_l_1.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_1 IC_INSTANCE[ connected = 1](IN_IN_1_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_1 IC_INSTANCE[ connected = 1](IN_IN_2_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_1 IC_INSTANCE[ connected = 1](IN_IN_3_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_1 IC_INSTANCE[ connected = 1](IN_IN_4_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_1 IC_INSTANCE[ connected = 1](IN_IN_5_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_1 IC_INSTANCE[ connected = 1](IN_IN_6_0_l_1.OUT1 -> IN1);
		add rst_connected_not_n_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_3_0_l_1.OUT1 -> IN1);
		add n_146_0_l_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_1.OUT1 -> IN1, IN_IN_4_0_l_1.OUT1 -> IN2);
		add n_200_0_l_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_1.OUT1 -> IN1, IN_IN_5_0_l_1.OUT1 -> IN2);
		add n_2_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_1.OUT1 -> IN1);
		add n_811_2_r_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_2_2_r_1.OUT1 -> IN1, n_200_0_l_1.OUT1 -> IN2);
		add n_156_0_l_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_1.OUT1 -> IN1, IN_IN_2_0_l_1.OUT1 -> IN2);
		add C3_Q2_0_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_50_0_l_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_1.OUT1 -> IN1);
		add n_260_0_l_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_1.OUT1 -> IN1, IN_IN_6_0_l_1.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_1.OUT1 -> IN1, n_200_0_l_1.OUT1 -> IN2);
		add n_1209_2_r_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_1.OUT1 -> IN1, n_2_2_r_1.OUT1 -> IN2);
		add v7_2_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_1184_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_1.OUT1 -> IN1);
		add n_1190_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_1.OUT1 -> IN1);
		add n_722_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_1.OUT1 -> IN1, n_260_0_l_1.OUT1 -> IN2);
		add OLATCH_FEL_0_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_1_0_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_32_0_l_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_1.OUT1 -> IN1);
		add n_33_0_l_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_1.OUT1 -> IN1, n_32_0_l_1.OUT1 -> IN2);
		add n_610_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_1.OUT1 -> IN1);
		add v13_D_7Inter2_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_1.OUT1 -> IN1, n_1190_2_r_1.OUT1 -> IN2);
		add v13_D_7_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter2_2_r_1.OUT1 -> IN1, v13_D_7Inter1_2_r_1.OUT1 -> IN2);
		add n_471_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_1.OUT1 -> IN1);
		add n_265_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_1.OUT1 -> IN1, n_33_0_l_1.OUT1 -> IN2);
		add internal29_3_r_1 GATE_NODE_N[ gateType = "AND" , connected = 0](n_471_3_r_1.OUT1 -> IN1, n_200_0_l_1.OUT1 -> IN2);
		add n_535_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_1.OUT1 -> IN1, n_33_0_l_1.OUT1 -> IN2);
		add internal2_3_r_1 GATE_NODE_N[ gateType = "AND" , connected = 0](n_535_3_r_1.OUT1 -> IN1, n_260_0_l_1.OUT1 -> IN2);
		add n_405_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_200_0_l_1.OUT1 -> IN1, internal2_3_r_1.OUT1 -> IN2);
		add G39_3_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_568_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_1.OUT1 -> IN1);
		add n_569_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_1.OUT1 -> IN1, n_610_3_r_1.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_1(internal29_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_1(n_265_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_1(n_569_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_1(n_722_2_r_1.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_1(n_811_2_r_1.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_1(v13_D_7_2_r_1.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_2 {
		sub {
			IN_IN_1_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_4_l_2 IC_INSTANCE[ connected := 1](IN_IN_1_4_l_2.OUT1 -> IN1);
			IN_IN_2_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_4_l_2 IC_INSTANCE[ connected := 1](IN_IN_2_4_l_2.OUT1 -> IN1);
			IN_IN_3_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_4_l_2 IC_INSTANCE[ connected := 1](IN_IN_3_4_l_2.OUT1 -> IN1);
			IN_IN_4_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_4_l_2 IC_INSTANCE[ connected := 1](IN_IN_4_4_l_2.OUT1 -> IN1);
			IN_IN_5_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_4_l_2 IC_INSTANCE[ connected := 1](IN_IN_5_4_l_2.OUT1 -> IN1);
			IN_IN_6_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_4_l_2 IC_INSTANCE[ connected := 1](IN_IN_6_4_l_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_2 PAT_2[connected := 1](IN_PORT_IN_1_4_l_2.OUT1 -> IN_1_4_l_2 , IN_PORT_IN_2_4_l_2.OUT1 -> IN_2_4_l_2 , IN_PORT_IN_3_4_l_2.OUT1 -> IN_3_4_l_2 , IN_PORT_IN_4_4_l_2.OUT1 -> IN_4_4_l_2 , IN_PORT_IN_5_4_l_2.OUT1 -> IN_5_4_l_2 , IN_PORT_IN_6_4_l_2.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_2 IC_INSTANCE[ connected := 1](P_inst_2.internal29_3_r_2 -> IN1);
			OUT_PORT_n_184_1_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_184_1_r_2 -> IN1);
			OUT_PORT_n_265_3_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_265_3_r_2 -> IN1);
			OUT_PORT_n_272_1_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_272_1_r_2 -> IN1);
			OUT_PORT_n_569_3_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_569_3_r_2 -> IN1);
			OUT_PORT_n_61_1_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_61_1_r_2 -> IN1);
		}
		del OUT_PORT_internal29_3_r_2 IC_INSTANCE(P_inst_2.internal29_3_r_2 -> IN1);
		del OUT_PORT_n_184_1_r_2 IC_INSTANCE(P_inst_2.n_184_1_r_2 -> IN1);
		del OUT_PORT_n_265_3_r_2 IC_INSTANCE(P_inst_2.n_265_3_r_2 -> IN1);
		del OUT_PORT_n_272_1_r_2 IC_INSTANCE(P_inst_2.n_272_1_r_2 -> IN1);
		del OUT_PORT_n_569_3_r_2 IC_INSTANCE(P_inst_2.n_569_3_r_2 -> IN1);
		del OUT_PORT_n_61_1_r_2 IC_INSTANCE(P_inst_2.n_61_1_r_2 -> IN1);
		del P_inst_2 PAT_2[connected = 1](IN_PORT_IN_1_4_l_2.OUT1 -> IN_1_4_l_2 , IN_PORT_IN_2_4_l_2.OUT1 -> IN_2_4_l_2 , IN_PORT_IN_3_4_l_2.OUT1 -> IN_3_4_l_2 , IN_PORT_IN_4_4_l_2.OUT1 -> IN_4_4_l_2 , IN_PORT_IN_5_4_l_2.OUT1 -> IN_5_4_l_2 , IN_PORT_IN_6_4_l_2.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_2 IC_INSTANCE[ connected = 1](IN_IN_1_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_2 IC_INSTANCE[ connected = 1](IN_IN_2_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_2 IC_INSTANCE[ connected = 1](IN_IN_3_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_2 IC_INSTANCE[ connected = 1](IN_IN_4_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_2 IC_INSTANCE[ connected = 1](IN_IN_5_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_2 IC_INSTANCE[ connected = 1](IN_IN_6_4_l_2.OUT1 -> IN1);
		add rst_connected_not_n_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_4_4_l_2.OUT1 -> IN1);
		add n_149_4_l_2 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_2.OUT1 -> IN1, IN_IN_6_4_l_2.OUT1 -> IN2);
		add UC_19_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_149_4_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_183_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_2.OUT1 -> IN1);
		add n_74_4_l_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_2.OUT1 -> IN1, IN_IN_5_4_l_2.OUT1 -> IN2);
		add n_471_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_74_4_l_2.OUT1 -> IN1);
		add n_265_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_2.OUT1 -> IN1, n_74_4_l_2.OUT1 -> IN2);
		add internal29_3_r_2 GATE_NODE_N[ gateType = "AND" , connected = 0](n_149_4_l_2.OUT1 -> IN1, n_471_3_r_2.OUT1 -> IN2);
		add n_535_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_2.OUT1 -> IN1, n_471_3_r_2.OUT1 -> IN2);
		add G11_4_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_3_4_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_337_4_l_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_2.OUT1 -> IN1);
		add n_93_4_l_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_2.OUT1 -> IN1, IN_IN_2_4_l_2.OUT1 -> IN2);
		add n_177_4_l_2 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_2.OUT1 -> IN1, IN_IN_1_4_l_2.OUT1 -> IN2);
		add G14_4_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_332_4_l_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_2.OUT1 -> IN1);
		add n_330_4_l_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_337_4_l_2.OUT1 -> IN1, n_332_4_l_2.OUT1 -> IN2);
		add n_124_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_2.OUT1 -> IN1);
		add n_61_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_2.OUT1 -> IN1, n_330_4_l_2.OUT1 -> IN2);
		add n_125_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_2.OUT1 -> IN1, n_124_1_r_2.OUT1 -> IN2);
		add n_141_1_r_2 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_125_1_r_2.OUT1 -> IN1, n_74_4_l_2.OUT1 -> IN2);
		add UC_17_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_276_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_2.OUT1 -> IN1);
		add n_184_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_183_1_r_2.OUT1 -> IN1, n_276_1_r_2.OUT1 -> IN2);
		add n_272_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_2.OUT1 -> IN1);
		add n_610_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_2.OUT1 -> IN1);
		add internal2_3_r_2 GATE_NODE_N[ gateType = "AND" , connected = 0](n_535_3_r_2.OUT1 -> IN1, n_330_4_l_2.OUT1 -> IN2);
		add n_405_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_2.OUT1 -> IN1, internal2_3_r_2.OUT1 -> IN2);
		add G39_3_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_568_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_2.OUT1 -> IN1);
		add n_569_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_2.OUT1 -> IN1, n_610_3_r_2.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_2(internal29_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_184_1_r_2(n_184_1_r_2.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_2(n_265_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_2(n_272_1_r_2.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_2(n_569_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_2(n_61_1_r_2.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_3 {
		sub {
			IN_IN_1_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected := 1](IN_IN_1_4_l_3.OUT1 -> IN1);
			IN_IN_2_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_4_l_3 IC_INSTANCE[ connected := 1](IN_IN_2_4_l_3.OUT1 -> IN1);
			IN_IN_3_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_4_l_3 IC_INSTANCE[ connected := 1](IN_IN_3_4_l_3.OUT1 -> IN1);
			IN_IN_4_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected := 1](IN_IN_4_4_l_3.OUT1 -> IN1);
			IN_IN_5_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected := 1](IN_IN_5_4_l_3.OUT1 -> IN1);
			IN_IN_6_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_4_l_3 IC_INSTANCE[ connected := 1](IN_IN_6_4_l_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_3 PAT_3[connected := 1](IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_2_4_l_3.OUT1 -> IN_2_4_l_3 , IN_PORT_IN_3_4_l_3.OUT1 -> IN_3_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_6_4_l_3.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_125_5_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_125_5_r_3 -> IN1);
			OUT_PORT_n_184_1_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_184_1_r_3 -> IN1);
			OUT_PORT_n_251_5_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_251_5_r_3 -> IN1);
			OUT_PORT_n_272_1_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_272_1_r_3 -> IN1);
			OUT_PORT_n_51_5_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_51_5_r_3 -> IN1);
			OUT_PORT_n_61_1_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_61_1_r_3 -> IN1);
		}
		del OUT_PORT_n_125_5_r_3 IC_INSTANCE(P_inst_3.n_125_5_r_3 -> IN1);
		del OUT_PORT_n_184_1_r_3 IC_INSTANCE(P_inst_3.n_184_1_r_3 -> IN1);
		del OUT_PORT_n_251_5_r_3 IC_INSTANCE(P_inst_3.n_251_5_r_3 -> IN1);
		del OUT_PORT_n_272_1_r_3 IC_INSTANCE(P_inst_3.n_272_1_r_3 -> IN1);
		del OUT_PORT_n_51_5_r_3 IC_INSTANCE(P_inst_3.n_51_5_r_3 -> IN1);
		del OUT_PORT_n_61_1_r_3 IC_INSTANCE(P_inst_3.n_61_1_r_3 -> IN1);
		del P_inst_3 PAT_3[connected = 1](IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_2_4_l_3.OUT1 -> IN_2_4_l_3 , IN_PORT_IN_3_4_l_3.OUT1 -> IN_3_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_6_4_l_3.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = 1](IN_IN_1_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_3 IC_INSTANCE[ connected = 1](IN_IN_2_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_3 IC_INSTANCE[ connected = 1](IN_IN_3_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = 1](IN_IN_4_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = 1](IN_IN_5_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_3 IC_INSTANCE[ connected = 1](IN_IN_6_4_l_3.OUT1 -> IN1);
		add rst_connected_not_n_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_4_4_l_3.OUT1 -> IN1);
		add n_149_4_l_3 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_3.OUT1 -> IN1, IN_IN_6_4_l_3.OUT1 -> IN2);
		add n_124_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_3.OUT1 -> IN1);
		add n_74_4_l_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_3.OUT1 -> IN1, IN_IN_5_4_l_3.OUT1 -> IN2);
		add n_61_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_3.OUT1 -> IN1, n_124_1_r_3.OUT1 -> IN2);
		add n_125_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_3.OUT1 -> IN1, n_124_1_r_3.OUT1 -> IN2);
		add n_141_1_r_3 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_125_1_r_3.OUT1 -> IN1, n_149_4_l_3.OUT1 -> IN2);
		add UC_17_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_276_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_3.OUT1 -> IN1);
		add n_272_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_3.OUT1 -> IN1);
		add UC_19_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_74_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_183_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_3.OUT1 -> IN1);
		add n_184_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_3.OUT1 -> IN1, n_183_1_r_3.OUT1 -> IN2);
		add G11_4_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_3_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_337_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_3.OUT1 -> IN1);
		add n_93_4_l_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_3.OUT1 -> IN1, IN_IN_2_4_l_3.OUT1 -> IN2);
		add n_177_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_3.OUT1 -> IN1, IN_IN_1_4_l_3.OUT1 -> IN2);
		add G14_4_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_332_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_3.OUT1 -> IN1);
		add n_330_4_l_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_3.OUT1 -> IN1, n_337_4_l_3.OUT1 -> IN2);
		add n_124_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_3.OUT1 -> IN1);
		add n_61_5_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_3.OUT1 -> IN1, n_124_5_r_3.OUT1 -> IN2);
		add n_95_5_r_3 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_3.OUT1 -> IN1, n_61_5_r_3.OUT1 -> IN2);
		add UC_10_5_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_242_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_3.OUT1 -> IN1);
		add n_125_5_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_3.OUT1 -> IN1, n_124_5_r_3.OUT1 -> IN2);
		add UC_9_5_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_330_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_241_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_3.OUT1 -> IN1);
		add n_51_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_3.OUT1 -> IN1);
		add n_251_5_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_3.OUT1 -> IN1, n_242_5_r_3.OUT1 -> IN2);
		add OUT_PORT_n_125_5_r_3(n_125_5_r_3.OUT1 -> IN1);
		add OUT_PORT_n_184_1_r_3(n_184_1_r_3.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_3(n_251_5_r_3.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_3(n_272_1_r_3.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_3(n_51_5_r_3.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_3(n_61_1_r_3.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_4 {
		sub {
			IN_IN_1_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected := 1](IN_IN_1_4_l_4.OUT1 -> IN1);
			IN_IN_2_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_4_l_4 IC_INSTANCE[ connected := 1](IN_IN_2_4_l_4.OUT1 -> IN1);
			IN_IN_3_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_4_l_4 IC_INSTANCE[ connected := 1](IN_IN_3_4_l_4.OUT1 -> IN1);
			IN_IN_4_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected := 1](IN_IN_4_4_l_4.OUT1 -> IN1);
			IN_IN_5_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected := 1](IN_IN_5_4_l_4.OUT1 -> IN1);
			IN_IN_6_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_4_l_4 IC_INSTANCE[ connected := 1](IN_IN_6_4_l_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_4 PAT_4[connected := 1](IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_2_4_l_4.OUT1 -> IN_2_4_l_4 , IN_PORT_IN_3_4_l_4.OUT1 -> IN_3_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_6_4_l_4.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_4 IC_INSTANCE[ connected := 1](P_inst_4.internal29_3_r_4 -> IN1);
			OUT_PORT_n_125_5_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_125_5_r_4 -> IN1);
			OUT_PORT_n_251_5_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_251_5_r_4 -> IN1);
			OUT_PORT_n_265_3_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_265_3_r_4 -> IN1);
			OUT_PORT_n_51_5_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_51_5_r_4 -> IN1);
			OUT_PORT_n_569_3_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_569_3_r_4 -> IN1);
		}
		del OUT_PORT_internal29_3_r_4 IC_INSTANCE(P_inst_4.internal29_3_r_4 -> IN1);
		del OUT_PORT_n_125_5_r_4 IC_INSTANCE(P_inst_4.n_125_5_r_4 -> IN1);
		del OUT_PORT_n_251_5_r_4 IC_INSTANCE(P_inst_4.n_251_5_r_4 -> IN1);
		del OUT_PORT_n_265_3_r_4 IC_INSTANCE(P_inst_4.n_265_3_r_4 -> IN1);
		del OUT_PORT_n_51_5_r_4 IC_INSTANCE(P_inst_4.n_51_5_r_4 -> IN1);
		del OUT_PORT_n_569_3_r_4 IC_INSTANCE(P_inst_4.n_569_3_r_4 -> IN1);
		del P_inst_4 PAT_4[connected = 1](IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_2_4_l_4.OUT1 -> IN_2_4_l_4 , IN_PORT_IN_3_4_l_4.OUT1 -> IN_3_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_6_4_l_4.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = 1](IN_IN_1_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_4 IC_INSTANCE[ connected = 1](IN_IN_2_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_4 IC_INSTANCE[ connected = 1](IN_IN_3_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = 1](IN_IN_4_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = 1](IN_IN_5_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_4 IC_INSTANCE[ connected = 1](IN_IN_6_4_l_4.OUT1 -> IN1);
		add rst_connected_not_n_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_4_4_l_4.OUT1 -> IN1);
		add n_74_4_l_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_4.OUT1 -> IN1, IN_IN_5_4_l_4.OUT1 -> IN2);
		add n_124_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_74_4_l_4.OUT1 -> IN1);
		add n_149_4_l_4 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_4.OUT1 -> IN1, IN_IN_6_4_l_4.OUT1 -> IN2);
		add n_61_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_4.OUT1 -> IN1, n_124_5_r_4.OUT1 -> IN2);
		add n_471_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_4.OUT1 -> IN1);
		add n_265_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_4.OUT1 -> IN1, n_471_3_r_4.OUT1 -> IN2);
		add internal29_3_r_4 GATE_NODE_N[ gateType = "AND" , connected = 0](n_74_4_l_4.OUT1 -> IN1, n_471_3_r_4.OUT1 -> IN2);
		add n_535_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_4.OUT1 -> IN1, n_471_3_r_4.OUT1 -> IN2);
		add internal2_3_r_4 GATE_NODE_N[ gateType = "AND" , connected = 0](n_149_4_l_4.OUT1 -> IN1, n_535_3_r_4.OUT1 -> IN2);
		add n_405_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_4.OUT1 -> IN1, internal2_3_r_4.OUT1 -> IN2);
		add G39_3_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_568_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_4.OUT1 -> IN1);
		add G11_4_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_3_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_337_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_4.OUT1 -> IN1);
		add n_93_4_l_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_4.OUT1 -> IN1, IN_IN_2_4_l_4.OUT1 -> IN2);
		add n_177_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_4.OUT1 -> IN1, IN_IN_1_4_l_4.OUT1 -> IN2);
		add G14_4_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_332_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_4.OUT1 -> IN1);
		add n_330_4_l_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_4.OUT1 -> IN1, n_337_4_l_4.OUT1 -> IN2);
		add n_125_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_4.OUT1 -> IN1, n_124_5_r_4.OUT1 -> IN2);
		add n_95_5_r_4 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_4.OUT1 -> IN1, n_61_5_r_4.OUT1 -> IN2);
		add UC_10_5_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_242_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_4.OUT1 -> IN1);
		add n_610_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_4.OUT1 -> IN1);
		add n_569_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_610_3_r_4.OUT1 -> IN1, n_568_3_r_4.OUT1 -> IN2);
		add UC_9_5_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_330_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_241_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_4.OUT1 -> IN1);
		add n_251_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_4.OUT1 -> IN1, n_242_5_r_4.OUT1 -> IN2);
		add n_51_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_4.OUT1 -> IN1);
		add OUT_PORT_internal29_3_r_4(internal29_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_125_5_r_4(n_125_5_r_4.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_4(n_251_5_r_4.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_4(n_265_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_4(n_51_5_r_4.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_4(n_569_3_r_4.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_5 {
		sub {
			IN_IN_1_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_4_l_5 IC_INSTANCE[ connected := 1](IN_IN_1_4_l_5.OUT1 -> IN1);
			IN_IN_2_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_4_l_5 IC_INSTANCE[ connected := 1](IN_IN_2_4_l_5.OUT1 -> IN1);
			IN_IN_3_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_4_l_5 IC_INSTANCE[ connected := 1](IN_IN_3_4_l_5.OUT1 -> IN1);
			IN_IN_4_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_4_l_5 IC_INSTANCE[ connected := 1](IN_IN_4_4_l_5.OUT1 -> IN1);
			IN_IN_5_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_4_l_5 IC_INSTANCE[ connected := 1](IN_IN_5_4_l_5.OUT1 -> IN1);
			IN_IN_6_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_4_l_5 IC_INSTANCE[ connected := 1](IN_IN_6_4_l_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_5 PAT_5[connected := 1](IN_PORT_IN_1_4_l_5.OUT1 -> IN_1_4_l_5 , IN_PORT_IN_2_4_l_5.OUT1 -> IN_2_4_l_5 , IN_PORT_IN_3_4_l_5.OUT1 -> IN_3_4_l_5 , IN_PORT_IN_4_4_l_5.OUT1 -> IN_4_4_l_5 , IN_PORT_IN_5_4_l_5.OUT1 -> IN_5_4_l_5 , IN_PORT_IN_6_4_l_5.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_125_5_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_125_5_r_5 -> IN1);
			OUT_PORT_n_251_5_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_251_5_r_5 -> IN1);
			OUT_PORT_n_51_5_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_51_5_r_5 -> IN1);
			OUT_PORT_n_722_2_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_722_2_r_5 -> IN1);
			OUT_PORT_n_811_2_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_811_2_r_5 -> IN1);
			OUT_PORT_v13_D_7_2_r_5 IC_INSTANCE[ connected := 1](P_inst_5.v13_D_7_2_r_5 -> IN1);
		}
		del OUT_PORT_n_125_5_r_5 IC_INSTANCE(P_inst_5.n_125_5_r_5 -> IN1);
		del OUT_PORT_n_251_5_r_5 IC_INSTANCE(P_inst_5.n_251_5_r_5 -> IN1);
		del OUT_PORT_n_51_5_r_5 IC_INSTANCE(P_inst_5.n_51_5_r_5 -> IN1);
		del OUT_PORT_n_722_2_r_5 IC_INSTANCE(P_inst_5.n_722_2_r_5 -> IN1);
		del OUT_PORT_n_811_2_r_5 IC_INSTANCE(P_inst_5.n_811_2_r_5 -> IN1);
		del OUT_PORT_v13_D_7_2_r_5 IC_INSTANCE(P_inst_5.v13_D_7_2_r_5 -> IN1);
		del P_inst_5 PAT_5[connected = 1](IN_PORT_IN_1_4_l_5.OUT1 -> IN_1_4_l_5 , IN_PORT_IN_2_4_l_5.OUT1 -> IN_2_4_l_5 , IN_PORT_IN_3_4_l_5.OUT1 -> IN_3_4_l_5 , IN_PORT_IN_4_4_l_5.OUT1 -> IN_4_4_l_5 , IN_PORT_IN_5_4_l_5.OUT1 -> IN_5_4_l_5 , IN_PORT_IN_6_4_l_5.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_5 IC_INSTANCE[ connected = 1](IN_IN_1_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_5 IC_INSTANCE[ connected = 1](IN_IN_2_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_5 IC_INSTANCE[ connected = 1](IN_IN_3_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_5 IC_INSTANCE[ connected = 1](IN_IN_4_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_5 IC_INSTANCE[ connected = 1](IN_IN_5_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_5 IC_INSTANCE[ connected = 1](IN_IN_6_4_l_5.OUT1 -> IN1);
		add rst_connected_not_n_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_4_4_l_5.OUT1 -> IN1);
		add n_74_4_l_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_5.OUT1 -> IN1, IN_IN_5_4_l_5.OUT1 -> IN2);
		add n_124_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_74_4_l_5.OUT1 -> IN1);
		add n_125_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_5.OUT1 -> IN1, n_124_5_r_5.OUT1 -> IN2);
		add UC_9_5_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_74_4_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_241_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_5.OUT1 -> IN1);
		add n_51_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_5.OUT1 -> IN1);
		add n_149_4_l_5 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_5.OUT1 -> IN1, IN_IN_6_4_l_5.OUT1 -> IN2);
		add G11_4_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_3_4_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_337_4_l_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_5.OUT1 -> IN1);
		add n_93_4_l_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_5.OUT1 -> IN1, IN_IN_2_4_l_5.OUT1 -> IN2);
		add n_177_4_l_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_5.OUT1 -> IN1, IN_IN_1_4_l_5.OUT1 -> IN2);
		add G14_4_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_332_4_l_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_5.OUT1 -> IN1);
		add n_330_4_l_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_5.OUT1 -> IN1, n_337_4_l_5.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_5.OUT1 -> IN1, n_330_4_l_5.OUT1 -> IN2);
		add n_61_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_5.OUT1 -> IN1, n_124_5_r_5.OUT1 -> IN2);
		add n_95_5_r_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_149_4_l_5.OUT1 -> IN1, n_61_5_r_5.OUT1 -> IN2);
		add UC_10_5_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_242_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_5.OUT1 -> IN1);
		add n_251_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_5.OUT1 -> IN1, n_242_5_r_5.OUT1 -> IN2);
		add n_2_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_5.OUT1 -> IN1);
		add n_811_2_r_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_5.OUT1 -> IN1, n_2_2_r_5.OUT1 -> IN2);
		add n_1209_2_r_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_149_4_l_5.OUT1 -> IN1, n_2_2_r_5.OUT1 -> IN2);
		add v7_2_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_1184_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_5.OUT1 -> IN1);
		add n_1190_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_5.OUT1 -> IN1);
		add v13_D_7Inter2_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_5.OUT1 -> IN1, n_1190_2_r_5.OUT1 -> IN2);
		add v13_D_7_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter2_2_r_5.OUT1 -> IN1, v13_D_7Inter1_2_r_5.OUT1 -> IN2);
		add n_722_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_5.OUT1 -> IN1, n_1190_2_r_5.OUT1 -> IN2);
		add OUT_PORT_n_125_5_r_5(n_125_5_r_5.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_5(n_251_5_r_5.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_5(n_51_5_r_5.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_5(n_722_2_r_5.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_5(n_811_2_r_5.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_5(v13_D_7_2_r_5.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_6 {
		sub {
			IN_IN_1_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_0_l_6 IC_INSTANCE[ connected := 1](IN_IN_1_0_l_6.OUT1 -> IN1);
			IN_IN_2_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_0_l_6 IC_INSTANCE[ connected := 1](IN_IN_2_0_l_6.OUT1 -> IN1);
			IN_IN_3_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_0_l_6 IC_INSTANCE[ connected := 1](IN_IN_3_0_l_6.OUT1 -> IN1);
			IN_IN_4_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_0_l_6 IC_INSTANCE[ connected := 1](IN_IN_4_0_l_6.OUT1 -> IN1);
			IN_IN_5_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_0_l_6 IC_INSTANCE[ connected := 1](IN_IN_5_0_l_6.OUT1 -> IN1);
			IN_IN_6_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_0_l_6 IC_INSTANCE[ connected := 1](IN_IN_6_0_l_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_6 PAT_6[connected := 1](IN_PORT_IN_1_0_l_6.OUT1 -> IN_1_0_l_6 , IN_PORT_IN_2_0_l_6.OUT1 -> IN_2_0_l_6 , IN_PORT_IN_3_0_l_6.OUT1 -> IN_3_0_l_6 , IN_PORT_IN_4_0_l_6.OUT1 -> IN_4_0_l_6 , IN_PORT_IN_5_0_l_6.OUT1 -> IN_5_0_l_6 , IN_PORT_IN_6_0_l_6.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_184_1_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_184_1_r_6 -> IN1);
			OUT_PORT_n_272_1_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_272_1_r_6 -> IN1);
			OUT_PORT_n_61_1_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_61_1_r_6 -> IN1);
			OUT_PORT_n_722_2_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_722_2_r_6 -> IN1);
			OUT_PORT_n_811_2_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_811_2_r_6 -> IN1);
			OUT_PORT_v13_D_7_2_r_6 IC_INSTANCE[ connected := 1](P_inst_6.v13_D_7_2_r_6 -> IN1);
		}
		del OUT_PORT_n_184_1_r_6 IC_INSTANCE(P_inst_6.n_184_1_r_6 -> IN1);
		del OUT_PORT_n_272_1_r_6 IC_INSTANCE(P_inst_6.n_272_1_r_6 -> IN1);
		del OUT_PORT_n_61_1_r_6 IC_INSTANCE(P_inst_6.n_61_1_r_6 -> IN1);
		del OUT_PORT_n_722_2_r_6 IC_INSTANCE(P_inst_6.n_722_2_r_6 -> IN1);
		del OUT_PORT_n_811_2_r_6 IC_INSTANCE(P_inst_6.n_811_2_r_6 -> IN1);
		del OUT_PORT_v13_D_7_2_r_6 IC_INSTANCE(P_inst_6.v13_D_7_2_r_6 -> IN1);
		del P_inst_6 PAT_6[connected = 1](IN_PORT_IN_1_0_l_6.OUT1 -> IN_1_0_l_6 , IN_PORT_IN_2_0_l_6.OUT1 -> IN_2_0_l_6 , IN_PORT_IN_3_0_l_6.OUT1 -> IN_3_0_l_6 , IN_PORT_IN_4_0_l_6.OUT1 -> IN_4_0_l_6 , IN_PORT_IN_5_0_l_6.OUT1 -> IN_5_0_l_6 , IN_PORT_IN_6_0_l_6.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_6 IC_INSTANCE[ connected = 1](IN_IN_1_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_6 IC_INSTANCE[ connected = 1](IN_IN_2_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_6 IC_INSTANCE[ connected = 1](IN_IN_3_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_6 IC_INSTANCE[ connected = 1](IN_IN_4_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_6 IC_INSTANCE[ connected = 1](IN_IN_5_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_6 IC_INSTANCE[ connected = 1](IN_IN_6_0_l_6.OUT1 -> IN1);
		add rst_connected_not_n_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_3_0_l_6.OUT1 -> IN1);
		add n_200_0_l_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_6.OUT1 -> IN1, IN_IN_5_0_l_6.OUT1 -> IN2);
		add n_124_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_6.OUT1 -> IN1);
		add n_61_1_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_6.OUT1 -> IN1, n_200_0_l_6.OUT1 -> IN2);
		add n_146_0_l_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_6.OUT1 -> IN1, IN_IN_4_0_l_6.OUT1 -> IN2);
		add n_156_0_l_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_6.OUT1 -> IN1, IN_IN_2_0_l_6.OUT1 -> IN2);
		add C3_Q2_0_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_50_0_l_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_6.OUT1 -> IN1);
		add n_260_0_l_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_6.OUT1 -> IN1, IN_IN_6_0_l_6.OUT1 -> IN2);
		add OLATCH_FEL_0_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_1_0_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_32_0_l_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_6.OUT1 -> IN1);
		add n_33_0_l_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_6.OUT1 -> IN1, n_32_0_l_6.OUT1 -> IN2);
		add n_2_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_6.OUT1 -> IN1);
		add n_1209_2_r_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_6.OUT1 -> IN1, n_2_2_r_6.OUT1 -> IN2);
		add v7_2_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_1184_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_6.OUT1 -> IN1);
		add n_1190_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_6.OUT1 -> IN1);
		add n_722_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_6.OUT1 -> IN1, n_1190_2_r_6.OUT1 -> IN2);
		add v13_D_7Inter2_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_200_0_l_6.OUT1 -> IN1, n_1190_2_r_6.OUT1 -> IN2);
		add n_811_2_r_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_6.OUT1 -> IN1, n_2_2_r_6.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_6.OUT1 -> IN1, n_200_0_l_6.OUT1 -> IN2);
		add v13_D_7_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter1_2_r_6.OUT1 -> IN1, v13_D_7Inter2_2_r_6.OUT1 -> IN2);
		add n_125_1_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_6.OUT1 -> IN1, n_124_1_r_6.OUT1 -> IN2);
		add n_141_1_r_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_125_1_r_6.OUT1 -> IN1, n_260_0_l_6.OUT1 -> IN2);
		add UC_17_1_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_276_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_6.OUT1 -> IN1);
		add n_272_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_6.OUT1 -> IN1);
		add UC_19_1_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_33_0_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_183_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_6.OUT1 -> IN1);
		add n_184_1_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_6.OUT1 -> IN1, n_183_1_r_6.OUT1 -> IN2);
		add OUT_PORT_n_184_1_r_6(n_184_1_r_6.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_6(n_272_1_r_6.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_6(n_61_1_r_6.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_6(n_722_2_r_6.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_6(n_811_2_r_6.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_6(v13_D_7_2_r_6.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_7 {
		sub {
			IN_IN_1_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected := 1](IN_IN_1_0_l_7.OUT1 -> IN1);
			IN_IN_2_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected := 1](IN_IN_2_0_l_7.OUT1 -> IN1);
			IN_IN_3_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_0_l_7 IC_INSTANCE[ connected := 1](IN_IN_3_0_l_7.OUT1 -> IN1);
			IN_IN_4_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected := 1](IN_IN_4_0_l_7.OUT1 -> IN1);
			IN_IN_5_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_0_l_7 IC_INSTANCE[ connected := 1](IN_IN_5_0_l_7.OUT1 -> IN1);
			IN_IN_6_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_0_l_7 IC_INSTANCE[ connected := 1](IN_IN_6_0_l_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_7 PAT_7[connected := 1](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_3_0_l_7.OUT1 -> IN_3_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_IN_5_0_l_7.OUT1 -> IN_5_0_l_7 , IN_PORT_IN_6_0_l_7.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_7 IC_INSTANCE[ connected := 1](P_inst_7.internal29_3_r_7 -> IN1);
			OUT_PORT_n_184_1_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_184_1_r_7 -> IN1);
			OUT_PORT_n_265_3_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_265_3_r_7 -> IN1);
			OUT_PORT_n_272_1_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_272_1_r_7 -> IN1);
			OUT_PORT_n_569_3_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_569_3_r_7 -> IN1);
			OUT_PORT_n_61_1_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_61_1_r_7 -> IN1);
		}
		del OUT_PORT_internal29_3_r_7 IC_INSTANCE(P_inst_7.internal29_3_r_7 -> IN1);
		del OUT_PORT_n_184_1_r_7 IC_INSTANCE(P_inst_7.n_184_1_r_7 -> IN1);
		del OUT_PORT_n_265_3_r_7 IC_INSTANCE(P_inst_7.n_265_3_r_7 -> IN1);
		del OUT_PORT_n_272_1_r_7 IC_INSTANCE(P_inst_7.n_272_1_r_7 -> IN1);
		del OUT_PORT_n_569_3_r_7 IC_INSTANCE(P_inst_7.n_569_3_r_7 -> IN1);
		del OUT_PORT_n_61_1_r_7 IC_INSTANCE(P_inst_7.n_61_1_r_7 -> IN1);
		del P_inst_7 PAT_7[connected = 1](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_3_0_l_7.OUT1 -> IN_3_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_IN_5_0_l_7.OUT1 -> IN_5_0_l_7 , IN_PORT_IN_6_0_l_7.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = 1](IN_IN_1_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = 1](IN_IN_2_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_7 IC_INSTANCE[ connected = 1](IN_IN_3_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = 1](IN_IN_4_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_7 IC_INSTANCE[ connected = 1](IN_IN_5_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_7 IC_INSTANCE[ connected = 1](IN_IN_6_0_l_7.OUT1 -> IN1);
		add rst_connected_not_n_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_3_0_l_7.OUT1 -> IN1);
		add n_200_0_l_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_7.OUT1 -> IN1, IN_IN_5_0_l_7.OUT1 -> IN2);
		add n_124_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_7.OUT1 -> IN1);
		add n_61_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_7.OUT1 -> IN1, n_200_0_l_7.OUT1 -> IN2);
		add n_610_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_7.OUT1 -> IN1);
		add n_146_0_l_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_7.OUT1 -> IN1, IN_IN_4_0_l_7.OUT1 -> IN2);
		add n_156_0_l_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_7.OUT1 -> IN1, IN_IN_2_0_l_7.OUT1 -> IN2);
		add C3_Q2_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_50_0_l_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_7.OUT1 -> IN1);
		add n_260_0_l_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_7.OUT1 -> IN1, IN_IN_6_0_l_7.OUT1 -> IN2);
		add OLATCH_FEL_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_1_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_32_0_l_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_7.OUT1 -> IN1);
		add n_33_0_l_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_7.OUT1 -> IN1, n_32_0_l_7.OUT1 -> IN2);
		add n_125_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_7.OUT1 -> IN1, n_124_1_r_7.OUT1 -> IN2);
		add n_141_1_r_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_125_1_r_7.OUT1 -> IN2);
		add UC_17_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_276_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_7.OUT1 -> IN1);
		add n_272_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_7.OUT1 -> IN1);
		add n_471_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_7.OUT1 -> IN1);
		add internal29_3_r_7 GATE_NODE_N[ gateType = "AND" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_471_3_r_7.OUT1 -> IN2);
		add n_265_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_471_3_r_7.OUT1 -> IN2);
		add n_535_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_471_3_r_7.OUT1 -> IN2);
		add internal2_3_r_7 GATE_NODE_N[ gateType = "AND" , connected = 0](n_33_0_l_7.OUT1 -> IN1, n_535_3_r_7.OUT1 -> IN2);
		add n_405_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](internal2_3_r_7.OUT1 -> IN1, n_200_0_l_7.OUT1 -> IN2);
		add G39_3_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_568_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_7.OUT1 -> IN1);
		add n_569_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_7.OUT1 -> IN1, n_610_3_r_7.OUT1 -> IN2);
		add UC_19_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_33_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_183_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_7.OUT1 -> IN1);
		add n_184_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_7.OUT1 -> IN1, n_183_1_r_7.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_7(internal29_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_184_1_r_7(n_184_1_r_7.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_7(n_265_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_7(n_272_1_r_7.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_7(n_569_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_7(n_61_1_r_7.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_8 {
		sub {
			IN_IN_1_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected := 1](IN_IN_1_0_l_8.OUT1 -> IN1);
			IN_IN_2_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected := 1](IN_IN_2_0_l_8.OUT1 -> IN1);
			IN_IN_3_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_0_l_8 IC_INSTANCE[ connected := 1](IN_IN_3_0_l_8.OUT1 -> IN1);
			IN_IN_4_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected := 1](IN_IN_4_0_l_8.OUT1 -> IN1);
			IN_IN_5_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_0_l_8 IC_INSTANCE[ connected := 1](IN_IN_5_0_l_8.OUT1 -> IN1);
			IN_IN_6_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_0_l_8 IC_INSTANCE[ connected := 1](IN_IN_6_0_l_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_8 PAT_8[connected := 1](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_3_0_l_8.OUT1 -> IN_3_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_5_0_l_8.OUT1 -> IN_5_0_l_8 , IN_PORT_IN_6_0_l_8.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_125_5_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_125_5_r_8 -> IN1);
			OUT_PORT_n_149_4_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_149_4_r_8 -> IN1);
			OUT_PORT_n_251_5_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_251_5_r_8 -> IN1);
			OUT_PORT_n_330_4_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_330_4_r_8 -> IN1);
			OUT_PORT_n_51_5_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_51_5_r_8 -> IN1);
			OUT_PORT_n_74_4_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_74_4_r_8 -> IN1);
		}
		del OUT_PORT_n_125_5_r_8 IC_INSTANCE(P_inst_8.n_125_5_r_8 -> IN1);
		del OUT_PORT_n_149_4_r_8 IC_INSTANCE(P_inst_8.n_149_4_r_8 -> IN1);
		del OUT_PORT_n_251_5_r_8 IC_INSTANCE(P_inst_8.n_251_5_r_8 -> IN1);
		del OUT_PORT_n_330_4_r_8 IC_INSTANCE(P_inst_8.n_330_4_r_8 -> IN1);
		del OUT_PORT_n_51_5_r_8 IC_INSTANCE(P_inst_8.n_51_5_r_8 -> IN1);
		del OUT_PORT_n_74_4_r_8 IC_INSTANCE(P_inst_8.n_74_4_r_8 -> IN1);
		del P_inst_8 PAT_8[connected = 1](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_3_0_l_8.OUT1 -> IN_3_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_5_0_l_8.OUT1 -> IN_5_0_l_8 , IN_PORT_IN_6_0_l_8.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = 1](IN_IN_1_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = 1](IN_IN_2_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_8 IC_INSTANCE[ connected = 1](IN_IN_3_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = 1](IN_IN_4_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_8 IC_INSTANCE[ connected = 1](IN_IN_5_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_8 IC_INSTANCE[ connected = 1](IN_IN_6_0_l_8.OUT1 -> IN1);
		add rst_connected_not_n_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_3_0_l_8.OUT1 -> IN1);
		add n_146_0_l_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_8.OUT1 -> IN1, IN_IN_4_0_l_8.OUT1 -> IN2);
		add n_200_0_l_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_8.OUT1 -> IN1, IN_IN_5_0_l_8.OUT1 -> IN2);
		add UC_9_5_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_200_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_241_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_8.OUT1 -> IN1);
		add n_51_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_8.OUT1 -> IN1);
		add n_156_0_l_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_8.OUT1 -> IN1, IN_IN_2_0_l_8.OUT1 -> IN2);
		add C3_Q2_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_50_0_l_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_8.OUT1 -> IN1);
		add n_260_0_l_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_8.OUT1 -> IN1, IN_IN_6_0_l_8.OUT1 -> IN2);
		add n_124_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_260_0_l_8.OUT1 -> IN1);
		add n_61_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_200_0_l_8.OUT1 -> IN1, n_124_5_r_8.OUT1 -> IN2);
		add n_125_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_200_0_l_8.OUT1 -> IN1, n_124_5_r_8.OUT1 -> IN2);
		add n_211_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_260_0_l_8.OUT1 -> IN1);
		add G11_4_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_260_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_337_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_r_8.OUT1 -> IN1);
		add OLATCH_FEL_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_1_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_32_0_l_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_8.OUT1 -> IN1);
		add n_33_0_l_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_8.OUT1 -> IN1, n_32_0_l_8.OUT1 -> IN2);
		add n_95_5_r_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_61_5_r_8.OUT1 -> IN2);
		add UC_10_5_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_242_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_8.OUT1 -> IN1);
		add n_251_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_8.OUT1 -> IN1, n_242_5_r_8.OUT1 -> IN2);
		add n_74_4_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_211_4_r_8.OUT1 -> IN2);
		add n_93_4_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_211_4_r_8.OUT1 -> IN2);
		add n_177_4_r_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_200_0_l_8.OUT1 -> IN1, n_93_4_r_8.OUT1 -> IN2);
		add G14_4_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_332_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_r_8.OUT1 -> IN1);
		add n_330_4_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_r_8.OUT1 -> IN1, n_337_4_r_8.OUT1 -> IN2);
		add n_149_4_r_8 GATE_NODE_N[ gateType = "AND" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_211_4_r_8.OUT1 -> IN2);
		add OUT_PORT_n_125_5_r_8(n_125_5_r_8.OUT1 -> IN1);
		add OUT_PORT_n_149_4_r_8(n_149_4_r_8.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_8(n_251_5_r_8.OUT1 -> IN1);
		add OUT_PORT_n_330_4_r_8(n_330_4_r_8.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_8(n_51_5_r_8.OUT1 -> IN1);
		add OUT_PORT_n_74_4_r_8(n_74_4_r_8.OUT1 -> IN1);
	}

	rule primary_input_connected_pattern_substitute_9 {
		sub {
			IN_IN_1_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected := 1](IN_IN_1_4_l_9.OUT1 -> IN1);
			IN_IN_2_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_2_4_l_9 IC_INSTANCE[ connected := 1](IN_IN_2_4_l_9.OUT1 -> IN1);
			IN_IN_3_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_3_4_l_9 IC_INSTANCE[ connected := 1](IN_IN_3_4_l_9.OUT1 -> IN1);
			IN_IN_4_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected := 1](IN_IN_4_4_l_9.OUT1 -> IN1);
			IN_IN_5_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected := 1](IN_IN_5_4_l_9.OUT1 -> IN1);
			IN_IN_6_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 1];
			IN_PORT_IN_6_4_l_9 IC_INSTANCE[ connected := 1](IN_IN_6_4_l_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_9 PAT_9[connected := 1](IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_2_4_l_9.OUT1 -> IN_2_4_l_9 , IN_PORT_IN_3_4_l_9.OUT1 -> IN_3_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_6_4_l_9.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_9 IC_INSTANCE[ connected := 1](P_inst_9.internal29_3_r_9 -> IN1);
			OUT_PORT_n_265_3_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_265_3_r_9 -> IN1);
			OUT_PORT_n_569_3_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_569_3_r_9 -> IN1);
			OUT_PORT_n_722_2_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_722_2_r_9 -> IN1);
			OUT_PORT_n_811_2_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_811_2_r_9 -> IN1);
			OUT_PORT_v13_D_7_2_r_9 IC_INSTANCE[ connected := 1](P_inst_9.v13_D_7_2_r_9 -> IN1);
		}
		del OUT_PORT_internal29_3_r_9 IC_INSTANCE(P_inst_9.internal29_3_r_9 -> IN1);
		del OUT_PORT_n_265_3_r_9 IC_INSTANCE(P_inst_9.n_265_3_r_9 -> IN1);
		del OUT_PORT_n_569_3_r_9 IC_INSTANCE(P_inst_9.n_569_3_r_9 -> IN1);
		del OUT_PORT_n_722_2_r_9 IC_INSTANCE(P_inst_9.n_722_2_r_9 -> IN1);
		del OUT_PORT_n_811_2_r_9 IC_INSTANCE(P_inst_9.n_811_2_r_9 -> IN1);
		del OUT_PORT_v13_D_7_2_r_9 IC_INSTANCE(P_inst_9.v13_D_7_2_r_9 -> IN1);
		del P_inst_9 PAT_9[connected = 1](IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_2_4_l_9.OUT1 -> IN_2_4_l_9 , IN_PORT_IN_3_4_l_9.OUT1 -> IN_3_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_6_4_l_9.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = 1](IN_IN_1_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_9 IC_INSTANCE[ connected = 1](IN_IN_2_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_9 IC_INSTANCE[ connected = 1](IN_IN_3_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = 1](IN_IN_4_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = 1](IN_IN_5_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_9 IC_INSTANCE[ connected = 1](IN_IN_6_4_l_9.OUT1 -> IN1);
		add rst_connected_not_n_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](IN_IN_4_4_l_9.OUT1 -> IN1);
		add n_74_4_l_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_9.OUT1 -> IN1, IN_IN_5_4_l_9.OUT1 -> IN2);
		add n_149_4_l_9 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_9.OUT1 -> IN1, IN_IN_6_4_l_9.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_471_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_9.OUT1 -> IN1);
		add internal29_3_r_9 GATE_NODE_N[ gateType = "AND" , connected = 0](n_471_3_r_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_265_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_535_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_610_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_9.OUT1 -> IN1);
		add G11_4_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](IN_IN_3_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_337_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_9.OUT1 -> IN1);
		add n_93_4_l_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_9.OUT1 -> IN1, IN_IN_2_4_l_9.OUT1 -> IN2);
		add n_177_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_9.OUT1 -> IN1, IN_IN_1_4_l_9.OUT1 -> IN2);
		add G14_4_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_332_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_9.OUT1 -> IN1);
		add n_330_4_l_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_9.OUT1 -> IN1, n_337_4_l_9.OUT1 -> IN2);
		add n_2_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_9.OUT1 -> IN1);
		add n_1209_2_r_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_9.OUT1 -> IN1, n_2_2_r_9.OUT1 -> IN2);
		add v7_2_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_1184_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_9.OUT1 -> IN1);
		add n_1190_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_9.OUT1 -> IN1);
		add n_722_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_9.OUT1 -> IN1, n_149_4_l_9.OUT1 -> IN2);
		add v13_D_7Inter2_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_9.OUT1 -> IN1, n_149_4_l_9.OUT1 -> IN2);
		add v13_D_7_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter2_2_r_9.OUT1 -> IN1, v13_D_7Inter1_2_r_9.OUT1 -> IN2);
		add n_811_2_r_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_2_2_r_9.OUT1 -> IN1, n_330_4_l_9.OUT1 -> IN2);
		add internal2_3_r_9 GATE_NODE_N[ gateType = "AND" , connected = 0](n_535_3_r_9.OUT1 -> IN1, n_330_4_l_9.OUT1 -> IN2);
		add n_405_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_9.OUT1 -> IN1, internal2_3_r_9.OUT1 -> IN2);
		add G39_3_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_568_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_9.OUT1 -> IN1);
		add n_569_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_9.OUT1 -> IN1, n_610_3_r_9.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_9(internal29_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_9(n_265_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_9(n_569_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_9(n_722_2_r_9.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_9(n_811_2_r_9.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_9(v13_D_7_2_r_9.OUT1 -> IN1);
	}

	rule pattern_substitute_0 {
		sub {
			GATE_IN_1_4_l_0 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_4_l_0 IC_INSTANCE[ connected := 1](GATE_IN_1_4_l_0.OUT1 -> IN1);
			GATE_IN_2_4_l_0 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_4_l_0 IC_INSTANCE[ connected := 1](GATE_IN_2_4_l_0.OUT1 -> IN1);
			GATE_IN_3_4_l_0 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_4_l_0 IC_INSTANCE[ connected := 1](GATE_IN_3_4_l_0.OUT1 -> IN1);
			GATE_IN_4_4_l_0 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_4_l_0 IC_INSTANCE[ connected := 1](GATE_IN_4_4_l_0.OUT1 -> IN1);
			GATE_IN_5_4_l_0 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_4_l_0 IC_INSTANCE[ connected := 1](GATE_IN_5_4_l_0.OUT1 -> IN1);
			GATE_IN_6_4_l_0 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_4_l_0 IC_INSTANCE[ connected := 1](GATE_IN_6_4_l_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_0 PAT_0[connected := 1](IN_PORT_IN_1_4_l_0.OUT1 -> IN_1_4_l_0 , IN_PORT_IN_2_4_l_0.OUT1 -> IN_2_4_l_0 , IN_PORT_IN_3_4_l_0.OUT1 -> IN_3_4_l_0 , IN_PORT_IN_4_4_l_0.OUT1 -> IN_4_4_l_0 , IN_PORT_IN_5_4_l_0.OUT1 -> IN_5_4_l_0 , IN_PORT_IN_6_4_l_0.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_184_1_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_184_1_r_0 -> IN1);
			OUT_PORT_n_272_1_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_272_1_r_0 -> IN1);
			OUT_PORT_n_61_1_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_61_1_r_0 -> IN1);
			OUT_PORT_n_722_2_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_722_2_r_0 -> IN1);
			OUT_PORT_n_811_2_r_0 IC_INSTANCE[ connected := 1](P_inst_0.n_811_2_r_0 -> IN1);
			OUT_PORT_v13_D_7_2_r_0 IC_INSTANCE[ connected := 1](P_inst_0.v13_D_7_2_r_0 -> IN1);
		}
		del OUT_PORT_n_184_1_r_0 IC_INSTANCE(P_inst_0.n_184_1_r_0 -> IN1);
		del OUT_PORT_n_272_1_r_0 IC_INSTANCE(P_inst_0.n_272_1_r_0 -> IN1);
		del OUT_PORT_n_61_1_r_0 IC_INSTANCE(P_inst_0.n_61_1_r_0 -> IN1);
		del OUT_PORT_n_722_2_r_0 IC_INSTANCE(P_inst_0.n_722_2_r_0 -> IN1);
		del OUT_PORT_n_811_2_r_0 IC_INSTANCE(P_inst_0.n_811_2_r_0 -> IN1);
		del OUT_PORT_v13_D_7_2_r_0 IC_INSTANCE(P_inst_0.v13_D_7_2_r_0 -> IN1);
		del P_inst_0 PAT_0[connected = 1](IN_PORT_IN_1_4_l_0.OUT1 -> IN_1_4_l_0 , IN_PORT_IN_2_4_l_0.OUT1 -> IN_2_4_l_0 , IN_PORT_IN_3_4_l_0.OUT1 -> IN_3_4_l_0 , IN_PORT_IN_4_4_l_0.OUT1 -> IN_4_4_l_0 , IN_PORT_IN_5_4_l_0.OUT1 -> IN_5_4_l_0 , IN_PORT_IN_6_4_l_0.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_0 IC_INSTANCE[ connected = 1](GATE_IN_1_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_0 IC_INSTANCE[ connected = 1](GATE_IN_2_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_0 IC_INSTANCE[ connected = 1](GATE_IN_3_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_0 IC_INSTANCE[ connected = 1](GATE_IN_4_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_0 IC_INSTANCE[ connected = 1](GATE_IN_5_4_l_0.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_0 IC_INSTANCE[ connected = 1](GATE_IN_6_4_l_0.OUT1 -> IN1);
		add rst_connected_not_n_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_4_4_l_0.OUT1 -> IN1);
		add n_74_4_l_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_0.OUT1 -> IN1, GATE_IN_5_4_l_0.OUT1 -> IN2);
		add n_149_4_l_0 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_0.OUT1 -> IN1, GATE_IN_6_4_l_0.OUT1 -> IN2);
		add n_124_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_0.OUT1 -> IN1);
		add n_125_1_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_0.OUT1 -> IN1, n_74_4_l_0.OUT1 -> IN2);
		add UC_19_1_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_149_4_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_183_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_0.OUT1 -> IN1);
		add G11_4_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_3_4_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_337_4_l_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_0.OUT1 -> IN1);
		add n_93_4_l_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_0.OUT1 -> IN1, GATE_IN_2_4_l_0.OUT1 -> IN2);
		add n_177_4_l_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_0.OUT1 -> IN1, GATE_IN_1_4_l_0.OUT1 -> IN2);
		add G14_4_l_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_332_4_l_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_0.OUT1 -> IN1);
		add n_330_4_l_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_337_4_l_0.OUT1 -> IN1, n_332_4_l_0.OUT1 -> IN2);
		add n_2_2_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_0.OUT1 -> IN1);
		add n_1209_2_r_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_149_4_l_0.OUT1 -> IN1, n_2_2_r_0.OUT1 -> IN2);
		add v7_2_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_1184_2_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_0.OUT1 -> IN1);
		add n_1190_2_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_0.OUT1 -> IN1);
		add n_722_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_0.OUT1 -> IN1, n_74_4_l_0.OUT1 -> IN2);
		add v13_D_7Inter2_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_0.OUT1 -> IN1, n_74_4_l_0.OUT1 -> IN2);
		add n_811_2_r_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_0.OUT1 -> IN1, n_2_2_r_0.OUT1 -> IN2);
		add n_61_1_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_0.OUT1 -> IN1, n_124_1_r_0.OUT1 -> IN2);
		add n_141_1_r_0 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_0.OUT1 -> IN1, n_125_1_r_0.OUT1 -> IN2);
		add UC_17_1_r_0 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_0.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_0.OUT1 -> IN3);
		add n_276_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_0.OUT1 -> IN1);
		add n_184_1_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_0.OUT1 -> IN1, n_183_1_r_0.OUT1 -> IN2);
		add n_272_1_r_0 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_0.OUT1 -> IN1);
		add v13_D_7Inter1_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_0.OUT1 -> IN1, n_330_4_l_0.OUT1 -> IN2);
		add v13_D_7_2_r_0 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter1_2_r_0.OUT1 -> IN1, v13_D_7Inter2_2_r_0.OUT1 -> IN2);
		add OUT_PORT_n_184_1_r_0(n_184_1_r_0.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_0(n_272_1_r_0.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_0(n_61_1_r_0.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_0(n_722_2_r_0.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_0(n_811_2_r_0.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_0(v13_D_7_2_r_0.OUT1 -> IN1);
	}

	rule pattern_substitute_1 {
		sub {
			GATE_IN_1_0_l_1 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_0_l_1 IC_INSTANCE[ connected := 1](GATE_IN_1_0_l_1.OUT1 -> IN1);
			GATE_IN_2_0_l_1 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_0_l_1 IC_INSTANCE[ connected := 1](GATE_IN_2_0_l_1.OUT1 -> IN1);
			GATE_IN_3_0_l_1 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_0_l_1 IC_INSTANCE[ connected := 1](GATE_IN_3_0_l_1.OUT1 -> IN1);
			GATE_IN_4_0_l_1 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_0_l_1 IC_INSTANCE[ connected := 1](GATE_IN_4_0_l_1.OUT1 -> IN1);
			GATE_IN_5_0_l_1 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_0_l_1 IC_INSTANCE[ connected := 1](GATE_IN_5_0_l_1.OUT1 -> IN1);
			GATE_IN_6_0_l_1 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_0_l_1 IC_INSTANCE[ connected := 1](GATE_IN_6_0_l_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_1 PAT_1[connected := 1](IN_PORT_IN_1_0_l_1.OUT1 -> IN_1_0_l_1 , IN_PORT_IN_2_0_l_1.OUT1 -> IN_2_0_l_1 , IN_PORT_IN_3_0_l_1.OUT1 -> IN_3_0_l_1 , IN_PORT_IN_4_0_l_1.OUT1 -> IN_4_0_l_1 , IN_PORT_IN_5_0_l_1.OUT1 -> IN_5_0_l_1 , IN_PORT_IN_6_0_l_1.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_1 IC_INSTANCE[ connected := 1](P_inst_1.internal29_3_r_1 -> IN1);
			OUT_PORT_n_265_3_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_265_3_r_1 -> IN1);
			OUT_PORT_n_569_3_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_569_3_r_1 -> IN1);
			OUT_PORT_n_722_2_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_722_2_r_1 -> IN1);
			OUT_PORT_n_811_2_r_1 IC_INSTANCE[ connected := 1](P_inst_1.n_811_2_r_1 -> IN1);
			OUT_PORT_v13_D_7_2_r_1 IC_INSTANCE[ connected := 1](P_inst_1.v13_D_7_2_r_1 -> IN1);
		}
		del OUT_PORT_internal29_3_r_1 IC_INSTANCE(P_inst_1.internal29_3_r_1 -> IN1);
		del OUT_PORT_n_265_3_r_1 IC_INSTANCE(P_inst_1.n_265_3_r_1 -> IN1);
		del OUT_PORT_n_569_3_r_1 IC_INSTANCE(P_inst_1.n_569_3_r_1 -> IN1);
		del OUT_PORT_n_722_2_r_1 IC_INSTANCE(P_inst_1.n_722_2_r_1 -> IN1);
		del OUT_PORT_n_811_2_r_1 IC_INSTANCE(P_inst_1.n_811_2_r_1 -> IN1);
		del OUT_PORT_v13_D_7_2_r_1 IC_INSTANCE(P_inst_1.v13_D_7_2_r_1 -> IN1);
		del P_inst_1 PAT_1[connected = 1](IN_PORT_IN_1_0_l_1.OUT1 -> IN_1_0_l_1 , IN_PORT_IN_2_0_l_1.OUT1 -> IN_2_0_l_1 , IN_PORT_IN_3_0_l_1.OUT1 -> IN_3_0_l_1 , IN_PORT_IN_4_0_l_1.OUT1 -> IN_4_0_l_1 , IN_PORT_IN_5_0_l_1.OUT1 -> IN_5_0_l_1 , IN_PORT_IN_6_0_l_1.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_1 IC_INSTANCE[ connected = 1](GATE_IN_1_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_1 IC_INSTANCE[ connected = 1](GATE_IN_2_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_1 IC_INSTANCE[ connected = 1](GATE_IN_3_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_1 IC_INSTANCE[ connected = 1](GATE_IN_4_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_1 IC_INSTANCE[ connected = 1](GATE_IN_5_0_l_1.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_1 IC_INSTANCE[ connected = 1](GATE_IN_6_0_l_1.OUT1 -> IN1);
		add rst_connected_not_n_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_3_0_l_1.OUT1 -> IN1);
		add n_146_0_l_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_1.OUT1 -> IN1, GATE_IN_4_0_l_1.OUT1 -> IN2);
		add n_200_0_l_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_1.OUT1 -> IN1, GATE_IN_5_0_l_1.OUT1 -> IN2);
		add n_2_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_1.OUT1 -> IN1);
		add n_811_2_r_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_2_2_r_1.OUT1 -> IN1, n_200_0_l_1.OUT1 -> IN2);
		add n_156_0_l_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_1.OUT1 -> IN1, GATE_IN_2_0_l_1.OUT1 -> IN2);
		add C3_Q2_0_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_50_0_l_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_1.OUT1 -> IN1);
		add n_260_0_l_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_1.OUT1 -> IN1, GATE_IN_6_0_l_1.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_1.OUT1 -> IN1, n_200_0_l_1.OUT1 -> IN2);
		add n_1209_2_r_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_1.OUT1 -> IN1, n_2_2_r_1.OUT1 -> IN2);
		add v7_2_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_1184_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_1.OUT1 -> IN1);
		add n_1190_2_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_1.OUT1 -> IN1);
		add n_722_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_1.OUT1 -> IN1, n_260_0_l_1.OUT1 -> IN2);
		add OLATCH_FEL_0_l_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_1_0_l_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_32_0_l_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_1.OUT1 -> IN1);
		add n_33_0_l_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_1.OUT1 -> IN1, n_32_0_l_1.OUT1 -> IN2);
		add n_610_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_1.OUT1 -> IN1);
		add v13_D_7Inter2_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_1.OUT1 -> IN1, n_1190_2_r_1.OUT1 -> IN2);
		add v13_D_7_2_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter2_2_r_1.OUT1 -> IN1, v13_D_7Inter1_2_r_1.OUT1 -> IN2);
		add n_471_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_1.OUT1 -> IN1);
		add n_265_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_1.OUT1 -> IN1, n_33_0_l_1.OUT1 -> IN2);
		add internal29_3_r_1 GATE_NODE_N[ gateType = "AND" , connected = 0](n_471_3_r_1.OUT1 -> IN1, n_200_0_l_1.OUT1 -> IN2);
		add n_535_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_1.OUT1 -> IN1, n_33_0_l_1.OUT1 -> IN2);
		add internal2_3_r_1 GATE_NODE_N[ gateType = "AND" , connected = 0](n_535_3_r_1.OUT1 -> IN1, n_260_0_l_1.OUT1 -> IN2);
		add n_405_3_r_1 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_200_0_l_1.OUT1 -> IN1, internal2_3_r_1.OUT1 -> IN2);
		add G39_3_r_1 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_1.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_1.OUT1 -> IN3);
		add n_568_3_r_1 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_1.OUT1 -> IN1);
		add n_569_3_r_1 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_1.OUT1 -> IN1, n_610_3_r_1.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_1(internal29_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_1(n_265_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_1(n_569_3_r_1.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_1(n_722_2_r_1.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_1(n_811_2_r_1.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_1(v13_D_7_2_r_1.OUT1 -> IN1);
	}

	rule pattern_substitute_2 {
		sub {
			GATE_IN_1_4_l_2 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_4_l_2 IC_INSTANCE[ connected := 1](GATE_IN_1_4_l_2.OUT1 -> IN1);
			GATE_IN_2_4_l_2 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_4_l_2 IC_INSTANCE[ connected := 1](GATE_IN_2_4_l_2.OUT1 -> IN1);
			GATE_IN_3_4_l_2 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_4_l_2 IC_INSTANCE[ connected := 1](GATE_IN_3_4_l_2.OUT1 -> IN1);
			GATE_IN_4_4_l_2 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_4_l_2 IC_INSTANCE[ connected := 1](GATE_IN_4_4_l_2.OUT1 -> IN1);
			GATE_IN_5_4_l_2 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_4_l_2 IC_INSTANCE[ connected := 1](GATE_IN_5_4_l_2.OUT1 -> IN1);
			GATE_IN_6_4_l_2 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_4_l_2 IC_INSTANCE[ connected := 1](GATE_IN_6_4_l_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_2 PAT_2[connected := 1](IN_PORT_IN_1_4_l_2.OUT1 -> IN_1_4_l_2 , IN_PORT_IN_2_4_l_2.OUT1 -> IN_2_4_l_2 , IN_PORT_IN_3_4_l_2.OUT1 -> IN_3_4_l_2 , IN_PORT_IN_4_4_l_2.OUT1 -> IN_4_4_l_2 , IN_PORT_IN_5_4_l_2.OUT1 -> IN_5_4_l_2 , IN_PORT_IN_6_4_l_2.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_2 IC_INSTANCE[ connected := 1](P_inst_2.internal29_3_r_2 -> IN1);
			OUT_PORT_n_184_1_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_184_1_r_2 -> IN1);
			OUT_PORT_n_265_3_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_265_3_r_2 -> IN1);
			OUT_PORT_n_272_1_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_272_1_r_2 -> IN1);
			OUT_PORT_n_569_3_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_569_3_r_2 -> IN1);
			OUT_PORT_n_61_1_r_2 IC_INSTANCE[ connected := 1](P_inst_2.n_61_1_r_2 -> IN1);
		}
		del OUT_PORT_internal29_3_r_2 IC_INSTANCE(P_inst_2.internal29_3_r_2 -> IN1);
		del OUT_PORT_n_184_1_r_2 IC_INSTANCE(P_inst_2.n_184_1_r_2 -> IN1);
		del OUT_PORT_n_265_3_r_2 IC_INSTANCE(P_inst_2.n_265_3_r_2 -> IN1);
		del OUT_PORT_n_272_1_r_2 IC_INSTANCE(P_inst_2.n_272_1_r_2 -> IN1);
		del OUT_PORT_n_569_3_r_2 IC_INSTANCE(P_inst_2.n_569_3_r_2 -> IN1);
		del OUT_PORT_n_61_1_r_2 IC_INSTANCE(P_inst_2.n_61_1_r_2 -> IN1);
		del P_inst_2 PAT_2[connected = 1](IN_PORT_IN_1_4_l_2.OUT1 -> IN_1_4_l_2 , IN_PORT_IN_2_4_l_2.OUT1 -> IN_2_4_l_2 , IN_PORT_IN_3_4_l_2.OUT1 -> IN_3_4_l_2 , IN_PORT_IN_4_4_l_2.OUT1 -> IN_4_4_l_2 , IN_PORT_IN_5_4_l_2.OUT1 -> IN_5_4_l_2 , IN_PORT_IN_6_4_l_2.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_2 IC_INSTANCE[ connected = 1](GATE_IN_1_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_2 IC_INSTANCE[ connected = 1](GATE_IN_2_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_2 IC_INSTANCE[ connected = 1](GATE_IN_3_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_2 IC_INSTANCE[ connected = 1](GATE_IN_4_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_2 IC_INSTANCE[ connected = 1](GATE_IN_5_4_l_2.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_2 IC_INSTANCE[ connected = 1](GATE_IN_6_4_l_2.OUT1 -> IN1);
		add rst_connected_not_n_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_4_4_l_2.OUT1 -> IN1);
		add n_149_4_l_2 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_2.OUT1 -> IN1, GATE_IN_6_4_l_2.OUT1 -> IN2);
		add UC_19_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_149_4_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_183_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_2.OUT1 -> IN1);
		add n_74_4_l_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_2.OUT1 -> IN1, GATE_IN_5_4_l_2.OUT1 -> IN2);
		add n_471_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_74_4_l_2.OUT1 -> IN1);
		add n_265_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_2.OUT1 -> IN1, n_74_4_l_2.OUT1 -> IN2);
		add internal29_3_r_2 GATE_NODE_N[ gateType = "AND" , connected = 0](n_149_4_l_2.OUT1 -> IN1, n_471_3_r_2.OUT1 -> IN2);
		add n_535_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_2.OUT1 -> IN1, n_471_3_r_2.OUT1 -> IN2);
		add G11_4_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_3_4_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_337_4_l_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_2.OUT1 -> IN1);
		add n_93_4_l_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_2.OUT1 -> IN1, GATE_IN_2_4_l_2.OUT1 -> IN2);
		add n_177_4_l_2 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_2.OUT1 -> IN1, GATE_IN_1_4_l_2.OUT1 -> IN2);
		add G14_4_l_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_332_4_l_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_2.OUT1 -> IN1);
		add n_330_4_l_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_337_4_l_2.OUT1 -> IN1, n_332_4_l_2.OUT1 -> IN2);
		add n_124_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_2.OUT1 -> IN1);
		add n_61_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_2.OUT1 -> IN1, n_330_4_l_2.OUT1 -> IN2);
		add n_125_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_2.OUT1 -> IN1, n_124_1_r_2.OUT1 -> IN2);
		add n_141_1_r_2 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_125_1_r_2.OUT1 -> IN1, n_74_4_l_2.OUT1 -> IN2);
		add UC_17_1_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_276_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_2.OUT1 -> IN1);
		add n_184_1_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_183_1_r_2.OUT1 -> IN1, n_276_1_r_2.OUT1 -> IN2);
		add n_272_1_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_2.OUT1 -> IN1);
		add n_610_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_2.OUT1 -> IN1);
		add internal2_3_r_2 GATE_NODE_N[ gateType = "AND" , connected = 0](n_535_3_r_2.OUT1 -> IN1, n_330_4_l_2.OUT1 -> IN2);
		add n_405_3_r_2 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_2.OUT1 -> IN1, internal2_3_r_2.OUT1 -> IN2);
		add G39_3_r_2 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_2.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_2.OUT1 -> IN3);
		add n_568_3_r_2 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_2.OUT1 -> IN1);
		add n_569_3_r_2 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_2.OUT1 -> IN1, n_610_3_r_2.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_2(internal29_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_184_1_r_2(n_184_1_r_2.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_2(n_265_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_2(n_272_1_r_2.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_2(n_569_3_r_2.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_2(n_61_1_r_2.OUT1 -> IN1);
	}

	rule pattern_substitute_3 {
		sub {
			GATE_IN_1_4_l_3 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected := 1](GATE_IN_1_4_l_3.OUT1 -> IN1);
			GATE_IN_2_4_l_3 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_4_l_3 IC_INSTANCE[ connected := 1](GATE_IN_2_4_l_3.OUT1 -> IN1);
			GATE_IN_3_4_l_3 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_4_l_3 IC_INSTANCE[ connected := 1](GATE_IN_3_4_l_3.OUT1 -> IN1);
			GATE_IN_4_4_l_3 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected := 1](GATE_IN_4_4_l_3.OUT1 -> IN1);
			GATE_IN_5_4_l_3 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected := 1](GATE_IN_5_4_l_3.OUT1 -> IN1);
			GATE_IN_6_4_l_3 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_4_l_3 IC_INSTANCE[ connected := 1](GATE_IN_6_4_l_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_3 PAT_3[connected := 1](IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_2_4_l_3.OUT1 -> IN_2_4_l_3 , IN_PORT_IN_3_4_l_3.OUT1 -> IN_3_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_6_4_l_3.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_125_5_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_125_5_r_3 -> IN1);
			OUT_PORT_n_184_1_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_184_1_r_3 -> IN1);
			OUT_PORT_n_251_5_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_251_5_r_3 -> IN1);
			OUT_PORT_n_272_1_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_272_1_r_3 -> IN1);
			OUT_PORT_n_51_5_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_51_5_r_3 -> IN1);
			OUT_PORT_n_61_1_r_3 IC_INSTANCE[ connected := 1](P_inst_3.n_61_1_r_3 -> IN1);
		}
		del OUT_PORT_n_125_5_r_3 IC_INSTANCE(P_inst_3.n_125_5_r_3 -> IN1);
		del OUT_PORT_n_184_1_r_3 IC_INSTANCE(P_inst_3.n_184_1_r_3 -> IN1);
		del OUT_PORT_n_251_5_r_3 IC_INSTANCE(P_inst_3.n_251_5_r_3 -> IN1);
		del OUT_PORT_n_272_1_r_3 IC_INSTANCE(P_inst_3.n_272_1_r_3 -> IN1);
		del OUT_PORT_n_51_5_r_3 IC_INSTANCE(P_inst_3.n_51_5_r_3 -> IN1);
		del OUT_PORT_n_61_1_r_3 IC_INSTANCE(P_inst_3.n_61_1_r_3 -> IN1);
		del P_inst_3 PAT_3[connected = 1](IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_2_4_l_3.OUT1 -> IN_2_4_l_3 , IN_PORT_IN_3_4_l_3.OUT1 -> IN_3_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_6_4_l_3.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = 1](GATE_IN_1_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_3 IC_INSTANCE[ connected = 1](GATE_IN_2_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_3 IC_INSTANCE[ connected = 1](GATE_IN_3_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = 1](GATE_IN_4_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = 1](GATE_IN_5_4_l_3.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_3 IC_INSTANCE[ connected = 1](GATE_IN_6_4_l_3.OUT1 -> IN1);
		add rst_connected_not_n_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_4_4_l_3.OUT1 -> IN1);
		add n_149_4_l_3 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_3.OUT1 -> IN1, GATE_IN_6_4_l_3.OUT1 -> IN2);
		add n_124_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_3.OUT1 -> IN1);
		add n_74_4_l_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_3.OUT1 -> IN1, GATE_IN_5_4_l_3.OUT1 -> IN2);
		add n_61_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_3.OUT1 -> IN1, n_124_1_r_3.OUT1 -> IN2);
		add n_125_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_3.OUT1 -> IN1, n_124_1_r_3.OUT1 -> IN2);
		add n_141_1_r_3 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_125_1_r_3.OUT1 -> IN1, n_149_4_l_3.OUT1 -> IN2);
		add UC_17_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_276_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_3.OUT1 -> IN1);
		add n_272_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_3.OUT1 -> IN1);
		add UC_19_1_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_74_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_183_1_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_3.OUT1 -> IN1);
		add n_184_1_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_3.OUT1 -> IN1, n_183_1_r_3.OUT1 -> IN2);
		add G11_4_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_3_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_337_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_3.OUT1 -> IN1);
		add n_93_4_l_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_3.OUT1 -> IN1, GATE_IN_2_4_l_3.OUT1 -> IN2);
		add n_177_4_l_3 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_3.OUT1 -> IN1, GATE_IN_1_4_l_3.OUT1 -> IN2);
		add G14_4_l_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_332_4_l_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_3.OUT1 -> IN1);
		add n_330_4_l_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_3.OUT1 -> IN1, n_337_4_l_3.OUT1 -> IN2);
		add n_124_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_3.OUT1 -> IN1);
		add n_61_5_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_3.OUT1 -> IN1, n_124_5_r_3.OUT1 -> IN2);
		add n_95_5_r_3 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_3.OUT1 -> IN1, n_61_5_r_3.OUT1 -> IN2);
		add UC_10_5_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_242_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_3.OUT1 -> IN1);
		add n_125_5_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_3.OUT1 -> IN1, n_124_5_r_3.OUT1 -> IN2);
		add UC_9_5_r_3 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_330_4_l_3.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_3.OUT1 -> IN3);
		add n_241_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_3.OUT1 -> IN1);
		add n_51_5_r_3 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_3.OUT1 -> IN1);
		add n_251_5_r_3 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_3.OUT1 -> IN1, n_242_5_r_3.OUT1 -> IN2);
		add OUT_PORT_n_125_5_r_3(n_125_5_r_3.OUT1 -> IN1);
		add OUT_PORT_n_184_1_r_3(n_184_1_r_3.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_3(n_251_5_r_3.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_3(n_272_1_r_3.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_3(n_51_5_r_3.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_3(n_61_1_r_3.OUT1 -> IN1);
	}

	rule pattern_substitute_4 {
		sub {
			GATE_IN_1_4_l_4 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected := 1](GATE_IN_1_4_l_4.OUT1 -> IN1);
			GATE_IN_2_4_l_4 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_4_l_4 IC_INSTANCE[ connected := 1](GATE_IN_2_4_l_4.OUT1 -> IN1);
			GATE_IN_3_4_l_4 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_4_l_4 IC_INSTANCE[ connected := 1](GATE_IN_3_4_l_4.OUT1 -> IN1);
			GATE_IN_4_4_l_4 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected := 1](GATE_IN_4_4_l_4.OUT1 -> IN1);
			GATE_IN_5_4_l_4 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected := 1](GATE_IN_5_4_l_4.OUT1 -> IN1);
			GATE_IN_6_4_l_4 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_4_l_4 IC_INSTANCE[ connected := 1](GATE_IN_6_4_l_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_4 PAT_4[connected := 1](IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_2_4_l_4.OUT1 -> IN_2_4_l_4 , IN_PORT_IN_3_4_l_4.OUT1 -> IN_3_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_6_4_l_4.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_4 IC_INSTANCE[ connected := 1](P_inst_4.internal29_3_r_4 -> IN1);
			OUT_PORT_n_125_5_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_125_5_r_4 -> IN1);
			OUT_PORT_n_251_5_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_251_5_r_4 -> IN1);
			OUT_PORT_n_265_3_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_265_3_r_4 -> IN1);
			OUT_PORT_n_51_5_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_51_5_r_4 -> IN1);
			OUT_PORT_n_569_3_r_4 IC_INSTANCE[ connected := 1](P_inst_4.n_569_3_r_4 -> IN1);
		}
		del OUT_PORT_internal29_3_r_4 IC_INSTANCE(P_inst_4.internal29_3_r_4 -> IN1);
		del OUT_PORT_n_125_5_r_4 IC_INSTANCE(P_inst_4.n_125_5_r_4 -> IN1);
		del OUT_PORT_n_251_5_r_4 IC_INSTANCE(P_inst_4.n_251_5_r_4 -> IN1);
		del OUT_PORT_n_265_3_r_4 IC_INSTANCE(P_inst_4.n_265_3_r_4 -> IN1);
		del OUT_PORT_n_51_5_r_4 IC_INSTANCE(P_inst_4.n_51_5_r_4 -> IN1);
		del OUT_PORT_n_569_3_r_4 IC_INSTANCE(P_inst_4.n_569_3_r_4 -> IN1);
		del P_inst_4 PAT_4[connected = 1](IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_2_4_l_4.OUT1 -> IN_2_4_l_4 , IN_PORT_IN_3_4_l_4.OUT1 -> IN_3_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_6_4_l_4.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = 1](GATE_IN_1_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_4 IC_INSTANCE[ connected = 1](GATE_IN_2_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_4 IC_INSTANCE[ connected = 1](GATE_IN_3_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = 1](GATE_IN_4_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = 1](GATE_IN_5_4_l_4.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_4 IC_INSTANCE[ connected = 1](GATE_IN_6_4_l_4.OUT1 -> IN1);
		add rst_connected_not_n_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_4_4_l_4.OUT1 -> IN1);
		add n_74_4_l_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_4.OUT1 -> IN1, GATE_IN_5_4_l_4.OUT1 -> IN2);
		add n_124_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_74_4_l_4.OUT1 -> IN1);
		add n_149_4_l_4 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_4.OUT1 -> IN1, GATE_IN_6_4_l_4.OUT1 -> IN2);
		add n_61_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_4.OUT1 -> IN1, n_124_5_r_4.OUT1 -> IN2);
		add n_471_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_4.OUT1 -> IN1);
		add n_265_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_4.OUT1 -> IN1, n_471_3_r_4.OUT1 -> IN2);
		add internal29_3_r_4 GATE_NODE_N[ gateType = "AND" , connected = 0](n_74_4_l_4.OUT1 -> IN1, n_471_3_r_4.OUT1 -> IN2);
		add n_535_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_4.OUT1 -> IN1, n_471_3_r_4.OUT1 -> IN2);
		add internal2_3_r_4 GATE_NODE_N[ gateType = "AND" , connected = 0](n_149_4_l_4.OUT1 -> IN1, n_535_3_r_4.OUT1 -> IN2);
		add n_405_3_r_4 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_4.OUT1 -> IN1, internal2_3_r_4.OUT1 -> IN2);
		add G39_3_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_568_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_4.OUT1 -> IN1);
		add G11_4_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_3_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_337_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_4.OUT1 -> IN1);
		add n_93_4_l_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_4.OUT1 -> IN1, GATE_IN_2_4_l_4.OUT1 -> IN2);
		add n_177_4_l_4 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_4.OUT1 -> IN1, GATE_IN_1_4_l_4.OUT1 -> IN2);
		add G14_4_l_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_332_4_l_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_4.OUT1 -> IN1);
		add n_330_4_l_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_4.OUT1 -> IN1, n_337_4_l_4.OUT1 -> IN2);
		add n_125_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_4.OUT1 -> IN1, n_124_5_r_4.OUT1 -> IN2);
		add n_95_5_r_4 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_4.OUT1 -> IN1, n_61_5_r_4.OUT1 -> IN2);
		add UC_10_5_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_242_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_4.OUT1 -> IN1);
		add n_610_3_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_4.OUT1 -> IN1);
		add n_569_3_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_610_3_r_4.OUT1 -> IN1, n_568_3_r_4.OUT1 -> IN2);
		add UC_9_5_r_4 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_330_4_l_4.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_3_r_4.OUT1 -> IN3);
		add n_241_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_4.OUT1 -> IN1);
		add n_251_5_r_4 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_4.OUT1 -> IN1, n_242_5_r_4.OUT1 -> IN2);
		add n_51_5_r_4 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_4.OUT1 -> IN1);
		add OUT_PORT_internal29_3_r_4(internal29_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_125_5_r_4(n_125_5_r_4.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_4(n_251_5_r_4.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_4(n_265_3_r_4.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_4(n_51_5_r_4.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_4(n_569_3_r_4.OUT1 -> IN1);
	}

	rule pattern_substitute_5 {
		sub {
			GATE_IN_1_4_l_5 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_4_l_5 IC_INSTANCE[ connected := 1](GATE_IN_1_4_l_5.OUT1 -> IN1);
			GATE_IN_2_4_l_5 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_4_l_5 IC_INSTANCE[ connected := 1](GATE_IN_2_4_l_5.OUT1 -> IN1);
			GATE_IN_3_4_l_5 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_4_l_5 IC_INSTANCE[ connected := 1](GATE_IN_3_4_l_5.OUT1 -> IN1);
			GATE_IN_4_4_l_5 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_4_l_5 IC_INSTANCE[ connected := 1](GATE_IN_4_4_l_5.OUT1 -> IN1);
			GATE_IN_5_4_l_5 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_4_l_5 IC_INSTANCE[ connected := 1](GATE_IN_5_4_l_5.OUT1 -> IN1);
			GATE_IN_6_4_l_5 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_4_l_5 IC_INSTANCE[ connected := 1](GATE_IN_6_4_l_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_5 PAT_5[connected := 1](IN_PORT_IN_1_4_l_5.OUT1 -> IN_1_4_l_5 , IN_PORT_IN_2_4_l_5.OUT1 -> IN_2_4_l_5 , IN_PORT_IN_3_4_l_5.OUT1 -> IN_3_4_l_5 , IN_PORT_IN_4_4_l_5.OUT1 -> IN_4_4_l_5 , IN_PORT_IN_5_4_l_5.OUT1 -> IN_5_4_l_5 , IN_PORT_IN_6_4_l_5.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_125_5_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_125_5_r_5 -> IN1);
			OUT_PORT_n_251_5_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_251_5_r_5 -> IN1);
			OUT_PORT_n_51_5_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_51_5_r_5 -> IN1);
			OUT_PORT_n_722_2_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_722_2_r_5 -> IN1);
			OUT_PORT_n_811_2_r_5 IC_INSTANCE[ connected := 1](P_inst_5.n_811_2_r_5 -> IN1);
			OUT_PORT_v13_D_7_2_r_5 IC_INSTANCE[ connected := 1](P_inst_5.v13_D_7_2_r_5 -> IN1);
		}
		del OUT_PORT_n_125_5_r_5 IC_INSTANCE(P_inst_5.n_125_5_r_5 -> IN1);
		del OUT_PORT_n_251_5_r_5 IC_INSTANCE(P_inst_5.n_251_5_r_5 -> IN1);
		del OUT_PORT_n_51_5_r_5 IC_INSTANCE(P_inst_5.n_51_5_r_5 -> IN1);
		del OUT_PORT_n_722_2_r_5 IC_INSTANCE(P_inst_5.n_722_2_r_5 -> IN1);
		del OUT_PORT_n_811_2_r_5 IC_INSTANCE(P_inst_5.n_811_2_r_5 -> IN1);
		del OUT_PORT_v13_D_7_2_r_5 IC_INSTANCE(P_inst_5.v13_D_7_2_r_5 -> IN1);
		del P_inst_5 PAT_5[connected = 1](IN_PORT_IN_1_4_l_5.OUT1 -> IN_1_4_l_5 , IN_PORT_IN_2_4_l_5.OUT1 -> IN_2_4_l_5 , IN_PORT_IN_3_4_l_5.OUT1 -> IN_3_4_l_5 , IN_PORT_IN_4_4_l_5.OUT1 -> IN_4_4_l_5 , IN_PORT_IN_5_4_l_5.OUT1 -> IN_5_4_l_5 , IN_PORT_IN_6_4_l_5.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_5 IC_INSTANCE[ connected = 1](GATE_IN_1_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_5 IC_INSTANCE[ connected = 1](GATE_IN_2_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_5 IC_INSTANCE[ connected = 1](GATE_IN_3_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_5 IC_INSTANCE[ connected = 1](GATE_IN_4_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_5 IC_INSTANCE[ connected = 1](GATE_IN_5_4_l_5.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_5 IC_INSTANCE[ connected = 1](GATE_IN_6_4_l_5.OUT1 -> IN1);
		add rst_connected_not_n_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_4_4_l_5.OUT1 -> IN1);
		add n_74_4_l_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_5.OUT1 -> IN1, GATE_IN_5_4_l_5.OUT1 -> IN2);
		add n_124_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_74_4_l_5.OUT1 -> IN1);
		add n_125_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_5.OUT1 -> IN1, n_124_5_r_5.OUT1 -> IN2);
		add UC_9_5_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_74_4_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_241_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_5.OUT1 -> IN1);
		add n_51_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_5.OUT1 -> IN1);
		add n_149_4_l_5 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_5.OUT1 -> IN1, GATE_IN_6_4_l_5.OUT1 -> IN2);
		add G11_4_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_3_4_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_337_4_l_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_5.OUT1 -> IN1);
		add n_93_4_l_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_5.OUT1 -> IN1, GATE_IN_2_4_l_5.OUT1 -> IN2);
		add n_177_4_l_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_5.OUT1 -> IN1, GATE_IN_1_4_l_5.OUT1 -> IN2);
		add G14_4_l_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_332_4_l_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_5.OUT1 -> IN1);
		add n_330_4_l_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_5.OUT1 -> IN1, n_337_4_l_5.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_5.OUT1 -> IN1, n_330_4_l_5.OUT1 -> IN2);
		add n_61_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_5.OUT1 -> IN1, n_124_5_r_5.OUT1 -> IN2);
		add n_95_5_r_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_149_4_l_5.OUT1 -> IN1, n_61_5_r_5.OUT1 -> IN2);
		add UC_10_5_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_242_5_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_5.OUT1 -> IN1);
		add n_251_5_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_5.OUT1 -> IN1, n_242_5_r_5.OUT1 -> IN2);
		add n_2_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_5.OUT1 -> IN1);
		add n_811_2_r_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_5.OUT1 -> IN1, n_2_2_r_5.OUT1 -> IN2);
		add n_1209_2_r_5 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_149_4_l_5.OUT1 -> IN1, n_2_2_r_5.OUT1 -> IN2);
		add v7_2_r_5 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_5.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_5.OUT1 -> IN3);
		add n_1184_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_5.OUT1 -> IN1);
		add n_1190_2_r_5 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_5.OUT1 -> IN1);
		add v13_D_7Inter2_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_74_4_l_5.OUT1 -> IN1, n_1190_2_r_5.OUT1 -> IN2);
		add v13_D_7_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter2_2_r_5.OUT1 -> IN1, v13_D_7Inter1_2_r_5.OUT1 -> IN2);
		add n_722_2_r_5 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_330_4_l_5.OUT1 -> IN1, n_1190_2_r_5.OUT1 -> IN2);
		add OUT_PORT_n_125_5_r_5(n_125_5_r_5.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_5(n_251_5_r_5.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_5(n_51_5_r_5.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_5(n_722_2_r_5.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_5(n_811_2_r_5.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_5(v13_D_7_2_r_5.OUT1 -> IN1);
	}

	rule pattern_substitute_6 {
		sub {
			GATE_IN_1_0_l_6 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_0_l_6 IC_INSTANCE[ connected := 1](GATE_IN_1_0_l_6.OUT1 -> IN1);
			GATE_IN_2_0_l_6 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_0_l_6 IC_INSTANCE[ connected := 1](GATE_IN_2_0_l_6.OUT1 -> IN1);
			GATE_IN_3_0_l_6 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_0_l_6 IC_INSTANCE[ connected := 1](GATE_IN_3_0_l_6.OUT1 -> IN1);
			GATE_IN_4_0_l_6 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_0_l_6 IC_INSTANCE[ connected := 1](GATE_IN_4_0_l_6.OUT1 -> IN1);
			GATE_IN_5_0_l_6 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_0_l_6 IC_INSTANCE[ connected := 1](GATE_IN_5_0_l_6.OUT1 -> IN1);
			GATE_IN_6_0_l_6 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_0_l_6 IC_INSTANCE[ connected := 1](GATE_IN_6_0_l_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_6 PAT_6[connected := 1](IN_PORT_IN_1_0_l_6.OUT1 -> IN_1_0_l_6 , IN_PORT_IN_2_0_l_6.OUT1 -> IN_2_0_l_6 , IN_PORT_IN_3_0_l_6.OUT1 -> IN_3_0_l_6 , IN_PORT_IN_4_0_l_6.OUT1 -> IN_4_0_l_6 , IN_PORT_IN_5_0_l_6.OUT1 -> IN_5_0_l_6 , IN_PORT_IN_6_0_l_6.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_184_1_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_184_1_r_6 -> IN1);
			OUT_PORT_n_272_1_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_272_1_r_6 -> IN1);
			OUT_PORT_n_61_1_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_61_1_r_6 -> IN1);
			OUT_PORT_n_722_2_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_722_2_r_6 -> IN1);
			OUT_PORT_n_811_2_r_6 IC_INSTANCE[ connected := 1](P_inst_6.n_811_2_r_6 -> IN1);
			OUT_PORT_v13_D_7_2_r_6 IC_INSTANCE[ connected := 1](P_inst_6.v13_D_7_2_r_6 -> IN1);
		}
		del OUT_PORT_n_184_1_r_6 IC_INSTANCE(P_inst_6.n_184_1_r_6 -> IN1);
		del OUT_PORT_n_272_1_r_6 IC_INSTANCE(P_inst_6.n_272_1_r_6 -> IN1);
		del OUT_PORT_n_61_1_r_6 IC_INSTANCE(P_inst_6.n_61_1_r_6 -> IN1);
		del OUT_PORT_n_722_2_r_6 IC_INSTANCE(P_inst_6.n_722_2_r_6 -> IN1);
		del OUT_PORT_n_811_2_r_6 IC_INSTANCE(P_inst_6.n_811_2_r_6 -> IN1);
		del OUT_PORT_v13_D_7_2_r_6 IC_INSTANCE(P_inst_6.v13_D_7_2_r_6 -> IN1);
		del P_inst_6 PAT_6[connected = 1](IN_PORT_IN_1_0_l_6.OUT1 -> IN_1_0_l_6 , IN_PORT_IN_2_0_l_6.OUT1 -> IN_2_0_l_6 , IN_PORT_IN_3_0_l_6.OUT1 -> IN_3_0_l_6 , IN_PORT_IN_4_0_l_6.OUT1 -> IN_4_0_l_6 , IN_PORT_IN_5_0_l_6.OUT1 -> IN_5_0_l_6 , IN_PORT_IN_6_0_l_6.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_6 IC_INSTANCE[ connected = 1](GATE_IN_1_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_6 IC_INSTANCE[ connected = 1](GATE_IN_2_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_6 IC_INSTANCE[ connected = 1](GATE_IN_3_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_6 IC_INSTANCE[ connected = 1](GATE_IN_4_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_6 IC_INSTANCE[ connected = 1](GATE_IN_5_0_l_6.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_6 IC_INSTANCE[ connected = 1](GATE_IN_6_0_l_6.OUT1 -> IN1);
		add rst_connected_not_n_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_3_0_l_6.OUT1 -> IN1);
		add n_200_0_l_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_6.OUT1 -> IN1, GATE_IN_5_0_l_6.OUT1 -> IN2);
		add n_124_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_6.OUT1 -> IN1);
		add n_61_1_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_6.OUT1 -> IN1, n_200_0_l_6.OUT1 -> IN2);
		add n_146_0_l_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_6.OUT1 -> IN1, GATE_IN_4_0_l_6.OUT1 -> IN2);
		add n_156_0_l_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_6.OUT1 -> IN1, GATE_IN_2_0_l_6.OUT1 -> IN2);
		add C3_Q2_0_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_50_0_l_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_6.OUT1 -> IN1);
		add n_260_0_l_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_6.OUT1 -> IN1, GATE_IN_6_0_l_6.OUT1 -> IN2);
		add OLATCH_FEL_0_l_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_1_0_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_32_0_l_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_6.OUT1 -> IN1);
		add n_33_0_l_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_6.OUT1 -> IN1, n_32_0_l_6.OUT1 -> IN2);
		add n_2_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_6.OUT1 -> IN1);
		add n_1209_2_r_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_6.OUT1 -> IN1, n_2_2_r_6.OUT1 -> IN2);
		add v7_2_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_1184_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_6.OUT1 -> IN1);
		add n_1190_2_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_6.OUT1 -> IN1);
		add n_722_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_6.OUT1 -> IN1, n_1190_2_r_6.OUT1 -> IN2);
		add v13_D_7Inter2_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_200_0_l_6.OUT1 -> IN1, n_1190_2_r_6.OUT1 -> IN2);
		add n_811_2_r_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_6.OUT1 -> IN1, n_2_2_r_6.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_6.OUT1 -> IN1, n_200_0_l_6.OUT1 -> IN2);
		add v13_D_7_2_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter1_2_r_6.OUT1 -> IN1, v13_D_7Inter2_2_r_6.OUT1 -> IN2);
		add n_125_1_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_6.OUT1 -> IN1, n_124_1_r_6.OUT1 -> IN2);
		add n_141_1_r_6 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_125_1_r_6.OUT1 -> IN1, n_260_0_l_6.OUT1 -> IN2);
		add UC_17_1_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_276_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_6.OUT1 -> IN1);
		add n_272_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_6.OUT1 -> IN1);
		add UC_19_1_r_6 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_33_0_l_6.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_6.OUT1 -> IN3);
		add n_183_1_r_6 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_6.OUT1 -> IN1);
		add n_184_1_r_6 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_6.OUT1 -> IN1, n_183_1_r_6.OUT1 -> IN2);
		add OUT_PORT_n_184_1_r_6(n_184_1_r_6.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_6(n_272_1_r_6.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_6(n_61_1_r_6.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_6(n_722_2_r_6.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_6(n_811_2_r_6.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_6(v13_D_7_2_r_6.OUT1 -> IN1);
	}

	rule pattern_substitute_7 {
		sub {
			GATE_IN_1_0_l_7 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected := 1](GATE_IN_1_0_l_7.OUT1 -> IN1);
			GATE_IN_2_0_l_7 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected := 1](GATE_IN_2_0_l_7.OUT1 -> IN1);
			GATE_IN_3_0_l_7 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_0_l_7 IC_INSTANCE[ connected := 1](GATE_IN_3_0_l_7.OUT1 -> IN1);
			GATE_IN_4_0_l_7 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected := 1](GATE_IN_4_0_l_7.OUT1 -> IN1);
			GATE_IN_5_0_l_7 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_0_l_7 IC_INSTANCE[ connected := 1](GATE_IN_5_0_l_7.OUT1 -> IN1);
			GATE_IN_6_0_l_7 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_0_l_7 IC_INSTANCE[ connected := 1](GATE_IN_6_0_l_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_7 PAT_7[connected := 1](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_3_0_l_7.OUT1 -> IN_3_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_IN_5_0_l_7.OUT1 -> IN_5_0_l_7 , IN_PORT_IN_6_0_l_7.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_7 IC_INSTANCE[ connected := 1](P_inst_7.internal29_3_r_7 -> IN1);
			OUT_PORT_n_184_1_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_184_1_r_7 -> IN1);
			OUT_PORT_n_265_3_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_265_3_r_7 -> IN1);
			OUT_PORT_n_272_1_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_272_1_r_7 -> IN1);
			OUT_PORT_n_569_3_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_569_3_r_7 -> IN1);
			OUT_PORT_n_61_1_r_7 IC_INSTANCE[ connected := 1](P_inst_7.n_61_1_r_7 -> IN1);
		}
		del OUT_PORT_internal29_3_r_7 IC_INSTANCE(P_inst_7.internal29_3_r_7 -> IN1);
		del OUT_PORT_n_184_1_r_7 IC_INSTANCE(P_inst_7.n_184_1_r_7 -> IN1);
		del OUT_PORT_n_265_3_r_7 IC_INSTANCE(P_inst_7.n_265_3_r_7 -> IN1);
		del OUT_PORT_n_272_1_r_7 IC_INSTANCE(P_inst_7.n_272_1_r_7 -> IN1);
		del OUT_PORT_n_569_3_r_7 IC_INSTANCE(P_inst_7.n_569_3_r_7 -> IN1);
		del OUT_PORT_n_61_1_r_7 IC_INSTANCE(P_inst_7.n_61_1_r_7 -> IN1);
		del P_inst_7 PAT_7[connected = 1](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_3_0_l_7.OUT1 -> IN_3_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_IN_5_0_l_7.OUT1 -> IN_5_0_l_7 , IN_PORT_IN_6_0_l_7.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = 1](GATE_IN_1_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = 1](GATE_IN_2_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_7 IC_INSTANCE[ connected = 1](GATE_IN_3_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = 1](GATE_IN_4_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_7 IC_INSTANCE[ connected = 1](GATE_IN_5_0_l_7.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_7 IC_INSTANCE[ connected = 1](GATE_IN_6_0_l_7.OUT1 -> IN1);
		add rst_connected_not_n_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_3_0_l_7.OUT1 -> IN1);
		add n_200_0_l_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_7.OUT1 -> IN1, GATE_IN_5_0_l_7.OUT1 -> IN2);
		add n_124_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_7.OUT1 -> IN1);
		add n_61_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_124_1_r_7.OUT1 -> IN1, n_200_0_l_7.OUT1 -> IN2);
		add n_610_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_200_0_l_7.OUT1 -> IN1);
		add n_146_0_l_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_7.OUT1 -> IN1, GATE_IN_4_0_l_7.OUT1 -> IN2);
		add n_156_0_l_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_7.OUT1 -> IN1, GATE_IN_2_0_l_7.OUT1 -> IN2);
		add C3_Q2_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_50_0_l_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_7.OUT1 -> IN1);
		add n_260_0_l_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_7.OUT1 -> IN1, GATE_IN_6_0_l_7.OUT1 -> IN2);
		add OLATCH_FEL_0_l_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_1_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_32_0_l_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_7.OUT1 -> IN1);
		add n_33_0_l_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_7.OUT1 -> IN1, n_32_0_l_7.OUT1 -> IN2);
		add n_125_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_7.OUT1 -> IN1, n_124_1_r_7.OUT1 -> IN2);
		add n_141_1_r_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_125_1_r_7.OUT1 -> IN2);
		add UC_17_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_141_1_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_276_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_17_1_r_7.OUT1 -> IN1);
		add n_272_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_276_1_r_7.OUT1 -> IN1);
		add n_471_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_33_0_l_7.OUT1 -> IN1);
		add internal29_3_r_7 GATE_NODE_N[ gateType = "AND" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_471_3_r_7.OUT1 -> IN2);
		add n_265_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_471_3_r_7.OUT1 -> IN2);
		add n_535_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_260_0_l_7.OUT1 -> IN1, n_471_3_r_7.OUT1 -> IN2);
		add internal2_3_r_7 GATE_NODE_N[ gateType = "AND" , connected = 0](n_33_0_l_7.OUT1 -> IN1, n_535_3_r_7.OUT1 -> IN2);
		add n_405_3_r_7 GATE_NODE_N[ gateType = "NOR" , connected = 0](internal2_3_r_7.OUT1 -> IN1, n_200_0_l_7.OUT1 -> IN2);
		add G39_3_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_568_3_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_7.OUT1 -> IN1);
		add n_569_3_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_7.OUT1 -> IN1, n_610_3_r_7.OUT1 -> IN2);
		add UC_19_1_r_7 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_33_0_l_7.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_1_r_7.OUT1 -> IN3);
		add n_183_1_r_7 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_19_1_r_7.OUT1 -> IN1);
		add n_184_1_r_7 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_276_1_r_7.OUT1 -> IN1, n_183_1_r_7.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_7(internal29_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_184_1_r_7(n_184_1_r_7.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_7(n_265_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_272_1_r_7(n_272_1_r_7.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_7(n_569_3_r_7.OUT1 -> IN1);
		add OUT_PORT_n_61_1_r_7(n_61_1_r_7.OUT1 -> IN1);
	}

	rule pattern_substitute_8 {
		sub {
			GATE_IN_1_0_l_8 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected := 1](GATE_IN_1_0_l_8.OUT1 -> IN1);
			GATE_IN_2_0_l_8 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected := 1](GATE_IN_2_0_l_8.OUT1 -> IN1);
			GATE_IN_3_0_l_8 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_0_l_8 IC_INSTANCE[ connected := 1](GATE_IN_3_0_l_8.OUT1 -> IN1);
			GATE_IN_4_0_l_8 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected := 1](GATE_IN_4_0_l_8.OUT1 -> IN1);
			GATE_IN_5_0_l_8 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_0_l_8 IC_INSTANCE[ connected := 1](GATE_IN_5_0_l_8.OUT1 -> IN1);
			GATE_IN_6_0_l_8 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_0_l_8 IC_INSTANCE[ connected := 1](GATE_IN_6_0_l_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_8 PAT_8[connected := 1](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_3_0_l_8.OUT1 -> IN_3_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_5_0_l_8.OUT1 -> IN_5_0_l_8 , IN_PORT_IN_6_0_l_8.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_n_125_5_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_125_5_r_8 -> IN1);
			OUT_PORT_n_149_4_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_149_4_r_8 -> IN1);
			OUT_PORT_n_251_5_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_251_5_r_8 -> IN1);
			OUT_PORT_n_330_4_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_330_4_r_8 -> IN1);
			OUT_PORT_n_51_5_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_51_5_r_8 -> IN1);
			OUT_PORT_n_74_4_r_8 IC_INSTANCE[ connected := 1](P_inst_8.n_74_4_r_8 -> IN1);
		}
		del OUT_PORT_n_125_5_r_8 IC_INSTANCE(P_inst_8.n_125_5_r_8 -> IN1);
		del OUT_PORT_n_149_4_r_8 IC_INSTANCE(P_inst_8.n_149_4_r_8 -> IN1);
		del OUT_PORT_n_251_5_r_8 IC_INSTANCE(P_inst_8.n_251_5_r_8 -> IN1);
		del OUT_PORT_n_330_4_r_8 IC_INSTANCE(P_inst_8.n_330_4_r_8 -> IN1);
		del OUT_PORT_n_51_5_r_8 IC_INSTANCE(P_inst_8.n_51_5_r_8 -> IN1);
		del OUT_PORT_n_74_4_r_8 IC_INSTANCE(P_inst_8.n_74_4_r_8 -> IN1);
		del P_inst_8 PAT_8[connected = 1](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_3_0_l_8.OUT1 -> IN_3_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_5_0_l_8.OUT1 -> IN_5_0_l_8 , IN_PORT_IN_6_0_l_8.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = 1](GATE_IN_1_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = 1](GATE_IN_2_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_3_0_l_8 IC_INSTANCE[ connected = 1](GATE_IN_3_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = 1](GATE_IN_4_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_5_0_l_8 IC_INSTANCE[ connected = 1](GATE_IN_5_0_l_8.OUT1 -> IN1);
		del IN_PORT_IN_6_0_l_8 IC_INSTANCE[ connected = 1](GATE_IN_6_0_l_8.OUT1 -> IN1);
		add rst_connected_not_n_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_134_0_l_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_3_0_l_8.OUT1 -> IN1);
		add n_146_0_l_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_8.OUT1 -> IN1, GATE_IN_4_0_l_8.OUT1 -> IN2);
		add n_200_0_l_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_134_0_l_8.OUT1 -> IN1, GATE_IN_5_0_l_8.OUT1 -> IN2);
		add UC_9_5_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_200_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_241_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_9_5_r_8.OUT1 -> IN1);
		add n_51_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_241_5_r_8.OUT1 -> IN1);
		add n_156_0_l_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_146_0_l_8.OUT1 -> IN1, GATE_IN_2_0_l_8.OUT1 -> IN2);
		add C3_Q2_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_156_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_50_0_l_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](C3_Q2_0_l_8.OUT1 -> IN1);
		add n_260_0_l_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_50_0_l_8.OUT1 -> IN1, GATE_IN_6_0_l_8.OUT1 -> IN2);
		add n_124_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_260_0_l_8.OUT1 -> IN1);
		add n_61_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_200_0_l_8.OUT1 -> IN1, n_124_5_r_8.OUT1 -> IN2);
		add n_125_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_200_0_l_8.OUT1 -> IN1, n_124_5_r_8.OUT1 -> IN2);
		add n_211_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_260_0_l_8.OUT1 -> IN1);
		add G11_4_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_260_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_337_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_r_8.OUT1 -> IN1);
		add OLATCH_FEL_0_l_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_1_0_l_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_32_0_l_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](OLATCH_FEL_0_l_8.OUT1 -> IN1);
		add n_33_0_l_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_50_0_l_8.OUT1 -> IN1, n_32_0_l_8.OUT1 -> IN2);
		add n_95_5_r_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_61_5_r_8.OUT1 -> IN2);
		add UC_10_5_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_95_5_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_242_5_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](UC_10_5_r_8.OUT1 -> IN1);
		add n_251_5_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_241_5_r_8.OUT1 -> IN1, n_242_5_r_8.OUT1 -> IN2);
		add n_74_4_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_211_4_r_8.OUT1 -> IN2);
		add n_93_4_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_211_4_r_8.OUT1 -> IN2);
		add n_177_4_r_8 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_200_0_l_8.OUT1 -> IN1, n_93_4_r_8.OUT1 -> IN2);
		add G14_4_r_8 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_r_8.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_4_r_8.OUT1 -> IN3);
		add n_332_4_r_8 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_r_8.OUT1 -> IN1);
		add n_330_4_r_8 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_r_8.OUT1 -> IN1, n_337_4_r_8.OUT1 -> IN2);
		add n_149_4_r_8 GATE_NODE_N[ gateType = "AND" , connected = 0](n_33_0_l_8.OUT1 -> IN1, n_211_4_r_8.OUT1 -> IN2);
		add OUT_PORT_n_125_5_r_8(n_125_5_r_8.OUT1 -> IN1);
		add OUT_PORT_n_149_4_r_8(n_149_4_r_8.OUT1 -> IN1);
		add OUT_PORT_n_251_5_r_8(n_251_5_r_8.OUT1 -> IN1);
		add OUT_PORT_n_330_4_r_8(n_330_4_r_8.OUT1 -> IN1);
		add OUT_PORT_n_51_5_r_8(n_51_5_r_8.OUT1 -> IN1);
		add OUT_PORT_n_74_4_r_8(n_74_4_r_8.OUT1 -> IN1);
	}

	rule pattern_substitute_9 {
		sub {
			GATE_IN_1_4_l_9 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected := 1](GATE_IN_1_4_l_9.OUT1 -> IN1);
			GATE_IN_2_4_l_9 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_2_4_l_9 IC_INSTANCE[ connected := 1](GATE_IN_2_4_l_9.OUT1 -> IN1);
			GATE_IN_3_4_l_9 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_3_4_l_9 IC_INSTANCE[ connected := 1](GATE_IN_3_4_l_9.OUT1 -> IN1);
			GATE_IN_4_4_l_9 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected := 1](GATE_IN_4_4_l_9.OUT1 -> IN1);
			GATE_IN_5_4_l_9 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected := 1](GATE_IN_5_4_l_9.OUT1 -> IN1);
			GATE_IN_6_4_l_9 GATE_NODE_N[ connected := 0];
			IN_PORT_IN_6_4_l_9 IC_INSTANCE[ connected := 1](GATE_IN_6_4_l_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
			P_inst_9 PAT_9[connected := 1](IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_2_4_l_9.OUT1 -> IN_2_4_l_9 , IN_PORT_IN_3_4_l_9.OUT1 -> IN_3_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_6_4_l_9.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
			OUT_PORT_internal29_3_r_9 IC_INSTANCE[ connected := 1](P_inst_9.internal29_3_r_9 -> IN1);
			OUT_PORT_n_265_3_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_265_3_r_9 -> IN1);
			OUT_PORT_n_569_3_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_569_3_r_9 -> IN1);
			OUT_PORT_n_722_2_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_722_2_r_9 -> IN1);
			OUT_PORT_n_811_2_r_9 IC_INSTANCE[ connected := 1](P_inst_9.n_811_2_r_9 -> IN1);
			OUT_PORT_v13_D_7_2_r_9 IC_INSTANCE[ connected := 1](P_inst_9.v13_D_7_2_r_9 -> IN1);
		}
		del OUT_PORT_internal29_3_r_9 IC_INSTANCE(P_inst_9.internal29_3_r_9 -> IN1);
		del OUT_PORT_n_265_3_r_9 IC_INSTANCE(P_inst_9.n_265_3_r_9 -> IN1);
		del OUT_PORT_n_569_3_r_9 IC_INSTANCE(P_inst_9.n_569_3_r_9 -> IN1);
		del OUT_PORT_n_722_2_r_9 IC_INSTANCE(P_inst_9.n_722_2_r_9 -> IN1);
		del OUT_PORT_n_811_2_r_9 IC_INSTANCE(P_inst_9.n_811_2_r_9 -> IN1);
		del OUT_PORT_v13_D_7_2_r_9 IC_INSTANCE(P_inst_9.v13_D_7_2_r_9 -> IN1);
		del P_inst_9 PAT_9[connected = 1](IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_2_4_l_9.OUT1 -> IN_2_4_l_9 , IN_PORT_IN_3_4_l_9.OUT1 -> IN_3_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_6_4_l_9.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		del IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = 1](GATE_IN_1_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_2_4_l_9 IC_INSTANCE[ connected = 1](GATE_IN_2_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_3_4_l_9 IC_INSTANCE[ connected = 1](GATE_IN_3_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = 1](GATE_IN_4_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = 1](GATE_IN_5_4_l_9.OUT1 -> IN1);
		del IN_PORT_IN_6_4_l_9 IC_INSTANCE[ connected = 1](GATE_IN_6_4_l_9.OUT1 -> IN1);
		add rst_connected_not_n_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](BM_RST.OUT1 -> IN1);
		add n_211_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](GATE_IN_4_4_l_9.OUT1 -> IN1);
		add n_74_4_l_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_9.OUT1 -> IN1, GATE_IN_5_4_l_9.OUT1 -> IN2);
		add n_149_4_l_9 GATE_NODE_N[ gateType = "AND" , connected = 0](n_211_4_l_9.OUT1 -> IN1, GATE_IN_6_4_l_9.OUT1 -> IN2);
		add v13_D_7Inter1_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_149_4_l_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_471_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_9.OUT1 -> IN1);
		add internal29_3_r_9 GATE_NODE_N[ gateType = "AND" , connected = 0](n_471_3_r_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_265_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_535_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_471_3_r_9.OUT1 -> IN1, n_74_4_l_9.OUT1 -> IN2);
		add n_610_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_149_4_l_9.OUT1 -> IN1);
		add G11_4_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](GATE_IN_3_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_337_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](G11_4_l_9.OUT1 -> IN1);
		add n_93_4_l_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_211_4_l_9.OUT1 -> IN1, GATE_IN_2_4_l_9.OUT1 -> IN2);
		add n_177_4_l_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_93_4_l_9.OUT1 -> IN1, GATE_IN_1_4_l_9.OUT1 -> IN2);
		add G14_4_l_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_177_4_l_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_332_4_l_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](G14_4_l_9.OUT1 -> IN1);
		add n_330_4_l_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_332_4_l_9.OUT1 -> IN1, n_337_4_l_9.OUT1 -> IN2);
		add n_2_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_330_4_l_9.OUT1 -> IN1);
		add n_1209_2_r_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_74_4_l_9.OUT1 -> IN1, n_2_2_r_9.OUT1 -> IN2);
		add v7_2_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_1209_2_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_1184_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](v7_2_r_9.OUT1 -> IN1);
		add n_1190_2_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](n_1184_2_r_9.OUT1 -> IN1);
		add n_722_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_9.OUT1 -> IN1, n_149_4_l_9.OUT1 -> IN2);
		add v13_D_7Inter2_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_1190_2_r_9.OUT1 -> IN1, n_149_4_l_9.OUT1 -> IN2);
		add v13_D_7_2_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](v13_D_7Inter2_2_r_9.OUT1 -> IN1, v13_D_7Inter1_2_r_9.OUT1 -> IN2);
		add n_811_2_r_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_2_2_r_9.OUT1 -> IN1, n_330_4_l_9.OUT1 -> IN2);
		add internal2_3_r_9 GATE_NODE_N[ gateType = "AND" , connected = 0](n_535_3_r_9.OUT1 -> IN1, n_330_4_l_9.OUT1 -> IN2);
		add n_405_3_r_9 GATE_NODE_N[ gateType = "NOR" , connected = 0](n_330_4_l_9.OUT1 -> IN1, internal2_3_r_9.OUT1 -> IN2);
		add G39_3_r_9 GATE_NODE_N[ gateType = "DFFARX1" , connected = 0](n_405_3_r_9.OUT1 -> IN1, BM_CLK.OUT1 -> IN2, rst_connected_not_n_2_r_9.OUT1 -> IN3);
		add n_568_3_r_9 GATE_NODE_N[ gateType = "NOT" , connected = 0](G39_3_r_9.OUT1 -> IN1);
		add n_569_3_r_9 GATE_NODE_N[ gateType = "NAND" , connected = 0](n_568_3_r_9.OUT1 -> IN1, n_610_3_r_9.OUT1 -> IN2);
		add OUT_PORT_internal29_3_r_9(internal29_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_265_3_r_9(n_265_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_569_3_r_9(n_569_3_r_9.OUT1 -> IN1);
		add OUT_PORT_n_722_2_r_9(n_722_2_r_9.OUT1 -> IN1);
		add OUT_PORT_n_811_2_r_9(n_811_2_r_9.OUT1 -> IN1);
		add OUT_PORT_v13_D_7_2_r_9(v13_D_7_2_r_9.OUT1 -> IN1);
	}

	rule input_connect_0 {
		sub {
			IN_1_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_4_l_0 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_4_l_0[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_4_l_0 IC_INSTANCE[ connected = 1](IN_1_4_l_0.OUT1 -> IN1);
		IN_2_4_l_0[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_4_l_0 IC_INSTANCE[ connected = 1](IN_2_4_l_0.OUT1 -> IN1);
		IN_3_4_l_0[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_4_l_0 IC_INSTANCE[ connected = 1](IN_3_4_l_0.OUT1 -> IN1);
		IN_4_4_l_0[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_4_l_0 IC_INSTANCE[ connected = 1](IN_4_4_l_0.OUT1 -> IN1);
		IN_5_4_l_0[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_4_l_0 IC_INSTANCE[ connected = 1](IN_5_4_l_0.OUT1 -> IN1);
		IN_6_4_l_0[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_4_l_0 IC_INSTANCE[ connected = 1](IN_6_4_l_0.OUT1 -> IN1);
		add P_inst_0 PAT_0[ connected = 0](IN_PORT_IN_1_4_l_0.OUT1 -> IN_1_4_l_0 , IN_PORT_IN_2_4_l_0.OUT1 -> IN_2_4_l_0 , IN_PORT_IN_3_4_l_0.OUT1 -> IN_3_4_l_0 , IN_PORT_IN_4_4_l_0.OUT1 -> IN_4_4_l_0 , IN_PORT_IN_5_4_l_0.OUT1 -> IN_5_4_l_0 , IN_PORT_IN_6_4_l_0.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_1 {
		sub {
			IN_1_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_0_l_1 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_0_l_1[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_0_l_1 IC_INSTANCE[ connected = 1](IN_1_0_l_1.OUT1 -> IN1);
		IN_2_0_l_1[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_0_l_1 IC_INSTANCE[ connected = 1](IN_2_0_l_1.OUT1 -> IN1);
		IN_3_0_l_1[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_0_l_1 IC_INSTANCE[ connected = 1](IN_3_0_l_1.OUT1 -> IN1);
		IN_4_0_l_1[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_0_l_1 IC_INSTANCE[ connected = 1](IN_4_0_l_1.OUT1 -> IN1);
		IN_5_0_l_1[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_0_l_1 IC_INSTANCE[ connected = 1](IN_5_0_l_1.OUT1 -> IN1);
		IN_6_0_l_1[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_0_l_1 IC_INSTANCE[ connected = 1](IN_6_0_l_1.OUT1 -> IN1);
		add P_inst_1 PAT_1[ connected = 0](IN_PORT_IN_1_0_l_1.OUT1 -> IN_1_0_l_1 , IN_PORT_IN_2_0_l_1.OUT1 -> IN_2_0_l_1 , IN_PORT_IN_3_0_l_1.OUT1 -> IN_3_0_l_1 , IN_PORT_IN_4_0_l_1.OUT1 -> IN_4_0_l_1 , IN_PORT_IN_5_0_l_1.OUT1 -> IN_5_0_l_1 , IN_PORT_IN_6_0_l_1.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_2 {
		sub {
			IN_1_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_4_l_2 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_4_l_2[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_4_l_2 IC_INSTANCE[ connected = 1](IN_1_4_l_2.OUT1 -> IN1);
		IN_2_4_l_2[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_4_l_2 IC_INSTANCE[ connected = 1](IN_2_4_l_2.OUT1 -> IN1);
		IN_3_4_l_2[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_4_l_2 IC_INSTANCE[ connected = 1](IN_3_4_l_2.OUT1 -> IN1);
		IN_4_4_l_2[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_4_l_2 IC_INSTANCE[ connected = 1](IN_4_4_l_2.OUT1 -> IN1);
		IN_5_4_l_2[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_4_l_2 IC_INSTANCE[ connected = 1](IN_5_4_l_2.OUT1 -> IN1);
		IN_6_4_l_2[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_4_l_2 IC_INSTANCE[ connected = 1](IN_6_4_l_2.OUT1 -> IN1);
		add P_inst_2 PAT_2[ connected = 0](IN_PORT_IN_1_4_l_2.OUT1 -> IN_1_4_l_2 , IN_PORT_IN_2_4_l_2.OUT1 -> IN_2_4_l_2 , IN_PORT_IN_3_4_l_2.OUT1 -> IN_3_4_l_2 , IN_PORT_IN_4_4_l_2.OUT1 -> IN_4_4_l_2 , IN_PORT_IN_5_4_l_2.OUT1 -> IN_5_4_l_2 , IN_PORT_IN_6_4_l_2.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_3 {
		sub {
			IN_1_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_4_l_3 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_4_l_3[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_4_l_3 IC_INSTANCE[ connected = 1](IN_1_4_l_3.OUT1 -> IN1);
		IN_2_4_l_3[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_4_l_3 IC_INSTANCE[ connected = 1](IN_2_4_l_3.OUT1 -> IN1);
		IN_3_4_l_3[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_4_l_3 IC_INSTANCE[ connected = 1](IN_3_4_l_3.OUT1 -> IN1);
		IN_4_4_l_3[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_4_l_3 IC_INSTANCE[ connected = 1](IN_4_4_l_3.OUT1 -> IN1);
		IN_5_4_l_3[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_4_l_3 IC_INSTANCE[ connected = 1](IN_5_4_l_3.OUT1 -> IN1);
		IN_6_4_l_3[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_4_l_3 IC_INSTANCE[ connected = 1](IN_6_4_l_3.OUT1 -> IN1);
		add P_inst_3 PAT_3[ connected = 0](IN_PORT_IN_1_4_l_3.OUT1 -> IN_1_4_l_3 , IN_PORT_IN_2_4_l_3.OUT1 -> IN_2_4_l_3 , IN_PORT_IN_3_4_l_3.OUT1 -> IN_3_4_l_3 , IN_PORT_IN_4_4_l_3.OUT1 -> IN_4_4_l_3 , IN_PORT_IN_5_4_l_3.OUT1 -> IN_5_4_l_3 , IN_PORT_IN_6_4_l_3.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_4 {
		sub {
			IN_1_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_4_l_4 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_4_l_4[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_4_l_4 IC_INSTANCE[ connected = 1](IN_1_4_l_4.OUT1 -> IN1);
		IN_2_4_l_4[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_4_l_4 IC_INSTANCE[ connected = 1](IN_2_4_l_4.OUT1 -> IN1);
		IN_3_4_l_4[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_4_l_4 IC_INSTANCE[ connected = 1](IN_3_4_l_4.OUT1 -> IN1);
		IN_4_4_l_4[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_4_l_4 IC_INSTANCE[ connected = 1](IN_4_4_l_4.OUT1 -> IN1);
		IN_5_4_l_4[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_4_l_4 IC_INSTANCE[ connected = 1](IN_5_4_l_4.OUT1 -> IN1);
		IN_6_4_l_4[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_4_l_4 IC_INSTANCE[ connected = 1](IN_6_4_l_4.OUT1 -> IN1);
		add P_inst_4 PAT_4[ connected = 0](IN_PORT_IN_1_4_l_4.OUT1 -> IN_1_4_l_4 , IN_PORT_IN_2_4_l_4.OUT1 -> IN_2_4_l_4 , IN_PORT_IN_3_4_l_4.OUT1 -> IN_3_4_l_4 , IN_PORT_IN_4_4_l_4.OUT1 -> IN_4_4_l_4 , IN_PORT_IN_5_4_l_4.OUT1 -> IN_5_4_l_4 , IN_PORT_IN_6_4_l_4.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_5 {
		sub {
			IN_1_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_4_l_5 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_4_l_5[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_4_l_5 IC_INSTANCE[ connected = 1](IN_1_4_l_5.OUT1 -> IN1);
		IN_2_4_l_5[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_4_l_5 IC_INSTANCE[ connected = 1](IN_2_4_l_5.OUT1 -> IN1);
		IN_3_4_l_5[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_4_l_5 IC_INSTANCE[ connected = 1](IN_3_4_l_5.OUT1 -> IN1);
		IN_4_4_l_5[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_4_l_5 IC_INSTANCE[ connected = 1](IN_4_4_l_5.OUT1 -> IN1);
		IN_5_4_l_5[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_4_l_5 IC_INSTANCE[ connected = 1](IN_5_4_l_5.OUT1 -> IN1);
		IN_6_4_l_5[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_4_l_5 IC_INSTANCE[ connected = 1](IN_6_4_l_5.OUT1 -> IN1);
		add P_inst_5 PAT_5[ connected = 0](IN_PORT_IN_1_4_l_5.OUT1 -> IN_1_4_l_5 , IN_PORT_IN_2_4_l_5.OUT1 -> IN_2_4_l_5 , IN_PORT_IN_3_4_l_5.OUT1 -> IN_3_4_l_5 , IN_PORT_IN_4_4_l_5.OUT1 -> IN_4_4_l_5 , IN_PORT_IN_5_4_l_5.OUT1 -> IN_5_4_l_5 , IN_PORT_IN_6_4_l_5.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_6 {
		sub {
			IN_1_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_0_l_6 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_0_l_6[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_0_l_6 IC_INSTANCE[ connected = 1](IN_1_0_l_6.OUT1 -> IN1);
		IN_2_0_l_6[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_0_l_6 IC_INSTANCE[ connected = 1](IN_2_0_l_6.OUT1 -> IN1);
		IN_3_0_l_6[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_0_l_6 IC_INSTANCE[ connected = 1](IN_3_0_l_6.OUT1 -> IN1);
		IN_4_0_l_6[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_0_l_6 IC_INSTANCE[ connected = 1](IN_4_0_l_6.OUT1 -> IN1);
		IN_5_0_l_6[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_0_l_6 IC_INSTANCE[ connected = 1](IN_5_0_l_6.OUT1 -> IN1);
		IN_6_0_l_6[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_0_l_6 IC_INSTANCE[ connected = 1](IN_6_0_l_6.OUT1 -> IN1);
		add P_inst_6 PAT_6[ connected = 0](IN_PORT_IN_1_0_l_6.OUT1 -> IN_1_0_l_6 , IN_PORT_IN_2_0_l_6.OUT1 -> IN_2_0_l_6 , IN_PORT_IN_3_0_l_6.OUT1 -> IN_3_0_l_6 , IN_PORT_IN_4_0_l_6.OUT1 -> IN_4_0_l_6 , IN_PORT_IN_5_0_l_6.OUT1 -> IN_5_0_l_6 , IN_PORT_IN_6_0_l_6.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_7 {
		sub {
			IN_1_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_0_l_7 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_0_l_7[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_0_l_7 IC_INSTANCE[ connected = 1](IN_1_0_l_7.OUT1 -> IN1);
		IN_2_0_l_7[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_0_l_7 IC_INSTANCE[ connected = 1](IN_2_0_l_7.OUT1 -> IN1);
		IN_3_0_l_7[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_0_l_7 IC_INSTANCE[ connected = 1](IN_3_0_l_7.OUT1 -> IN1);
		IN_4_0_l_7[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_0_l_7 IC_INSTANCE[ connected = 1](IN_4_0_l_7.OUT1 -> IN1);
		IN_5_0_l_7[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_0_l_7 IC_INSTANCE[ connected = 1](IN_5_0_l_7.OUT1 -> IN1);
		IN_6_0_l_7[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_0_l_7 IC_INSTANCE[ connected = 1](IN_6_0_l_7.OUT1 -> IN1);
		add P_inst_7 PAT_7[ connected = 0](IN_PORT_IN_1_0_l_7.OUT1 -> IN_1_0_l_7 , IN_PORT_IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_PORT_IN_3_0_l_7.OUT1 -> IN_3_0_l_7 , IN_PORT_IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_PORT_IN_5_0_l_7.OUT1 -> IN_5_0_l_7 , IN_PORT_IN_6_0_l_7.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_8 {
		sub {
			IN_1_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_0_l_8 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_0_l_8[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_0_l_8 IC_INSTANCE[ connected = 1](IN_1_0_l_8.OUT1 -> IN1);
		IN_2_0_l_8[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_0_l_8 IC_INSTANCE[ connected = 1](IN_2_0_l_8.OUT1 -> IN1);
		IN_3_0_l_8[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_0_l_8 IC_INSTANCE[ connected = 1](IN_3_0_l_8.OUT1 -> IN1);
		IN_4_0_l_8[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_0_l_8 IC_INSTANCE[ connected = 1](IN_4_0_l_8.OUT1 -> IN1);
		IN_5_0_l_8[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_0_l_8 IC_INSTANCE[ connected = 1](IN_5_0_l_8.OUT1 -> IN1);
		IN_6_0_l_8[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_0_l_8 IC_INSTANCE[ connected = 1](IN_6_0_l_8.OUT1 -> IN1);
		add P_inst_8 PAT_8[ connected = 0](IN_PORT_IN_1_0_l_8.OUT1 -> IN_1_0_l_8 , IN_PORT_IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_PORT_IN_3_0_l_8.OUT1 -> IN_3_0_l_8 , IN_PORT_IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_PORT_IN_5_0_l_8.OUT1 -> IN_5_0_l_8 , IN_PORT_IN_6_0_l_8.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule input_connect_9 {
		sub {
			IN_1_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_2_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_3_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_4_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_5_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 0];
			IN_6_4_l_9 INPUT_G[ gateType := "INPUT" , connected := 0];
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		IN_1_4_l_9[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_1_4_l_9 IC_INSTANCE[ connected = 1](IN_1_4_l_9.OUT1 -> IN1);
		IN_2_4_l_9[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_2_4_l_9 IC_INSTANCE[ connected = 1](IN_2_4_l_9.OUT1 -> IN1);
		IN_3_4_l_9[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_3_4_l_9 IC_INSTANCE[ connected = 1](IN_3_4_l_9.OUT1 -> IN1);
		IN_4_4_l_9[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_4_4_l_9 IC_INSTANCE[ connected = 1](IN_4_4_l_9.OUT1 -> IN1);
		IN_5_4_l_9[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_5_4_l_9 IC_INSTANCE[ connected = 1](IN_5_4_l_9.OUT1 -> IN1);
		IN_6_4_l_9[ gateType = "INPUT" , connected = 1];
		add IN_PORT_IN_6_4_l_9 IC_INSTANCE[ connected = 1](IN_6_4_l_9.OUT1 -> IN1);
		add P_inst_9 PAT_9[ connected = 0](IN_PORT_IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_PORT_IN_2_4_l_9.OUT1 -> IN_2_4_l_9 , IN_PORT_IN_3_4_l_9.OUT1 -> IN_3_4_l_9 , IN_PORT_IN_4_4_l_9.OUT1 -> IN_4_4_l_9 , IN_PORT_IN_5_4_l_9.OUT1 -> IN_5_4_l_9 , IN_PORT_IN_6_4_l_9.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0.OUT1 -> IN1);
		add OUT_PORT_1 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1.OUT1 -> IN1);
		add OUT_PORT_2 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2.OUT1 -> IN1);
		add OUT_PORT_3 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3.OUT1 -> IN1);
		add OUT_PORT_4 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4.OUT1 -> IN1);
		add OUT_PORT_5 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5.OUT1 -> IN1);
		}

	rule pattern_connect_0_1 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_1_0.OUT1 -> IN_1_0_l_1 , OUT_PORT_0_0.OUT1 -> IN_2_0_l_1 , OUT_PORT_4_0.OUT1 -> IN_3_0_l_1 , OUT_PORT_5_0.OUT1 -> IN_4_0_l_1 , OUT_PORT_2_0.OUT1 -> IN_5_0_l_1 , OUT_PORT_3_0.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_0_2 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_4_0.OUT1 -> IN_1_4_l_2 , OUT_PORT_3_0.OUT1 -> IN_2_4_l_2 , OUT_PORT_0_0.OUT1 -> IN_3_4_l_2 , OUT_PORT_1_0.OUT1 -> IN_4_4_l_2 , OUT_PORT_2_0.OUT1 -> IN_5_4_l_2 , OUT_PORT_5_0.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_0_3 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_5_0.OUT1 -> IN_1_4_l_3 , OUT_PORT_3_0.OUT1 -> IN_2_4_l_3 , OUT_PORT_0_0.OUT1 -> IN_3_4_l_3 , OUT_PORT_4_0.OUT1 -> IN_4_4_l_3 , OUT_PORT_2_0.OUT1 -> IN_5_4_l_3 , OUT_PORT_1_0.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_0_4 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_2_0.OUT1 -> IN_1_4_l_4 , OUT_PORT_3_0.OUT1 -> IN_2_4_l_4 , OUT_PORT_0_0.OUT1 -> IN_3_4_l_4 , OUT_PORT_4_0.OUT1 -> IN_4_4_l_4 , OUT_PORT_1_0.OUT1 -> IN_5_4_l_4 , OUT_PORT_5_0.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_0_5 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_5_0.OUT1 -> IN_1_4_l_5 , OUT_PORT_4_0.OUT1 -> IN_2_4_l_5 , OUT_PORT_0_0.OUT1 -> IN_3_4_l_5 , OUT_PORT_1_0.OUT1 -> IN_4_4_l_5 , OUT_PORT_3_0.OUT1 -> IN_5_4_l_5 , OUT_PORT_2_0.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_0_6 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_2_0.OUT1 -> IN_1_0_l_6 , OUT_PORT_4_0.OUT1 -> IN_2_0_l_6 , OUT_PORT_1_0.OUT1 -> IN_3_0_l_6 , OUT_PORT_3_0.OUT1 -> IN_4_0_l_6 , OUT_PORT_5_0.OUT1 -> IN_5_0_l_6 , OUT_PORT_0_0.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_0_7 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_0_0.OUT1 -> IN_1_0_l_7 , OUT_PORT_2_0.OUT1 -> IN_2_0_l_7 , OUT_PORT_1_0.OUT1 -> IN_3_0_l_7 , OUT_PORT_3_0.OUT1 -> IN_4_0_l_7 , OUT_PORT_5_0.OUT1 -> IN_5_0_l_7 , OUT_PORT_4_0.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_0_8 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_4_0.OUT1 -> IN_1_0_l_8 , OUT_PORT_2_0.OUT1 -> IN_2_0_l_8 , OUT_PORT_5_0.OUT1 -> IN_3_0_l_8 , OUT_PORT_0_0.OUT1 -> IN_4_0_l_8 , OUT_PORT_1_0.OUT1 -> IN_5_0_l_8 , OUT_PORT_3_0.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_0_9 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_0_0.OUT1 -> IN_1_4_l_9 , OUT_PORT_3_0.OUT1 -> IN_2_4_l_9 , OUT_PORT_2_0.OUT1 -> IN_3_4_l_9 , OUT_PORT_4_0.OUT1 -> IN_4_4_l_9 , OUT_PORT_1_0.OUT1 -> IN_5_4_l_9 , OUT_PORT_5_0.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_1_0 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_2_1.OUT1 -> IN_1_4_l_0 , OUT_PORT_1_1.OUT1 -> IN_2_4_l_0 , OUT_PORT_5_1.OUT1 -> IN_3_4_l_0 , OUT_PORT_0_1.OUT1 -> IN_4_4_l_0 , OUT_PORT_4_1.OUT1 -> IN_5_4_l_0 , OUT_PORT_3_1.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_1_2 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_4_1.OUT1 -> IN_1_4_l_2 , OUT_PORT_3_1.OUT1 -> IN_2_4_l_2 , OUT_PORT_5_1.OUT1 -> IN_3_4_l_2 , OUT_PORT_0_1.OUT1 -> IN_4_4_l_2 , OUT_PORT_1_1.OUT1 -> IN_5_4_l_2 , OUT_PORT_2_1.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_1_3 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_4_1.OUT1 -> IN_1_4_l_3 , OUT_PORT_1_1.OUT1 -> IN_2_4_l_3 , OUT_PORT_5_1.OUT1 -> IN_3_4_l_3 , OUT_PORT_0_1.OUT1 -> IN_4_4_l_3 , OUT_PORT_2_1.OUT1 -> IN_5_4_l_3 , OUT_PORT_3_1.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_1_4 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_4_1.OUT1 -> IN_1_4_l_4 , OUT_PORT_5_1.OUT1 -> IN_2_4_l_4 , OUT_PORT_1_1.OUT1 -> IN_3_4_l_4 , OUT_PORT_0_1.OUT1 -> IN_4_4_l_4 , OUT_PORT_2_1.OUT1 -> IN_5_4_l_4 , OUT_PORT_3_1.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_1_5 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_4_1.OUT1 -> IN_1_4_l_5 , OUT_PORT_5_1.OUT1 -> IN_2_4_l_5 , OUT_PORT_2_1.OUT1 -> IN_3_4_l_5 , OUT_PORT_0_1.OUT1 -> IN_4_4_l_5 , OUT_PORT_1_1.OUT1 -> IN_5_4_l_5 , OUT_PORT_3_1.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_1_6 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_2_1.OUT1 -> IN_1_0_l_6 , OUT_PORT_5_1.OUT1 -> IN_2_0_l_6 , OUT_PORT_4_1.OUT1 -> IN_3_0_l_6 , OUT_PORT_1_1.OUT1 -> IN_4_0_l_6 , OUT_PORT_0_1.OUT1 -> IN_5_0_l_6 , OUT_PORT_3_1.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_1_7 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_5_1.OUT1 -> IN_1_0_l_7 , OUT_PORT_2_1.OUT1 -> IN_2_0_l_7 , OUT_PORT_0_1.OUT1 -> IN_3_0_l_7 , OUT_PORT_1_1.OUT1 -> IN_4_0_l_7 , OUT_PORT_3_1.OUT1 -> IN_5_0_l_7 , OUT_PORT_4_1.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_1_8 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_0_1.OUT1 -> IN_1_0_l_8 , OUT_PORT_4_1.OUT1 -> IN_2_0_l_8 , OUT_PORT_5_1.OUT1 -> IN_3_0_l_8 , OUT_PORT_1_1.OUT1 -> IN_4_0_l_8 , OUT_PORT_2_1.OUT1 -> IN_5_0_l_8 , OUT_PORT_3_1.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_1_9 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_5_1.OUT1 -> IN_1_4_l_9 , OUT_PORT_1_1.OUT1 -> IN_2_4_l_9 , OUT_PORT_2_1.OUT1 -> IN_3_4_l_9 , OUT_PORT_4_1.OUT1 -> IN_4_4_l_9 , OUT_PORT_0_1.OUT1 -> IN_5_4_l_9 , OUT_PORT_3_1.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_2_0 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_0_2.OUT1 -> IN_1_4_l_0 , OUT_PORT_5_2.OUT1 -> IN_2_4_l_0 , OUT_PORT_2_2.OUT1 -> IN_3_4_l_0 , OUT_PORT_3_2.OUT1 -> IN_4_4_l_0 , OUT_PORT_4_2.OUT1 -> IN_5_4_l_0 , OUT_PORT_1_2.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_2_1 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_2_2.OUT1 -> IN_1_0_l_1 , OUT_PORT_4_2.OUT1 -> IN_2_0_l_1 , OUT_PORT_0_2.OUT1 -> IN_3_0_l_1 , OUT_PORT_5_2.OUT1 -> IN_4_0_l_1 , OUT_PORT_1_2.OUT1 -> IN_5_0_l_1 , OUT_PORT_3_2.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_2_3 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_3_2.OUT1 -> IN_1_4_l_3 , OUT_PORT_5_2.OUT1 -> IN_2_4_l_3 , OUT_PORT_2_2.OUT1 -> IN_3_4_l_3 , OUT_PORT_1_2.OUT1 -> IN_4_4_l_3 , OUT_PORT_4_2.OUT1 -> IN_5_4_l_3 , OUT_PORT_0_2.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_2_4 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_3_2.OUT1 -> IN_1_4_l_4 , OUT_PORT_2_2.OUT1 -> IN_2_4_l_4 , OUT_PORT_5_2.OUT1 -> IN_3_4_l_4 , OUT_PORT_1_2.OUT1 -> IN_4_4_l_4 , OUT_PORT_0_2.OUT1 -> IN_5_4_l_4 , OUT_PORT_4_2.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_2_5 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_4_2.OUT1 -> IN_1_4_l_5 , OUT_PORT_3_2.OUT1 -> IN_2_4_l_5 , OUT_PORT_2_2.OUT1 -> IN_3_4_l_5 , OUT_PORT_0_2.OUT1 -> IN_4_4_l_5 , OUT_PORT_5_2.OUT1 -> IN_5_4_l_5 , OUT_PORT_1_2.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_2_6 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_3_2.OUT1 -> IN_1_0_l_6 , OUT_PORT_4_2.OUT1 -> IN_2_0_l_6 , OUT_PORT_1_2.OUT1 -> IN_3_0_l_6 , OUT_PORT_2_2.OUT1 -> IN_4_0_l_6 , OUT_PORT_5_2.OUT1 -> IN_5_0_l_6 , OUT_PORT_0_2.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_2_7 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_5_2.OUT1 -> IN_1_0_l_7 , OUT_PORT_3_2.OUT1 -> IN_2_0_l_7 , OUT_PORT_0_2.OUT1 -> IN_3_0_l_7 , OUT_PORT_2_2.OUT1 -> IN_4_0_l_7 , OUT_PORT_1_2.OUT1 -> IN_5_0_l_7 , OUT_PORT_4_2.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_2_8 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_5_2.OUT1 -> IN_1_0_l_8 , OUT_PORT_4_2.OUT1 -> IN_2_0_l_8 , OUT_PORT_0_2.OUT1 -> IN_3_0_l_8 , OUT_PORT_1_2.OUT1 -> IN_4_0_l_8 , OUT_PORT_2_2.OUT1 -> IN_5_0_l_8 , OUT_PORT_3_2.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_2_9 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_3_2.OUT1 -> IN_1_4_l_9 , OUT_PORT_2_2.OUT1 -> IN_2_4_l_9 , OUT_PORT_5_2.OUT1 -> IN_3_4_l_9 , OUT_PORT_0_2.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_2.OUT1 -> IN_5_4_l_9 , OUT_PORT_1_2.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_3_0 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_3_3.OUT1 -> IN_1_4_l_0 , OUT_PORT_5_3.OUT1 -> IN_2_4_l_0 , OUT_PORT_2_3.OUT1 -> IN_3_4_l_0 , OUT_PORT_0_3.OUT1 -> IN_4_4_l_0 , OUT_PORT_1_3.OUT1 -> IN_5_4_l_0 , OUT_PORT_4_3.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_3_1 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_2_3.OUT1 -> IN_1_0_l_1 , OUT_PORT_1_3.OUT1 -> IN_2_0_l_1 , OUT_PORT_4_3.OUT1 -> IN_3_0_l_1 , OUT_PORT_5_3.OUT1 -> IN_4_0_l_1 , OUT_PORT_3_3.OUT1 -> IN_5_0_l_1 , OUT_PORT_0_3.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_3_2 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_0_3.OUT1 -> IN_1_4_l_2 , OUT_PORT_4_3.OUT1 -> IN_2_4_l_2 , OUT_PORT_3_3.OUT1 -> IN_3_4_l_2 , OUT_PORT_1_3.OUT1 -> IN_4_4_l_2 , OUT_PORT_2_3.OUT1 -> IN_5_4_l_2 , OUT_PORT_5_3.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_3_4 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_4_3.OUT1 -> IN_1_4_l_4 , OUT_PORT_0_3.OUT1 -> IN_2_4_l_4 , OUT_PORT_3_3.OUT1 -> IN_3_4_l_4 , OUT_PORT_1_3.OUT1 -> IN_4_4_l_4 , OUT_PORT_5_3.OUT1 -> IN_5_4_l_4 , OUT_PORT_2_3.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_3_5 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_4_3.OUT1 -> IN_1_4_l_5 , OUT_PORT_5_3.OUT1 -> IN_2_4_l_5 , OUT_PORT_0_3.OUT1 -> IN_3_4_l_5 , OUT_PORT_2_3.OUT1 -> IN_4_4_l_5 , OUT_PORT_3_3.OUT1 -> IN_5_4_l_5 , OUT_PORT_1_3.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_3_6 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_2_3.OUT1 -> IN_1_0_l_6 , OUT_PORT_1_3.OUT1 -> IN_2_0_l_6 , OUT_PORT_4_3.OUT1 -> IN_3_0_l_6 , OUT_PORT_0_3.OUT1 -> IN_4_0_l_6 , OUT_PORT_3_3.OUT1 -> IN_5_0_l_6 , OUT_PORT_5_3.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_3_7 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_1_3.OUT1 -> IN_1_0_l_7 , OUT_PORT_3_3.OUT1 -> IN_2_0_l_7 , OUT_PORT_0_3.OUT1 -> IN_3_0_l_7 , OUT_PORT_4_3.OUT1 -> IN_4_0_l_7 , OUT_PORT_2_3.OUT1 -> IN_5_0_l_7 , OUT_PORT_5_3.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_3_8 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_3_3.OUT1 -> IN_1_0_l_8 , OUT_PORT_1_3.OUT1 -> IN_2_0_l_8 , OUT_PORT_4_3.OUT1 -> IN_3_0_l_8 , OUT_PORT_5_3.OUT1 -> IN_4_0_l_8 , OUT_PORT_0_3.OUT1 -> IN_5_0_l_8 , OUT_PORT_2_3.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_3_9 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_5_3.OUT1 -> IN_1_4_l_9 , OUT_PORT_2_3.OUT1 -> IN_2_4_l_9 , OUT_PORT_3_3.OUT1 -> IN_3_4_l_9 , OUT_PORT_1_3.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_3.OUT1 -> IN_5_4_l_9 , OUT_PORT_0_3.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_4_0 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_5_4.OUT1 -> IN_1_4_l_0 , OUT_PORT_4_4.OUT1 -> IN_2_4_l_0 , OUT_PORT_3_4.OUT1 -> IN_3_4_l_0 , OUT_PORT_0_4.OUT1 -> IN_4_4_l_0 , OUT_PORT_1_4.OUT1 -> IN_5_4_l_0 , OUT_PORT_2_4.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_4_1 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_1_4.OUT1 -> IN_1_0_l_1 , OUT_PORT_5_4.OUT1 -> IN_2_0_l_1 , OUT_PORT_0_4.OUT1 -> IN_3_0_l_1 , OUT_PORT_3_4.OUT1 -> IN_4_0_l_1 , OUT_PORT_2_4.OUT1 -> IN_5_0_l_1 , OUT_PORT_4_4.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_4_2 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_1_4.OUT1 -> IN_1_4_l_2 , OUT_PORT_3_4.OUT1 -> IN_2_4_l_2 , OUT_PORT_4_4.OUT1 -> IN_3_4_l_2 , OUT_PORT_2_4.OUT1 -> IN_4_4_l_2 , OUT_PORT_5_4.OUT1 -> IN_5_4_l_2 , OUT_PORT_0_4.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_4_3 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_0_4.OUT1 -> IN_1_4_l_3 , OUT_PORT_3_4.OUT1 -> IN_2_4_l_3 , OUT_PORT_1_4.OUT1 -> IN_3_4_l_3 , OUT_PORT_5_4.OUT1 -> IN_4_4_l_3 , OUT_PORT_2_4.OUT1 -> IN_5_4_l_3 , OUT_PORT_4_4.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_4_5 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_0_4.OUT1 -> IN_1_4_l_5 , OUT_PORT_2_4.OUT1 -> IN_2_4_l_5 , OUT_PORT_3_4.OUT1 -> IN_3_4_l_5 , OUT_PORT_4_4.OUT1 -> IN_4_4_l_5 , OUT_PORT_5_4.OUT1 -> IN_5_4_l_5 , OUT_PORT_1_4.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_4_6 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_1_4.OUT1 -> IN_1_0_l_6 , OUT_PORT_2_4.OUT1 -> IN_2_0_l_6 , OUT_PORT_0_4.OUT1 -> IN_3_0_l_6 , OUT_PORT_5_4.OUT1 -> IN_4_0_l_6 , OUT_PORT_4_4.OUT1 -> IN_5_0_l_6 , OUT_PORT_3_4.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_4_7 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_4_4.OUT1 -> IN_1_0_l_7 , OUT_PORT_5_4.OUT1 -> IN_2_0_l_7 , OUT_PORT_0_4.OUT1 -> IN_3_0_l_7 , OUT_PORT_3_4.OUT1 -> IN_4_0_l_7 , OUT_PORT_2_4.OUT1 -> IN_5_0_l_7 , OUT_PORT_1_4.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_4_8 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_0_4.OUT1 -> IN_1_0_l_8 , OUT_PORT_2_4.OUT1 -> IN_2_0_l_8 , OUT_PORT_1_4.OUT1 -> IN_3_0_l_8 , OUT_PORT_3_4.OUT1 -> IN_4_0_l_8 , OUT_PORT_4_4.OUT1 -> IN_5_0_l_8 , OUT_PORT_5_4.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_4_9 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_2_4.OUT1 -> IN_1_4_l_9 , OUT_PORT_3_4.OUT1 -> IN_2_4_l_9 , OUT_PORT_1_4.OUT1 -> IN_3_4_l_9 , OUT_PORT_0_4.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_4.OUT1 -> IN_5_4_l_9 , OUT_PORT_5_4.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_5_0 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_5_5.OUT1 -> IN_1_4_l_0 , OUT_PORT_2_5.OUT1 -> IN_2_4_l_0 , OUT_PORT_0_5.OUT1 -> IN_3_4_l_0 , OUT_PORT_4_5.OUT1 -> IN_4_4_l_0 , OUT_PORT_1_5.OUT1 -> IN_5_4_l_0 , OUT_PORT_3_5.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_5_1 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_0_5.OUT1 -> IN_1_0_l_1 , OUT_PORT_1_5.OUT1 -> IN_2_0_l_1 , OUT_PORT_5_5.OUT1 -> IN_3_0_l_1 , OUT_PORT_3_5.OUT1 -> IN_4_0_l_1 , OUT_PORT_4_5.OUT1 -> IN_5_0_l_1 , OUT_PORT_2_5.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_5_2 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_3_5.OUT1 -> IN_1_4_l_2 , OUT_PORT_0_5.OUT1 -> IN_2_4_l_2 , OUT_PORT_2_5.OUT1 -> IN_3_4_l_2 , OUT_PORT_5_5.OUT1 -> IN_4_4_l_2 , OUT_PORT_4_5.OUT1 -> IN_5_4_l_2 , OUT_PORT_1_5.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_5_3 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_3_5.OUT1 -> IN_1_4_l_3 , OUT_PORT_0_5.OUT1 -> IN_2_4_l_3 , OUT_PORT_1_5.OUT1 -> IN_3_4_l_3 , OUT_PORT_2_5.OUT1 -> IN_4_4_l_3 , OUT_PORT_5_5.OUT1 -> IN_5_4_l_3 , OUT_PORT_4_5.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_5_4 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_2_5.OUT1 -> IN_1_4_l_4 , OUT_PORT_0_5.OUT1 -> IN_2_4_l_4 , OUT_PORT_1_5.OUT1 -> IN_3_4_l_4 , OUT_PORT_5_5.OUT1 -> IN_4_4_l_4 , OUT_PORT_4_5.OUT1 -> IN_5_4_l_4 , OUT_PORT_3_5.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_5_6 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_1_5.OUT1 -> IN_1_0_l_6 , OUT_PORT_2_5.OUT1 -> IN_2_0_l_6 , OUT_PORT_5_5.OUT1 -> IN_3_0_l_6 , OUT_PORT_3_5.OUT1 -> IN_4_0_l_6 , OUT_PORT_0_5.OUT1 -> IN_5_0_l_6 , OUT_PORT_4_5.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_5_7 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_1_5.OUT1 -> IN_1_0_l_7 , OUT_PORT_2_5.OUT1 -> IN_2_0_l_7 , OUT_PORT_5_5.OUT1 -> IN_3_0_l_7 , OUT_PORT_4_5.OUT1 -> IN_4_0_l_7 , OUT_PORT_0_5.OUT1 -> IN_5_0_l_7 , OUT_PORT_3_5.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_5_8 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_0_5.OUT1 -> IN_1_0_l_8 , OUT_PORT_2_5.OUT1 -> IN_2_0_l_8 , OUT_PORT_5_5.OUT1 -> IN_3_0_l_8 , OUT_PORT_3_5.OUT1 -> IN_4_0_l_8 , OUT_PORT_1_5.OUT1 -> IN_5_0_l_8 , OUT_PORT_4_5.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_5_9 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_3_5.OUT1 -> IN_1_4_l_9 , OUT_PORT_0_5.OUT1 -> IN_2_4_l_9 , OUT_PORT_1_5.OUT1 -> IN_3_4_l_9 , OUT_PORT_2_5.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_5.OUT1 -> IN_5_4_l_9 , OUT_PORT_5_5.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_6_0 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_5_6.OUT1 -> IN_1_4_l_0 , OUT_PORT_3_6.OUT1 -> IN_2_4_l_0 , OUT_PORT_2_6.OUT1 -> IN_3_4_l_0 , OUT_PORT_1_6.OUT1 -> IN_4_4_l_0 , OUT_PORT_0_6.OUT1 -> IN_5_4_l_0 , OUT_PORT_4_6.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_6_1 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_0_6.OUT1 -> IN_1_0_l_1 , OUT_PORT_5_6.OUT1 -> IN_2_0_l_1 , OUT_PORT_4_6.OUT1 -> IN_3_0_l_1 , OUT_PORT_3_6.OUT1 -> IN_4_0_l_1 , OUT_PORT_1_6.OUT1 -> IN_5_0_l_1 , OUT_PORT_2_6.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_6_2 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_1_6.OUT1 -> IN_1_4_l_2 , OUT_PORT_3_6.OUT1 -> IN_2_4_l_2 , OUT_PORT_2_6.OUT1 -> IN_3_4_l_2 , OUT_PORT_5_6.OUT1 -> IN_4_4_l_2 , OUT_PORT_4_6.OUT1 -> IN_5_4_l_2 , OUT_PORT_0_6.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_6_3 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_4_6.OUT1 -> IN_1_4_l_3 , OUT_PORT_2_6.OUT1 -> IN_2_4_l_3 , OUT_PORT_1_6.OUT1 -> IN_3_4_l_3 , OUT_PORT_0_6.OUT1 -> IN_4_4_l_3 , OUT_PORT_5_6.OUT1 -> IN_5_4_l_3 , OUT_PORT_3_6.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_6_4 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_1_6.OUT1 -> IN_1_4_l_4 , OUT_PORT_3_6.OUT1 -> IN_2_4_l_4 , OUT_PORT_4_6.OUT1 -> IN_3_4_l_4 , OUT_PORT_5_6.OUT1 -> IN_4_4_l_4 , OUT_PORT_2_6.OUT1 -> IN_5_4_l_4 , OUT_PORT_0_6.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_6_5 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_4_6.OUT1 -> IN_1_4_l_5 , OUT_PORT_3_6.OUT1 -> IN_2_4_l_5 , OUT_PORT_0_6.OUT1 -> IN_3_4_l_5 , OUT_PORT_1_6.OUT1 -> IN_4_4_l_5 , OUT_PORT_2_6.OUT1 -> IN_5_4_l_5 , OUT_PORT_5_6.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_6_7 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_4_6.OUT1 -> IN_1_0_l_7 , OUT_PORT_0_6.OUT1 -> IN_2_0_l_7 , OUT_PORT_5_6.OUT1 -> IN_3_0_l_7 , OUT_PORT_2_6.OUT1 -> IN_4_0_l_7 , OUT_PORT_1_6.OUT1 -> IN_5_0_l_7 , OUT_PORT_3_6.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_6_8 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_0_6.OUT1 -> IN_1_0_l_8 , OUT_PORT_1_6.OUT1 -> IN_2_0_l_8 , OUT_PORT_3_6.OUT1 -> IN_3_0_l_8 , OUT_PORT_2_6.OUT1 -> IN_4_0_l_8 , OUT_PORT_5_6.OUT1 -> IN_5_0_l_8 , OUT_PORT_4_6.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_6_9 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_3_6.OUT1 -> IN_1_4_l_9 , OUT_PORT_2_6.OUT1 -> IN_2_4_l_9 , OUT_PORT_1_6.OUT1 -> IN_3_4_l_9 , OUT_PORT_5_6.OUT1 -> IN_4_4_l_9 , OUT_PORT_4_6.OUT1 -> IN_5_4_l_9 , OUT_PORT_0_6.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_7_0 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_0_7.OUT1 -> IN_1_4_l_0 , OUT_PORT_2_7.OUT1 -> IN_2_4_l_0 , OUT_PORT_1_7.OUT1 -> IN_3_4_l_0 , OUT_PORT_4_7.OUT1 -> IN_4_4_l_0 , OUT_PORT_5_7.OUT1 -> IN_5_4_l_0 , OUT_PORT_3_7.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_7_1 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_5_7.OUT1 -> IN_1_0_l_1 , OUT_PORT_1_7.OUT1 -> IN_2_0_l_1 , OUT_PORT_3_7.OUT1 -> IN_3_0_l_1 , OUT_PORT_4_7.OUT1 -> IN_4_0_l_1 , OUT_PORT_2_7.OUT1 -> IN_5_0_l_1 , OUT_PORT_0_7.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_7_2 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_0_7.OUT1 -> IN_1_4_l_2 , OUT_PORT_5_7.OUT1 -> IN_2_4_l_2 , OUT_PORT_2_7.OUT1 -> IN_3_4_l_2 , OUT_PORT_3_7.OUT1 -> IN_4_4_l_2 , OUT_PORT_1_7.OUT1 -> IN_5_4_l_2 , OUT_PORT_4_7.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_7_3 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_0_7.OUT1 -> IN_1_4_l_3 , OUT_PORT_2_7.OUT1 -> IN_2_4_l_3 , OUT_PORT_1_7.OUT1 -> IN_3_4_l_3 , OUT_PORT_3_7.OUT1 -> IN_4_4_l_3 , OUT_PORT_5_7.OUT1 -> IN_5_4_l_3 , OUT_PORT_4_7.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_7_4 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_3_7.OUT1 -> IN_1_4_l_4 , OUT_PORT_2_7.OUT1 -> IN_2_4_l_4 , OUT_PORT_5_7.OUT1 -> IN_3_4_l_4 , OUT_PORT_0_7.OUT1 -> IN_4_4_l_4 , OUT_PORT_1_7.OUT1 -> IN_5_4_l_4 , OUT_PORT_4_7.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_7_5 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_3_7.OUT1 -> IN_1_4_l_5 , OUT_PORT_0_7.OUT1 -> IN_2_4_l_5 , OUT_PORT_2_7.OUT1 -> IN_3_4_l_5 , OUT_PORT_4_7.OUT1 -> IN_4_4_l_5 , OUT_PORT_5_7.OUT1 -> IN_5_4_l_5 , OUT_PORT_1_7.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_7_6 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_2_7.OUT1 -> IN_1_0_l_6 , OUT_PORT_0_7.OUT1 -> IN_2_0_l_6 , OUT_PORT_3_7.OUT1 -> IN_3_0_l_6 , OUT_PORT_5_7.OUT1 -> IN_4_0_l_6 , OUT_PORT_1_7.OUT1 -> IN_5_0_l_6 , OUT_PORT_4_7.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_7_8 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_1_7.OUT1 -> IN_1_0_l_8 , OUT_PORT_0_7.OUT1 -> IN_2_0_l_8 , OUT_PORT_3_7.OUT1 -> IN_3_0_l_8 , OUT_PORT_5_7.OUT1 -> IN_4_0_l_8 , OUT_PORT_2_7.OUT1 -> IN_5_0_l_8 , OUT_PORT_4_7.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_connect_7_9 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_3_7.OUT1 -> IN_1_4_l_9 , OUT_PORT_2_7.OUT1 -> IN_2_4_l_9 , OUT_PORT_5_7.OUT1 -> IN_3_4_l_9 , OUT_PORT_0_7.OUT1 -> IN_4_4_l_9 , OUT_PORT_1_7.OUT1 -> IN_5_4_l_9 , OUT_PORT_4_7.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_8_0 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_3_8.OUT1 -> IN_1_4_l_0 , OUT_PORT_0_8.OUT1 -> IN_2_4_l_0 , OUT_PORT_2_8.OUT1 -> IN_3_4_l_0 , OUT_PORT_4_8.OUT1 -> IN_4_4_l_0 , OUT_PORT_5_8.OUT1 -> IN_5_4_l_0 , OUT_PORT_1_8.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_8_1 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_3_8.OUT1 -> IN_1_0_l_1 , OUT_PORT_4_8.OUT1 -> IN_2_0_l_1 , OUT_PORT_0_8.OUT1 -> IN_3_0_l_1 , OUT_PORT_1_8.OUT1 -> IN_4_0_l_1 , OUT_PORT_2_8.OUT1 -> IN_5_0_l_1 , OUT_PORT_5_8.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_8_2 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_2_8.OUT1 -> IN_1_4_l_2 , OUT_PORT_0_8.OUT1 -> IN_2_4_l_2 , OUT_PORT_5_8.OUT1 -> IN_3_4_l_2 , OUT_PORT_3_8.OUT1 -> IN_4_4_l_2 , OUT_PORT_1_8.OUT1 -> IN_5_4_l_2 , OUT_PORT_4_8.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_8_3 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_0_8.OUT1 -> IN_1_4_l_3 , OUT_PORT_2_8.OUT1 -> IN_2_4_l_3 , OUT_PORT_1_8.OUT1 -> IN_3_4_l_3 , OUT_PORT_3_8.OUT1 -> IN_4_4_l_3 , OUT_PORT_5_8.OUT1 -> IN_5_4_l_3 , OUT_PORT_4_8.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_8_4 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_4_8.OUT1 -> IN_1_4_l_4 , OUT_PORT_5_8.OUT1 -> IN_2_4_l_4 , OUT_PORT_1_8.OUT1 -> IN_3_4_l_4 , OUT_PORT_2_8.OUT1 -> IN_4_4_l_4 , OUT_PORT_3_8.OUT1 -> IN_5_4_l_4 , OUT_PORT_0_8.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_8_5 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_3_8.OUT1 -> IN_1_4_l_5 , OUT_PORT_0_8.OUT1 -> IN_2_4_l_5 , OUT_PORT_4_8.OUT1 -> IN_3_4_l_5 , OUT_PORT_2_8.OUT1 -> IN_4_4_l_5 , OUT_PORT_1_8.OUT1 -> IN_5_4_l_5 , OUT_PORT_5_8.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_8_6 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_2_8.OUT1 -> IN_1_0_l_6 , OUT_PORT_1_8.OUT1 -> IN_2_0_l_6 , OUT_PORT_4_8.OUT1 -> IN_3_0_l_6 , OUT_PORT_0_8.OUT1 -> IN_4_0_l_6 , OUT_PORT_5_8.OUT1 -> IN_5_0_l_6 , OUT_PORT_3_8.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_8_7 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_2_8.OUT1 -> IN_1_0_l_7 , OUT_PORT_1_8.OUT1 -> IN_2_0_l_7 , OUT_PORT_4_8.OUT1 -> IN_3_0_l_7 , OUT_PORT_0_8.OUT1 -> IN_4_0_l_7 , OUT_PORT_5_8.OUT1 -> IN_5_0_l_7 , OUT_PORT_3_8.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_8_9 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		add P_inst_9 PAT_9[ connected = 0](OUT_PORT_3_8.OUT1 -> IN_1_4_l_9 , OUT_PORT_1_8.OUT1 -> IN_2_4_l_9 , OUT_PORT_4_8.OUT1 -> IN_3_4_l_9 , OUT_PORT_2_8.OUT1 -> IN_4_4_l_9 , OUT_PORT_5_8.OUT1 -> IN_5_4_l_9 , OUT_PORT_0_8.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_9 IC_INSTANCE[ connected = 0](P_inst_9.internal29_3_r_9 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_9.OUT1 -> IN1);
		add OUT_PORT_1_9 IC_INSTANCE[ connected = 0](P_inst_9.n_265_3_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_9.OUT1 -> IN1);
		add OUT_PORT_2_9 IC_INSTANCE[ connected = 0](P_inst_9.n_569_3_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_9.OUT1 -> IN1);
		add OUT_PORT_3_9 IC_INSTANCE[ connected = 0](P_inst_9.n_722_2_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_9.OUT1 -> IN1);
		add OUT_PORT_4_9 IC_INSTANCE[ connected = 0](P_inst_9.n_811_2_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_9.OUT1 -> IN1);
		add OUT_PORT_5_9 IC_INSTANCE[ connected = 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_9.OUT1 -> IN1);
		}

	rule pattern_connect_9_0 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_0 PAT_0[ connected = 0](OUT_PORT_4_9.OUT1 -> IN_1_4_l_0 , OUT_PORT_0_9.OUT1 -> IN_2_4_l_0 , OUT_PORT_5_9.OUT1 -> IN_3_4_l_0 , OUT_PORT_2_9.OUT1 -> IN_4_4_l_0 , OUT_PORT_3_9.OUT1 -> IN_5_4_l_0 , OUT_PORT_1_9.OUT1 -> IN_6_4_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_0 IC_INSTANCE[ connected = 0](P_inst_0.n_184_1_r_0 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_0.OUT1 -> IN1);
		add OUT_PORT_1_0 IC_INSTANCE[ connected = 0](P_inst_0.n_272_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_0.OUT1 -> IN1);
		add OUT_PORT_2_0 IC_INSTANCE[ connected = 0](P_inst_0.n_61_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_0.OUT1 -> IN1);
		add OUT_PORT_3_0 IC_INSTANCE[ connected = 0](P_inst_0.n_722_2_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_0.OUT1 -> IN1);
		add OUT_PORT_4_0 IC_INSTANCE[ connected = 0](P_inst_0.n_811_2_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_0.OUT1 -> IN1);
		add OUT_PORT_5_0 IC_INSTANCE[ connected = 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_0.OUT1 -> IN1);
		}

	rule pattern_connect_9_1 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_1 PAT_1[ connected = 0](OUT_PORT_2_9.OUT1 -> IN_1_0_l_1 , OUT_PORT_3_9.OUT1 -> IN_2_0_l_1 , OUT_PORT_4_9.OUT1 -> IN_3_0_l_1 , OUT_PORT_1_9.OUT1 -> IN_4_0_l_1 , OUT_PORT_5_9.OUT1 -> IN_5_0_l_1 , OUT_PORT_0_9.OUT1 -> IN_6_0_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_1 IC_INSTANCE[ connected = 0](P_inst_1.internal29_3_r_1 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_1.OUT1 -> IN1);
		add OUT_PORT_1_1 IC_INSTANCE[ connected = 0](P_inst_1.n_265_3_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_1.OUT1 -> IN1);
		add OUT_PORT_2_1 IC_INSTANCE[ connected = 0](P_inst_1.n_569_3_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_1.OUT1 -> IN1);
		add OUT_PORT_3_1 IC_INSTANCE[ connected = 0](P_inst_1.n_722_2_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_1.OUT1 -> IN1);
		add OUT_PORT_4_1 IC_INSTANCE[ connected = 0](P_inst_1.n_811_2_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_1.OUT1 -> IN1);
		add OUT_PORT_5_1 IC_INSTANCE[ connected = 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_1.OUT1 -> IN1);
		}

	rule pattern_connect_9_2 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_2 PAT_2[ connected = 0](OUT_PORT_4_9.OUT1 -> IN_1_4_l_2 , OUT_PORT_3_9.OUT1 -> IN_2_4_l_2 , OUT_PORT_0_9.OUT1 -> IN_3_4_l_2 , OUT_PORT_5_9.OUT1 -> IN_4_4_l_2 , OUT_PORT_1_9.OUT1 -> IN_5_4_l_2 , OUT_PORT_2_9.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_2 IC_INSTANCE[ connected = 0](P_inst_2.internal29_3_r_2 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_2.OUT1 -> IN1);
		add OUT_PORT_1_2 IC_INSTANCE[ connected = 0](P_inst_2.n_184_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_2.OUT1 -> IN1);
		add OUT_PORT_2_2 IC_INSTANCE[ connected = 0](P_inst_2.n_265_3_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_2.OUT1 -> IN1);
		add OUT_PORT_3_2 IC_INSTANCE[ connected = 0](P_inst_2.n_272_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_2.OUT1 -> IN1);
		add OUT_PORT_4_2 IC_INSTANCE[ connected = 0](P_inst_2.n_569_3_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_2.OUT1 -> IN1);
		add OUT_PORT_5_2 IC_INSTANCE[ connected = 0](P_inst_2.n_61_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_2.OUT1 -> IN1);
		}

	rule pattern_connect_9_3 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_3 PAT_3[ connected = 0](OUT_PORT_4_9.OUT1 -> IN_1_4_l_3 , OUT_PORT_2_9.OUT1 -> IN_2_4_l_3 , OUT_PORT_3_9.OUT1 -> IN_3_4_l_3 , OUT_PORT_5_9.OUT1 -> IN_4_4_l_3 , OUT_PORT_1_9.OUT1 -> IN_5_4_l_3 , OUT_PORT_0_9.OUT1 -> IN_6_4_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_3 IC_INSTANCE[ connected = 0](P_inst_3.n_125_5_r_3 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_3.OUT1 -> IN1);
		add OUT_PORT_1_3 IC_INSTANCE[ connected = 0](P_inst_3.n_184_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_3.OUT1 -> IN1);
		add OUT_PORT_2_3 IC_INSTANCE[ connected = 0](P_inst_3.n_251_5_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_3.OUT1 -> IN1);
		add OUT_PORT_3_3 IC_INSTANCE[ connected = 0](P_inst_3.n_272_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_3.OUT1 -> IN1);
		add OUT_PORT_4_3 IC_INSTANCE[ connected = 0](P_inst_3.n_51_5_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_3.OUT1 -> IN1);
		add OUT_PORT_5_3 IC_INSTANCE[ connected = 0](P_inst_3.n_61_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_3.OUT1 -> IN1);
		}

	rule pattern_connect_9_4 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_4 PAT_4[ connected = 0](OUT_PORT_2_9.OUT1 -> IN_1_4_l_4 , OUT_PORT_1_9.OUT1 -> IN_2_4_l_4 , OUT_PORT_0_9.OUT1 -> IN_3_4_l_4 , OUT_PORT_4_9.OUT1 -> IN_4_4_l_4 , OUT_PORT_5_9.OUT1 -> IN_5_4_l_4 , OUT_PORT_3_9.OUT1 -> IN_6_4_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_4 IC_INSTANCE[ connected = 0](P_inst_4.internal29_3_r_4 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_4.OUT1 -> IN1);
		add OUT_PORT_1_4 IC_INSTANCE[ connected = 0](P_inst_4.n_125_5_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_4.OUT1 -> IN1);
		add OUT_PORT_2_4 IC_INSTANCE[ connected = 0](P_inst_4.n_251_5_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_4.OUT1 -> IN1);
		add OUT_PORT_3_4 IC_INSTANCE[ connected = 0](P_inst_4.n_265_3_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_4.OUT1 -> IN1);
		add OUT_PORT_4_4 IC_INSTANCE[ connected = 0](P_inst_4.n_51_5_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_4.OUT1 -> IN1);
		add OUT_PORT_5_4 IC_INSTANCE[ connected = 0](P_inst_4.n_569_3_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_4.OUT1 -> IN1);
		}

	rule pattern_connect_9_5 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_5 PAT_5[ connected = 0](OUT_PORT_4_9.OUT1 -> IN_1_4_l_5 , OUT_PORT_1_9.OUT1 -> IN_2_4_l_5 , OUT_PORT_3_9.OUT1 -> IN_3_4_l_5 , OUT_PORT_5_9.OUT1 -> IN_4_4_l_5 , OUT_PORT_0_9.OUT1 -> IN_5_4_l_5 , OUT_PORT_2_9.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_5 IC_INSTANCE[ connected = 0](P_inst_5.n_125_5_r_5 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_5.OUT1 -> IN1);
		add OUT_PORT_1_5 IC_INSTANCE[ connected = 0](P_inst_5.n_251_5_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_5.OUT1 -> IN1);
		add OUT_PORT_2_5 IC_INSTANCE[ connected = 0](P_inst_5.n_51_5_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_5.OUT1 -> IN1);
		add OUT_PORT_3_5 IC_INSTANCE[ connected = 0](P_inst_5.n_722_2_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_5.OUT1 -> IN1);
		add OUT_PORT_4_5 IC_INSTANCE[ connected = 0](P_inst_5.n_811_2_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_5.OUT1 -> IN1);
		add OUT_PORT_5_5 IC_INSTANCE[ connected = 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_5.OUT1 -> IN1);
		}

	rule pattern_connect_9_6 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_6 PAT_6[ connected = 0](OUT_PORT_2_9.OUT1 -> IN_1_0_l_6 , OUT_PORT_0_9.OUT1 -> IN_2_0_l_6 , OUT_PORT_4_9.OUT1 -> IN_3_0_l_6 , OUT_PORT_3_9.OUT1 -> IN_4_0_l_6 , OUT_PORT_1_9.OUT1 -> IN_5_0_l_6 , OUT_PORT_5_9.OUT1 -> IN_6_0_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_6 IC_INSTANCE[ connected = 0](P_inst_6.n_184_1_r_6 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_6.OUT1 -> IN1);
		add OUT_PORT_1_6 IC_INSTANCE[ connected = 0](P_inst_6.n_272_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_6.OUT1 -> IN1);
		add OUT_PORT_2_6 IC_INSTANCE[ connected = 0](P_inst_6.n_61_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_6.OUT1 -> IN1);
		add OUT_PORT_3_6 IC_INSTANCE[ connected = 0](P_inst_6.n_722_2_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_6.OUT1 -> IN1);
		add OUT_PORT_4_6 IC_INSTANCE[ connected = 0](P_inst_6.n_811_2_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_6.OUT1 -> IN1);
		add OUT_PORT_5_6 IC_INSTANCE[ connected = 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_6.OUT1 -> IN1);
		}

	rule pattern_connect_9_7 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_7 PAT_7[ connected = 0](OUT_PORT_3_9.OUT1 -> IN_1_0_l_7 , OUT_PORT_5_9.OUT1 -> IN_2_0_l_7 , OUT_PORT_0_9.OUT1 -> IN_3_0_l_7 , OUT_PORT_2_9.OUT1 -> IN_4_0_l_7 , OUT_PORT_1_9.OUT1 -> IN_5_0_l_7 , OUT_PORT_4_9.OUT1 -> IN_6_0_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_7 IC_INSTANCE[ connected = 0](P_inst_7.internal29_3_r_7 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_7.OUT1 -> IN1);
		add OUT_PORT_1_7 IC_INSTANCE[ connected = 0](P_inst_7.n_184_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_7.OUT1 -> IN1);
		add OUT_PORT_2_7 IC_INSTANCE[ connected = 0](P_inst_7.n_265_3_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_7.OUT1 -> IN1);
		add OUT_PORT_3_7 IC_INSTANCE[ connected = 0](P_inst_7.n_272_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_7.OUT1 -> IN1);
		add OUT_PORT_4_7 IC_INSTANCE[ connected = 0](P_inst_7.n_569_3_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_7.OUT1 -> IN1);
		add OUT_PORT_5_7 IC_INSTANCE[ connected = 0](P_inst_7.n_61_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_7.OUT1 -> IN1);
		}

	rule pattern_connect_9_8 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0_l R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1_l R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2_l R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3_l R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4_l R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5_l R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
			BM_CLK CLK_G[ gateType := "INPUT"];
			BM_RST RST_G[ gateType := "INPUT"];
		}
		P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		add P_inst_8 PAT_8[ connected = 0](OUT_PORT_2_9.OUT1 -> IN_1_0_l_8 , OUT_PORT_4_9.OUT1 -> IN_2_0_l_8 , OUT_PORT_0_9.OUT1 -> IN_3_0_l_8 , OUT_PORT_1_9.OUT1 -> IN_4_0_l_8 , OUT_PORT_3_9.OUT1 -> IN_5_0_l_8 , OUT_PORT_5_9.OUT1 -> IN_6_0_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add OUT_PORT_0_8 IC_INSTANCE[ connected = 0](P_inst_8.n_125_5_r_8 -> IN1);
		add R_0 R_G[ gateType = "T"](OUT_PORT_0_8.OUT1 -> IN1);
		add OUT_PORT_1_8 IC_INSTANCE[ connected = 0](P_inst_8.n_149_4_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](OUT_PORT_1_8.OUT1 -> IN1);
		add OUT_PORT_2_8 IC_INSTANCE[ connected = 0](P_inst_8.n_251_5_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](OUT_PORT_2_8.OUT1 -> IN1);
		add OUT_PORT_3_8 IC_INSTANCE[ connected = 0](P_inst_8.n_330_4_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](OUT_PORT_3_8.OUT1 -> IN1);
		add OUT_PORT_4_8 IC_INSTANCE[ connected = 0](P_inst_8.n_51_5_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](OUT_PORT_4_8.OUT1 -> IN1);
		add OUT_PORT_5_8 IC_INSTANCE[ connected = 0](P_inst_8.n_74_4_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](OUT_PORT_5_8.OUT1 -> IN1);
		}

	rule pattern_clear_0 {
		sub {
			P_inst_0 PAT_0[ connected := 1];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 1](P_inst_0.n_184_1_r_0 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 1](P_inst_0.n_272_1_r_0 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 1](P_inst_0.n_61_1_r_0 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 1](P_inst_0.n_722_2_r_0 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 1](P_inst_0.n_811_2_r_0 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 1](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_0 {
		sub {
			P_inst_0 PAT_0[ connected := 0];
			OUT_PORT_0_0 IC_INSTANCE[ connected := 0](P_inst_0.n_184_1_r_0 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_0.OUT1 -> IN1);
			OUT_PORT_1_0 IC_INSTANCE[ connected := 0](P_inst_0.n_272_1_r_0 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_0.OUT1 -> IN1);
			OUT_PORT_2_0 IC_INSTANCE[ connected := 0](P_inst_0.n_61_1_r_0 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_0.OUT1 -> IN1);
			OUT_PORT_3_0 IC_INSTANCE[ connected := 0](P_inst_0.n_722_2_r_0 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_0.OUT1 -> IN1);
			OUT_PORT_4_0 IC_INSTANCE[ connected := 0](P_inst_0.n_811_2_r_0 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_0.OUT1 -> IN1);
			OUT_PORT_5_0 IC_INSTANCE[ connected := 0](P_inst_0.v13_D_7_2_r_0 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_0.OUT1 -> IN1);
		}
			P_inst_0[ connected = 1];
		OUT_PORT_0_0[ connected = 1];
		OUT_PORT_1_0[ connected = 1];
		OUT_PORT_2_0[ connected = 1];
		OUT_PORT_3_0[ connected = 1];
		OUT_PORT_4_0[ connected = 1];
		OUT_PORT_5_0[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_0.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_0.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_0.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_0.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_0.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_0.OUT1 -> IN1);
	}

	rule pattern_clear_1 {
		sub {
			P_inst_1 PAT_1[ connected := 1];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 1](P_inst_1.internal29_3_r_1 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 1](P_inst_1.n_265_3_r_1 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 1](P_inst_1.n_569_3_r_1 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 1](P_inst_1.n_722_2_r_1 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 1](P_inst_1.n_811_2_r_1 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 1](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_1 {
		sub {
			P_inst_1 PAT_1[ connected := 0];
			OUT_PORT_0_1 IC_INSTANCE[ connected := 0](P_inst_1.internal29_3_r_1 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_1.OUT1 -> IN1);
			OUT_PORT_1_1 IC_INSTANCE[ connected := 0](P_inst_1.n_265_3_r_1 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_1.OUT1 -> IN1);
			OUT_PORT_2_1 IC_INSTANCE[ connected := 0](P_inst_1.n_569_3_r_1 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_1.OUT1 -> IN1);
			OUT_PORT_3_1 IC_INSTANCE[ connected := 0](P_inst_1.n_722_2_r_1 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_1.OUT1 -> IN1);
			OUT_PORT_4_1 IC_INSTANCE[ connected := 0](P_inst_1.n_811_2_r_1 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_1.OUT1 -> IN1);
			OUT_PORT_5_1 IC_INSTANCE[ connected := 0](P_inst_1.v13_D_7_2_r_1 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_1.OUT1 -> IN1);
		}
			P_inst_1[ connected = 1];
		OUT_PORT_0_1[ connected = 1];
		OUT_PORT_1_1[ connected = 1];
		OUT_PORT_2_1[ connected = 1];
		OUT_PORT_3_1[ connected = 1];
		OUT_PORT_4_1[ connected = 1];
		OUT_PORT_5_1[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_1.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_1.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_1.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_1.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_1.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_1.OUT1 -> IN1);
	}

	rule pattern_clear_2 {
		sub {
			P_inst_2 PAT_2[ connected := 1];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 1](P_inst_2.internal29_3_r_2 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 1](P_inst_2.n_184_1_r_2 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 1](P_inst_2.n_265_3_r_2 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 1](P_inst_2.n_272_1_r_2 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 1](P_inst_2.n_569_3_r_2 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 1](P_inst_2.n_61_1_r_2 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_2 {
		sub {
			P_inst_2 PAT_2[ connected := 0];
			OUT_PORT_0_2 IC_INSTANCE[ connected := 0](P_inst_2.internal29_3_r_2 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_2.OUT1 -> IN1);
			OUT_PORT_1_2 IC_INSTANCE[ connected := 0](P_inst_2.n_184_1_r_2 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_2.OUT1 -> IN1);
			OUT_PORT_2_2 IC_INSTANCE[ connected := 0](P_inst_2.n_265_3_r_2 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_2.OUT1 -> IN1);
			OUT_PORT_3_2 IC_INSTANCE[ connected := 0](P_inst_2.n_272_1_r_2 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_2.OUT1 -> IN1);
			OUT_PORT_4_2 IC_INSTANCE[ connected := 0](P_inst_2.n_569_3_r_2 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_2.OUT1 -> IN1);
			OUT_PORT_5_2 IC_INSTANCE[ connected := 0](P_inst_2.n_61_1_r_2 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_2.OUT1 -> IN1);
		}
			P_inst_2[ connected = 1];
		OUT_PORT_0_2[ connected = 1];
		OUT_PORT_1_2[ connected = 1];
		OUT_PORT_2_2[ connected = 1];
		OUT_PORT_3_2[ connected = 1];
		OUT_PORT_4_2[ connected = 1];
		OUT_PORT_5_2[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_2.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_2.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_2.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_2.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_2.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_2.OUT1 -> IN1);
	}

	rule pattern_clear_3 {
		sub {
			P_inst_3 PAT_3[ connected := 1];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 1](P_inst_3.n_125_5_r_3 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 1](P_inst_3.n_184_1_r_3 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 1](P_inst_3.n_251_5_r_3 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 1](P_inst_3.n_272_1_r_3 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 1](P_inst_3.n_51_5_r_3 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 1](P_inst_3.n_61_1_r_3 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_3 {
		sub {
			P_inst_3 PAT_3[ connected := 0];
			OUT_PORT_0_3 IC_INSTANCE[ connected := 0](P_inst_3.n_125_5_r_3 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_3.OUT1 -> IN1);
			OUT_PORT_1_3 IC_INSTANCE[ connected := 0](P_inst_3.n_184_1_r_3 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_3.OUT1 -> IN1);
			OUT_PORT_2_3 IC_INSTANCE[ connected := 0](P_inst_3.n_251_5_r_3 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_3.OUT1 -> IN1);
			OUT_PORT_3_3 IC_INSTANCE[ connected := 0](P_inst_3.n_272_1_r_3 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_3.OUT1 -> IN1);
			OUT_PORT_4_3 IC_INSTANCE[ connected := 0](P_inst_3.n_51_5_r_3 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_3.OUT1 -> IN1);
			OUT_PORT_5_3 IC_INSTANCE[ connected := 0](P_inst_3.n_61_1_r_3 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_3.OUT1 -> IN1);
		}
			P_inst_3[ connected = 1];
		OUT_PORT_0_3[ connected = 1];
		OUT_PORT_1_3[ connected = 1];
		OUT_PORT_2_3[ connected = 1];
		OUT_PORT_3_3[ connected = 1];
		OUT_PORT_4_3[ connected = 1];
		OUT_PORT_5_3[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_3.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_3.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_3.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_3.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_3.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_3.OUT1 -> IN1);
	}

	rule pattern_clear_4 {
		sub {
			P_inst_4 PAT_4[ connected := 1];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 1](P_inst_4.internal29_3_r_4 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 1](P_inst_4.n_125_5_r_4 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 1](P_inst_4.n_251_5_r_4 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 1](P_inst_4.n_265_3_r_4 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 1](P_inst_4.n_51_5_r_4 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 1](P_inst_4.n_569_3_r_4 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_4 {
		sub {
			P_inst_4 PAT_4[ connected := 0];
			OUT_PORT_0_4 IC_INSTANCE[ connected := 0](P_inst_4.internal29_3_r_4 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_4.OUT1 -> IN1);
			OUT_PORT_1_4 IC_INSTANCE[ connected := 0](P_inst_4.n_125_5_r_4 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_4.OUT1 -> IN1);
			OUT_PORT_2_4 IC_INSTANCE[ connected := 0](P_inst_4.n_251_5_r_4 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_4.OUT1 -> IN1);
			OUT_PORT_3_4 IC_INSTANCE[ connected := 0](P_inst_4.n_265_3_r_4 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_4.OUT1 -> IN1);
			OUT_PORT_4_4 IC_INSTANCE[ connected := 0](P_inst_4.n_51_5_r_4 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_4.OUT1 -> IN1);
			OUT_PORT_5_4 IC_INSTANCE[ connected := 0](P_inst_4.n_569_3_r_4 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_4.OUT1 -> IN1);
		}
			P_inst_4[ connected = 1];
		OUT_PORT_0_4[ connected = 1];
		OUT_PORT_1_4[ connected = 1];
		OUT_PORT_2_4[ connected = 1];
		OUT_PORT_3_4[ connected = 1];
		OUT_PORT_4_4[ connected = 1];
		OUT_PORT_5_4[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_4.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_4.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_4.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_4.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_4.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_4.OUT1 -> IN1);
	}

	rule pattern_clear_5 {
		sub {
			P_inst_5 PAT_5[ connected := 1];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 1](P_inst_5.n_125_5_r_5 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 1](P_inst_5.n_251_5_r_5 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 1](P_inst_5.n_51_5_r_5 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 1](P_inst_5.n_722_2_r_5 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 1](P_inst_5.n_811_2_r_5 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 1](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_5 {
		sub {
			P_inst_5 PAT_5[ connected := 0];
			OUT_PORT_0_5 IC_INSTANCE[ connected := 0](P_inst_5.n_125_5_r_5 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_5.OUT1 -> IN1);
			OUT_PORT_1_5 IC_INSTANCE[ connected := 0](P_inst_5.n_251_5_r_5 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_5.OUT1 -> IN1);
			OUT_PORT_2_5 IC_INSTANCE[ connected := 0](P_inst_5.n_51_5_r_5 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_5.OUT1 -> IN1);
			OUT_PORT_3_5 IC_INSTANCE[ connected := 0](P_inst_5.n_722_2_r_5 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_5.OUT1 -> IN1);
			OUT_PORT_4_5 IC_INSTANCE[ connected := 0](P_inst_5.n_811_2_r_5 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_5.OUT1 -> IN1);
			OUT_PORT_5_5 IC_INSTANCE[ connected := 0](P_inst_5.v13_D_7_2_r_5 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_5.OUT1 -> IN1);
		}
			P_inst_5[ connected = 1];
		OUT_PORT_0_5[ connected = 1];
		OUT_PORT_1_5[ connected = 1];
		OUT_PORT_2_5[ connected = 1];
		OUT_PORT_3_5[ connected = 1];
		OUT_PORT_4_5[ connected = 1];
		OUT_PORT_5_5[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_5.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_5.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_5.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_5.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_5.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_5.OUT1 -> IN1);
	}

	rule pattern_clear_6 {
		sub {
			P_inst_6 PAT_6[ connected := 1];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 1](P_inst_6.n_184_1_r_6 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 1](P_inst_6.n_272_1_r_6 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 1](P_inst_6.n_61_1_r_6 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 1](P_inst_6.n_722_2_r_6 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 1](P_inst_6.n_811_2_r_6 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 1](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_6 {
		sub {
			P_inst_6 PAT_6[ connected := 0];
			OUT_PORT_0_6 IC_INSTANCE[ connected := 0](P_inst_6.n_184_1_r_6 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_6.OUT1 -> IN1);
			OUT_PORT_1_6 IC_INSTANCE[ connected := 0](P_inst_6.n_272_1_r_6 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_6.OUT1 -> IN1);
			OUT_PORT_2_6 IC_INSTANCE[ connected := 0](P_inst_6.n_61_1_r_6 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_6.OUT1 -> IN1);
			OUT_PORT_3_6 IC_INSTANCE[ connected := 0](P_inst_6.n_722_2_r_6 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_6.OUT1 -> IN1);
			OUT_PORT_4_6 IC_INSTANCE[ connected := 0](P_inst_6.n_811_2_r_6 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_6.OUT1 -> IN1);
			OUT_PORT_5_6 IC_INSTANCE[ connected := 0](P_inst_6.v13_D_7_2_r_6 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_6.OUT1 -> IN1);
		}
			P_inst_6[ connected = 1];
		OUT_PORT_0_6[ connected = 1];
		OUT_PORT_1_6[ connected = 1];
		OUT_PORT_2_6[ connected = 1];
		OUT_PORT_3_6[ connected = 1];
		OUT_PORT_4_6[ connected = 1];
		OUT_PORT_5_6[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_6.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_6.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_6.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_6.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_6.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_6.OUT1 -> IN1);
	}

	rule pattern_clear_7 {
		sub {
			P_inst_7 PAT_7[ connected := 1];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 1](P_inst_7.internal29_3_r_7 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 1](P_inst_7.n_184_1_r_7 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 1](P_inst_7.n_265_3_r_7 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 1](P_inst_7.n_272_1_r_7 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 1](P_inst_7.n_569_3_r_7 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 1](P_inst_7.n_61_1_r_7 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_7 {
		sub {
			P_inst_7 PAT_7[ connected := 0];
			OUT_PORT_0_7 IC_INSTANCE[ connected := 0](P_inst_7.internal29_3_r_7 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_7.OUT1 -> IN1);
			OUT_PORT_1_7 IC_INSTANCE[ connected := 0](P_inst_7.n_184_1_r_7 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_7.OUT1 -> IN1);
			OUT_PORT_2_7 IC_INSTANCE[ connected := 0](P_inst_7.n_265_3_r_7 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_7.OUT1 -> IN1);
			OUT_PORT_3_7 IC_INSTANCE[ connected := 0](P_inst_7.n_272_1_r_7 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_7.OUT1 -> IN1);
			OUT_PORT_4_7 IC_INSTANCE[ connected := 0](P_inst_7.n_569_3_r_7 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_7.OUT1 -> IN1);
			OUT_PORT_5_7 IC_INSTANCE[ connected := 0](P_inst_7.n_61_1_r_7 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_7.OUT1 -> IN1);
		}
			P_inst_7[ connected = 1];
		OUT_PORT_0_7[ connected = 1];
		OUT_PORT_1_7[ connected = 1];
		OUT_PORT_2_7[ connected = 1];
		OUT_PORT_3_7[ connected = 1];
		OUT_PORT_4_7[ connected = 1];
		OUT_PORT_5_7[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_7.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_7.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_7.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_7.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_7.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_7.OUT1 -> IN1);
	}

	rule pattern_clear_8 {
		sub {
			P_inst_8 PAT_8[ connected := 1];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 1](P_inst_8.n_125_5_r_8 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 1](P_inst_8.n_149_4_r_8 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 1](P_inst_8.n_251_5_r_8 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 1](P_inst_8.n_330_4_r_8 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 1](P_inst_8.n_51_5_r_8 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 1](P_inst_8.n_74_4_r_8 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_8 {
		sub {
			P_inst_8 PAT_8[ connected := 0];
			OUT_PORT_0_8 IC_INSTANCE[ connected := 0](P_inst_8.n_125_5_r_8 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_8.OUT1 -> IN1);
			OUT_PORT_1_8 IC_INSTANCE[ connected := 0](P_inst_8.n_149_4_r_8 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_8.OUT1 -> IN1);
			OUT_PORT_2_8 IC_INSTANCE[ connected := 0](P_inst_8.n_251_5_r_8 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_8.OUT1 -> IN1);
			OUT_PORT_3_8 IC_INSTANCE[ connected := 0](P_inst_8.n_330_4_r_8 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_8.OUT1 -> IN1);
			OUT_PORT_4_8 IC_INSTANCE[ connected := 0](P_inst_8.n_51_5_r_8 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_8.OUT1 -> IN1);
			OUT_PORT_5_8 IC_INSTANCE[ connected := 0](P_inst_8.n_74_4_r_8 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_8.OUT1 -> IN1);
		}
			P_inst_8[ connected = 1];
		OUT_PORT_0_8[ connected = 1];
		OUT_PORT_1_8[ connected = 1];
		OUT_PORT_2_8[ connected = 1];
		OUT_PORT_3_8[ connected = 1];
		OUT_PORT_4_8[ connected = 1];
		OUT_PORT_5_8[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_8.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_8.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_8.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_8.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_8.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_8.OUT1 -> IN1);
	}

	rule pattern_clear_9 {
		sub {
			P_inst_9 PAT_9[ connected := 1];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 1](P_inst_9.internal29_3_r_9 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 1](P_inst_9.n_265_3_r_9 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 1](P_inst_9.n_569_3_r_9 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 1](P_inst_9.n_722_2_r_9 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 1](P_inst_9.n_811_2_r_9 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 1](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
		}
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
	}

	rule final_layer_pattern_clear_9 {
		sub {
			P_inst_9 PAT_9[ connected := 0];
			OUT_PORT_0_9 IC_INSTANCE[ connected := 0](P_inst_9.internal29_3_r_9 -> IN1);
			R_0 R_G[ gateType := "R"](OUT_PORT_0_9.OUT1 -> IN1);
			OUT_PORT_1_9 IC_INSTANCE[ connected := 0](P_inst_9.n_265_3_r_9 -> IN1);
			R_1 R_G[ gateType := "R"](OUT_PORT_1_9.OUT1 -> IN1);
			OUT_PORT_2_9 IC_INSTANCE[ connected := 0](P_inst_9.n_569_3_r_9 -> IN1);
			R_2 R_G[ gateType := "R"](OUT_PORT_2_9.OUT1 -> IN1);
			OUT_PORT_3_9 IC_INSTANCE[ connected := 0](P_inst_9.n_722_2_r_9 -> IN1);
			R_3 R_G[ gateType := "R"](OUT_PORT_3_9.OUT1 -> IN1);
			OUT_PORT_4_9 IC_INSTANCE[ connected := 0](P_inst_9.n_811_2_r_9 -> IN1);
			R_4 R_G[ gateType := "R"](OUT_PORT_4_9.OUT1 -> IN1);
			OUT_PORT_5_9 IC_INSTANCE[ connected := 0](P_inst_9.v13_D_7_2_r_9 -> IN1);
			R_5 R_G[ gateType := "R"](OUT_PORT_5_9.OUT1 -> IN1);
		}
			P_inst_9[ connected = 1];
		OUT_PORT_0_9[ connected = 1];
		OUT_PORT_1_9[ connected = 1];
		OUT_PORT_2_9[ connected = 1];
		OUT_PORT_3_9[ connected = 1];
		OUT_PORT_4_9[ connected = 1];
		OUT_PORT_5_9[ connected = 1];
		del R_0 R_G[ gateType = "R"](OUT_PORT_0_9.OUT1 -> IN1);
		del R_1 R_G[ gateType = "R"](OUT_PORT_1_9.OUT1 -> IN1);
		del R_2 R_G[ gateType = "R"](OUT_PORT_2_9.OUT1 -> IN1);
		del R_3 R_G[ gateType = "R"](OUT_PORT_3_9.OUT1 -> IN1);
		del R_4 R_G[ gateType = "R"](OUT_PORT_4_9.OUT1 -> IN1);
		del R_5 R_G[ gateType = "R"](OUT_PORT_5_9.OUT1 -> IN1);
	}

	rule r_attribute_change {
		sub {
			R_G_1 R_G[gateType := "T"];
		}
		R_G_1 [gateType = "R"];
	}

	rule rule_clear {
		sub {
			R_G_1 R_G[gateType := "T"];
		}
		del R_G_1 R_G[gateType = "T"];
	}

	rule input_attribute_change {
		sub {
			IN_1 INPUT_G[ gateType := "INPUT" , connected := 1];
		}
		IN_1 [ gateType = "INPUT" , connected = 0];
	}

	rulesequence {
		subsequence : 1 {
			Input_Init : 6;
		}
		subsequence : 1 {
			Clock_Init : 1;
		}
		subsequence : 1 {
			Reset_Init : 1;
		}
		subsequence : 1 {
			input_connect_9 : 1;
			r_attribute_change : *;
			pattern_connect_9_5 : 1;
			pattern_clear_9 : 1;
			r_attribute_change : *;
			pattern_connect_5_1 : 1;
			pattern_clear_5 : 1;
			r_attribute_change : *;
			pattern_connect_1_7 : 1;
			pattern_clear_1 : 1;
			r_attribute_change : *;
			final_layer_pattern_clear_7 : 1;
		}
		subsequence : 1 {
			primary_input_connected_pattern_substitute_0 : *;
			primary_input_connected_pattern_substitute_1 : *;
			primary_input_connected_pattern_substitute_2 : *;
			primary_input_connected_pattern_substitute_3 : *;
			primary_input_connected_pattern_substitute_4 : *;
			primary_input_connected_pattern_substitute_5 : *;
			primary_input_connected_pattern_substitute_6 : *;
			primary_input_connected_pattern_substitute_7 : *;
			primary_input_connected_pattern_substitute_8 : *;
			primary_input_connected_pattern_substitute_9 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			pattern_substitute_0 : *;
			pattern_substitute_1 : *;
			pattern_substitute_2 : *;
			pattern_substitute_3 : *;
			pattern_substitute_4 : *;
			pattern_substitute_5 : *;
			pattern_substitute_6 : *;
			pattern_substitute_7 : *;
			pattern_substitute_8 : *;
			pattern_substitute_9 : *;
			nt_connected_IC__instance_removal : *;
		}
	}
}