--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 129451 paths analyzed, 5302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.871ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_2 (SLICE_X50Y53.D1), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_2 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.757ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.223 - 1.255)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_state_0 to E2M/EC/tx_header_buffer_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.AQ      Tcko                  0.450   E2M/EC/tx_state<0>
                                                       E2M/EC/tx_state_0
    SLICE_X44Y53.A3      net (fanout=311)      2.922   E2M/EC/tx_state<0>
    SLICE_X44Y53.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<15>30
                                                       E2M/EC/tx_header_buffer_len_mux0002<0>_SW0
    SLICE_X48Y46.A1      net (fanout=1)        1.506   E2M/EC/N365
    SLICE_X48Y46.CMUX    Topac                 0.676   E2M/EC/Madd_tx_header_buffer_len_share0000_cy<3>
                                                       E2M/EC/Madd_tx_header_buffer_len_share0000_lut<0>
                                                       E2M/EC/Madd_tx_header_buffer_len_share0000_cy<3>
    SLICE_X51Y53.C2      net (fanout=2)        1.109   E2M/EC/tx_header_buffer_len_share0000<2>
    SLICE_X51Y53.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>6
    SLICE_X50Y53.D1      net (fanout=1)        0.878   E2M/EC/tx_header_buffer_len_mux0000<2>6
    SLICE_X50Y53.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>120
                                                       E2M/EC/tx_header_buffer_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (1.342ns logic, 6.415ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_2 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (1.223 - 1.306)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_4 to E2M/EC/tx_header_buffer_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y65.CQ      Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_4
    SLICE_X64Y58.D6      net (fanout=124)      2.207   E2M/EC/rx_state<4>
    SLICE_X64Y58.D       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0028
                                                       E2M/EC/rx_state_cmp_eq00281
    SLICE_X49Y47.C6      net (fanout=26)       1.102   E2M/EC/rx_state_cmp_eq0028
    SLICE_X49Y47.C       Tilo                  0.094   E2M/EC/N537
                                                       E2M/EC/tx_header_buffer_len_mux0002<1>_SW0_SW0
    SLICE_X48Y46.B1      net (fanout=1)        0.862   E2M/EC/N537
    SLICE_X48Y46.CMUX    Topbc                 0.658   E2M/EC/Madd_tx_header_buffer_len_share0000_cy<3>
                                                       E2M/EC/tx_header_buffer_len_mux0002<1>
                                                       E2M/EC/Madd_tx_header_buffer_len_share0000_cy<3>
    SLICE_X51Y53.C2      net (fanout=2)        1.109   E2M/EC/tx_header_buffer_len_share0000<2>
    SLICE_X51Y53.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>6
    SLICE_X50Y53.D1      net (fanout=1)        0.878   E2M/EC/tx_header_buffer_len_mux0000<2>6
    SLICE_X50Y53.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>120
                                                       E2M/EC/tx_header_buffer_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (1.418ns logic, 6.158ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_2 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.592ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (1.223 - 1.273)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_state_1 to E2M/EC/tx_header_buffer_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y64.CQ      Tcko                  0.450   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_1
    SLICE_X47Y57.A3      net (fanout=189)      2.854   E2M/EC/tx_state<1>
    SLICE_X47Y57.A       Tilo                  0.094   E2M/EC/N3061
                                                       E2M/EC/tx_ll_src_rdy_out_mux000031
    SLICE_X48Y46.C2      net (fanout=16)       1.664   E2M/EC/N3061
    SLICE_X48Y46.CMUX    Topcc                 0.421   E2M/EC/Madd_tx_header_buffer_len_share0000_cy<3>
                                                       E2M/EC/Madd_tx_header_buffer_len_share0000_lut<2>
                                                       E2M/EC/Madd_tx_header_buffer_len_share0000_cy<3>
    SLICE_X51Y53.C2      net (fanout=2)        1.109   E2M/EC/tx_header_buffer_len_share0000<2>
    SLICE_X51Y53.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>6
    SLICE_X50Y53.D1      net (fanout=1)        0.878   E2M/EC/tx_header_buffer_len_mux0000<2>6
    SLICE_X50Y53.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>120
                                                       E2M/EC/tx_header_buffer_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.592ns (1.087ns logic, 6.505ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_9 (SLICE_X50Y52.B1), 512 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_16 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.631ns (Levels of Logic = 7)
  Clock Path Skew:      -0.156ns (1.219 - 1.375)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_16 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<19>
                                                       E2M/EC/tx_curr_bytes_left_16
    SLICE_X38Y55.A2      net (fanout=4)        1.152   E2M/EC/tx_curr_bytes_left<16>
    SLICE_X38Y55.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_lut<16>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C3      net (fanout=16)       2.088   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X50Y52.B1      net (fanout=9)        0.908   E2M/EC/N53
    SLICE_X50Y52.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (2.257ns logic, 5.374ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_21 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.626ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (1.219 - 1.274)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_21 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y62.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<23>
                                                       E2M/EC/tx_curr_bytes_left_21
    SLICE_X38Y56.B1      net (fanout=4)        1.259   E2M/EC/tx_curr_bytes_left<21>
    SLICE_X38Y56.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_lut<21>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C3      net (fanout=16)       2.088   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X50Y52.B1      net (fanout=9)        0.908   E2M/EC/N53
    SLICE_X50Y52.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (2.145ns logic, 5.481ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_24 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (1.219 - 1.282)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_24 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y63.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<27>
                                                       E2M/EC/tx_curr_bytes_left_24
    SLICE_X38Y57.A1      net (fanout=4)        1.259   E2M/EC/tx_curr_bytes_left<24>
    SLICE_X38Y57.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_lut<24>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C3      net (fanout=16)       2.088   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X50Y52.B1      net (fanout=9)        0.908   E2M/EC/N53
    SLICE_X50Y52.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.530ns (2.049ns logic, 5.481ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_14 (SLICE_X72Y52.B4), 174 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_14 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.704ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (1.285 - 1.302)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_3 to E2M/EC/tx_header_buffer_dest_add_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y78.DQ      Tcko                  0.450   E2M/rx_ll_data_in<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_3
    SLICE_X76Y60.B2      net (fanout=47)       1.915   E2M/rx_ll_data_in<3>
    SLICE_X76Y60.B       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0003
                                                       E2M/EC/rx_state_cmp_gt00031
    SLICE_X76Y67.C5      net (fanout=14)       0.810   E2M/EC/rx_state_cmp_gt0003
    SLICE_X76Y67.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0038
                                                       E2M/EC/tx_packet_payload_65_mux0000312
    SLICE_X68Y58.A6      net (fanout=9)        0.945   E2M/EC/N186
    SLICE_X68Y58.A       Tilo                  0.094   E2M/EC/N608
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X69Y53.B1      net (fanout=2)        1.033   E2M/EC/N608
    SLICE_X69Y53.B       Tilo                  0.094   E2M/EC/N797
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X73Y51.A1      net (fanout=96)       1.501   E2M/EC/N1621
    SLICE_X73Y51.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<5>3
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<14>30_SW1
    SLICE_X72Y52.B4      net (fanout=1)        0.577   E2M/EC/N821
    SLICE_X72Y52.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<14>35
                                                       E2M/EC/tx_header_buffer_dest_add_14
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (0.923ns logic, 6.781ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_14 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.439ns (Levels of Logic = 5)
  Clock Path Skew:      -0.232ns (1.285 - 1.517)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/EthToSysACEFifo/FIFO18_inst to E2M/EC/tx_header_buffer_dest_add_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y15.FULL    Trcko_FULL            1.030   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                       E2M/EC/EthToSysACEFifo/FIFO18_inst
    SLICE_X78Y68.D4      net (fanout=14)       1.303   E2M/EC/toSysACEFifoFull
    SLICE_X78Y68.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_and0000
                                                       E2M/EC/tx_header_buffer_dest_add_and00001
    SLICE_X68Y58.A1      net (fanout=16)       1.616   E2M/EC/tx_header_buffer_dest_add_and0000
    SLICE_X68Y58.A       Tilo                  0.094   E2M/EC/N608
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X69Y53.B1      net (fanout=2)        1.033   E2M/EC/N608
    SLICE_X69Y53.B       Tilo                  0.094   E2M/EC/N797
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X73Y51.A1      net (fanout=96)       1.501   E2M/EC/N1621
    SLICE_X73Y51.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<5>3
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<14>30_SW1
    SLICE_X72Y52.B4      net (fanout=1)        0.577   E2M/EC/N821
    SLICE_X72Y52.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<14>35
                                                       E2M/EC/tx_header_buffer_dest_add_14
    -------------------------------------------------  ---------------------------
    Total                                      7.439ns (1.409ns logic, 6.030ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_14 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.628ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.285 - 1.313)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_header_buffer_dest_add_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y66.DQ      Tcko                  0.450   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_1
    SLICE_X65Y60.A1      net (fanout=168)      2.435   E2M/EC/rx_state<1>
    SLICE_X65Y60.A       Tilo                  0.094   E2M/EC/tx_packet_payload_68_mux000091
                                                       E2M/EC/tx_packet_payload_66_mux00002111
    SLICE_X73Y64.A3      net (fanout=6)        1.070   E2M/EC/N1951
    SLICE_X73Y64.A       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_packet_payload_65_mux0000332
    SLICE_X69Y53.B4      net (fanout=6)        1.216   E2M/EC/N273
    SLICE_X69Y53.B       Tilo                  0.094   E2M/EC/N797
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X73Y51.A1      net (fanout=96)       1.501   E2M/EC/N1621
    SLICE_X73Y51.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<5>3
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<14>30_SW1
    SLICE_X72Y52.B4      net (fanout=1)        0.577   E2M/EC/N821
    SLICE_X72Y52.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<14>35
                                                       E2M/EC/tx_header_buffer_dest_add_14
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (0.829ns logic, 6.799ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X3Y12.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.788 - 0.579)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y60.AQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0
    RAMB36_X3Y12.DIADIL0    net (fanout=2)        0.447   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<0>
    RAMB36_X3Y12.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.575ns (0.128ns logic, 0.447ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X3Y12.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.788 - 0.579)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y60.DQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3
    RAMB36_X3Y12.DIADIL3    net (fanout=2)        0.451   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
    RAMB36_X3Y12.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.579ns (0.128ns logic, 0.451ns route)
                                                          (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X3Y12.DIADIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.204ns (0.783 - 0.579)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y60.AQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0
    RAMB36_X3Y12.DIADIU0    net (fanout=2)        0.447   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<0>
    RAMB36_X3Y12.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.575ns (0.128ns logic, 0.447ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X55Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.746ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y97.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X55Y97.BX      net (fanout=1)        0.307   E2M/delayCtrl0Reset<0>
    SLICE_X55Y97.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.439ns logic, 0.307ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X55Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y97.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X55Y97.BX      net (fanout=1)        0.282   E2M/delayCtrl0Reset<0>
    SLICE_X55Y97.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X54Y97.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X54Y97.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_5/SR
  Location pin: SLICE_X54Y97.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6332 paths analyzed, 1857 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.726ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAMB36_X0Y13.ADDRBL15), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/inputMemoryReadAdd_15 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          5.888ns
  Data Path Delay:      5.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (1.471 - 1.290)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/inputMemoryReadAdd_15 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y80.BQ         Tcko                  0.450   inputMemoryReadAdd<15>
                                                          sh/inputMemoryReadAdd_15
    RAMB36_X0Y13.ADDRBL15   net (fanout=35)       4.905   inputMemoryReadAdd<15>
    RAMB36_X0Y13.CLKBWRCLKL Trcck_ADDRB           0.474   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    ----------------------------------------------------  ---------------------------
    Total                                         5.829ns (0.924ns logic, 4.905ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X0Y12.ADDRBL15), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/inputMemoryReadAdd_15 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          5.888ns
  Data Path Delay:      5.659ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (1.485 - 1.290)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/inputMemoryReadAdd_15 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y80.BQ         Tcko                  0.450   inputMemoryReadAdd<15>
                                                          sh/inputMemoryReadAdd_15
    RAMB36_X0Y12.ADDRBL15   net (fanout=35)       4.735   inputMemoryReadAdd<15>
    RAMB36_X0Y12.CLKBWRCLKL Trcck_ADDRB           0.474   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         5.659ns (0.924ns logic, 4.735ns route)
                                                          (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAMB36_X2Y11.ADDRBL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/inputMemoryReadAdd_1 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          5.888ns
  Data Path Delay:      5.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.401 - 1.299)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/inputMemoryReadAdd_1 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y77.BQ         Tcko                  0.450   inputMemoryReadAdd<3>
                                                          sh/inputMemoryReadAdd_1
    RAMB36_X2Y11.ADDRBL1    net (fanout=67)       4.702   inputMemoryReadAdd<1>
    RAMB36_X2Y11.CLKBWRCLKL Trcck_ADDRB           0.347   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    ----------------------------------------------------  ---------------------------
    Total                                         5.499ns (0.797ns logic, 4.702ns route)
                                                          (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/inputMemoryReadDataValidPipeline_1 (SLICE_X22Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/inputMemoryReadDataValidPipeline_0 (FF)
  Destination:          E2M/EC/inputMemoryReadDataValidPipeline_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.689 - 0.614)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/inputMemoryReadDataValidPipeline_0 to E2M/EC/inputMemoryReadDataValidPipeline_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.AQ      Tcko                  0.433   E2M/EC/inputMemoryReadDataValidPipeline<0>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_0
    SLICE_X22Y78.AX      net (fanout=1)        0.311   E2M/EC/inputMemoryReadDataValidPipeline<0>
    SLICE_X22Y78.CLK     Tckdi       (-Th)     0.229   inputMemoryReadDataValid
                                                       E2M/EC/inputMemoryReadDataValidPipeline_1
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.204ns logic, 0.311ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y8.DIADIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/outputMemoryWriteData_1 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (1.623 - 1.479)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/outputMemoryWriteData_1 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y38.BQ        Tcko                  0.414   outputMemoryWriteData<3>
                                                         sh/outputMemoryWriteData_1
    RAMB36_X1Y8.DIADIU0    net (fanout=1)        0.467   outputMemoryWriteData<1>
    RAMB36_X1Y8.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.595ns (0.128ns logic, 0.467ns route)
                                                         (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/softResetToggleUserSide_1 (SLICE_X29Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/softResetToggleUserSide_0 (FF)
  Destination:          E2M/EC/softResetToggleUserSide_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/softResetToggleUserSide_0 to E2M/EC/softResetToggleUserSide_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.414   E2M/EC/softResetToggleUserSide<1>
                                                       E2M/EC/softResetToggleUserSide_0
    SLICE_X29Y75.BX      net (fanout=3)        0.290   E2M/EC/softResetToggleUserSide<0>
    SLICE_X29Y75.CLK     Tckdi       (-Th)     0.231   E2M/EC/softResetToggleUserSide<1>
                                                       E2M/EC/softResetToggleUserSide_1
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.183ns logic, 0.290ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.636ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.718 - 0.668)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y82.AQ         Tcko                  0.450   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.ENBWRENL   net (fanout=2)        0.708   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.636ns (0.928ns logic, 0.708ns route)
                                                          (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.554ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.698 - 0.654)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y78.AQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL       net (fanout=2)        0.626   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.554ns (0.928ns logic, 0.626ns route)
                                                              (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.554ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.716 - 0.654)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y78.AQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL   net (fanout=2)        0.626   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.554ns (0.928ns logic, 0.626ns route)
                                                          (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.718 - 0.672)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y80.AQ         Tcko                  0.471   sysACE_MPADD_6_OBUF
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y16.DIBDIL6    net (fanout=3)        0.590   sysACE_MPADD_6_OBUF
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.403ns (0.813ns logic, 0.590ns route)
                                                          (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.772 - 0.624)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y81.AQ         Tcko                  0.433   sysACE_MPADD_5_OBUF
                                                          E2M/EC/sysACE_MPADD_5
    RAMB36_X3Y16.DIBDIL5    net (fanout=3)        0.391   sysACE_MPADD_5_OBUF
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.538ns (0.147ns logic, 0.391ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.770 - 0.609)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y78.AQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL   net (fanout=2)        0.575   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.594ns (0.019ns logic, 0.575ns route)
                                                          (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.750 - 0.609)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y78.AQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL       net (fanout=2)        0.575   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.594ns (0.019ns logic, 0.575ns route)
                                                              (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.772 - 0.625)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y80.AQ         Tcko                  0.414   sysACE_MPADD_0_OBUF
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y16.DIBDIL0    net (fanout=3)        0.526   sysACE_MPADD_0_OBUF
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.654ns (0.128ns logic, 0.526ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<0>/CLK
  Logical resource: E2M/EC/sysACECounter_1/CK
  Location pin: SLICE_X84Y75.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.875ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.565ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.875ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y85.CQ      Tcko                  0.450   sysACE_MPWE_OBUF
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.491   sysACE_MPWE_OBUF
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (2.384ns logic, 1.491ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.562ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.562ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y85.CQ      Tcko                  0.414   sysACE_MPWE_OBUF
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.371   sysACE_MPWE_OBUF
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (2.191ns logic, 1.371ns route)
                                                       (61.5% logic, 38.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.491ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.949ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.491ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y84.DQ      Tcko                  0.471   sysACE_MPOE_OBUF
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        2.067   sysACE_MPOE_OBUF
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (2.424ns logic, 2.067ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   4.128ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y84.DQ      Tcko                  0.433   sysACE_MPOE_OBUF
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.902   sysACE_MPOE_OBUF
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (2.226ns logic, 1.902ns route)
                                                       (53.9% logic, 46.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.975ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.185ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.975ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y16.DIADIL9    net (fanout=1)        1.728   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.975ns (1.247ns logic, 1.728ns route)
                                                          (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.302ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J5.I                    Tiopi                 0.922   sysACE_MPDATA<12>
                                                          sysACE_MPDATA<12>
                                                          E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB36_X3Y16.DIADIL12   net (fanout=1)        1.594   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.858ns (1.264ns logic, 1.594ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.324ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.836ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y16.DIADIL10   net (fanout=1)        1.582   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.836ns (1.254ns logic, 1.582ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X93Y82.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X93Y82.A4      net (fanout=2)        0.620   E2M/EC/fromSysACEFifoFull
    SLICE_X93Y82.CLK     Tah         (-Th)     0.197   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.751ns logic, 0.620ns route)
                                                       (54.8% logic, 45.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X89Y80.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X89Y80.C6      net (fanout=2)        0.630   E2M/EC/fromSysACEFifoFull
    SLICE_X89Y80.CLK     Tah         (-Th)     0.195   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.753ns logic, 0.630ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y16.DIADIL0    net (fanout=1)        1.171   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.720ns (0.549ns logic, 1.171ns route)
                                                          (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.559ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.609ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        6.842   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.609ns (0.767ns logic, 6.842ns route)
                                                           (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.650   E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.417ns (0.767ns logic, 6.650ns route)
                                                           (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii_rx_er_0_r
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii_rx_er_0_r
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.763 - 0.601)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.CQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<4>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5
    RAMB36_X3Y17.DIADIL5    net (fanout=2)        0.382   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<5>
    RAMB36_X3Y17.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.529ns (0.147ns logic, 0.382ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.763 - 0.605)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.BQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<1>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1
    RAMB36_X3Y17.DIADIL1    net (fanout=2)        0.382   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<1>
    RAMB36_X3Y17.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.529ns (0.147ns logic, 0.382ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.763 - 0.601)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.BQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<4>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3
    RAMB36_X3Y17.DIADIL3    net (fanout=2)        0.392   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
    RAMB36_X3Y17.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.539ns (0.147ns logic, 0.392ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y18.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.205ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X97Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y73.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X97Y73.AX      net (fanout=2)        0.742   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X97Y73.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.463ns logic, 0.742ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X97Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y59.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X97Y58.DX      net (fanout=2)        0.487   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X97Y58.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.452ns logic, 0.487ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X97Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y60.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y61.BX      net (fanout=2)        0.489   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y61.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.439ns logic, 0.489ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X91Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y65.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X91Y65.DX      net (fanout=1)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X91Y65.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.195ns logic, 0.283ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X97Y59.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y59.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X97Y59.A4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X97Y59.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X97Y60.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y60.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y60.C4      net (fanout=2)        0.335   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y60.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.749ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X77Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X78Y62.B5      net (fanout=3)        0.895   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X78Y62.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_SW0
    SLICE_X78Y62.A5      net (fanout=1)        0.245   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
    SLICE_X78Y62.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X77Y62.SR      net (fanout=1)        0.424   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X77Y62.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (1.185ns logic, 1.564ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X79Y62.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y62.B5      net (fanout=3)        0.881   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y62.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X79Y62.A5      net (fanout=1)        0.224   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N4
    SLICE_X79Y62.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.570ns logic, 1.105ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y65.DX      net (fanout=3)        0.640   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y65.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.452ns logic, 0.640ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y65.DX      net (fanout=3)        0.589   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y65.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.195ns logic, 0.589ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X79Y62.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.321ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y62.B5      net (fanout=3)        0.811   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y62.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X79Y62.A5      net (fanout=1)        0.206   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N4
    SLICE_X79Y62.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.304ns logic, 1.017ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X77Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.235ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X78Y62.B5      net (fanout=3)        0.824   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X78Y62.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_SW0
    SLICE_X78Y62.A5      net (fanout=1)        0.225   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10
    SLICE_X78Y62.A       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X77Y62.SR      net (fanout=1)        0.390   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X77Y62.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.796ns logic, 1.439ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.003ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X102Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y72.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y72.D4     net (fanout=3)        0.398   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y72.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0
    SLICE_X102Y66.A1     net (fanout=1)        1.075   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
    SLICE_X102Y66.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X102Y72.A3     net (fanout=13)       0.938   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X102Y72.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y66.CE     net (fanout=4)        0.631   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y66.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.961ns logic, 3.042ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X102Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y72.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y72.D4     net (fanout=3)        0.398   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y72.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0
    SLICE_X102Y66.A1     net (fanout=1)        1.075   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
    SLICE_X102Y66.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X102Y72.A3     net (fanout=13)       0.938   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X102Y72.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y66.CE     net (fanout=4)        0.631   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y66.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.961ns logic, 3.042ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X102Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y72.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y72.D4     net (fanout=3)        0.398   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y72.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0
    SLICE_X102Y66.A1     net (fanout=1)        1.075   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
    SLICE_X102Y66.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X102Y72.A3     net (fanout=13)       0.938   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X102Y72.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y66.CE     net (fanout=4)        0.631   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y66.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.961ns logic, 3.042ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X96Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y61.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X96Y61.AX      net (fanout=1)        0.146   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X96Y61.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.178ns logic, 0.146ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (SLICE_X103Y71.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y72.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y71.C6     net (fanout=3)        0.266   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y71.CLK    Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7-In1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.219ns logic, 0.266ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (SLICE_X92Y57.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y58.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    SLICE_X92Y57.B6      net (fanout=2)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<5>
    SLICE_X92Y57.CLK     Tah         (-Th)     0.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<5>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.321ns logic, 0.283ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.391ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X92Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.246ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.611 - 0.674)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y59.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X92Y55.AX      net (fanout=1)        0.808   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X92Y55.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.438ns logic, 0.808ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X92Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.611 - 0.674)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y59.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X92Y55.BX      net (fanout=1)        0.667   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X92Y55.CLK     Tdick                -0.018   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.432ns logic, 0.667ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X92Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.611 - 0.674)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y59.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X92Y55.CX      net (fanout=1)        0.493   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X92Y55.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.445ns logic, 0.493ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X94Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.196ns (1.538 - 1.342)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y60.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X94Y59.BX      net (fanout=1)        0.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X94Y59.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.183ns logic, 0.293ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X94Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.196ns (1.538 - 1.342)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y60.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X94Y59.DX      net (fanout=1)        0.292   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X94Y59.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.195ns logic, 0.292ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X94Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.196ns (1.538 - 1.342)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y60.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X94Y59.CX      net (fanout=1)        0.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X94Y59.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.196ns logic, 0.293ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.063ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X67Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y100.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X67Y100.CX     net (fanout=2)        0.609   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X67Y100.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.454ns logic, 0.609ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X67Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.757ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y100.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X67Y100.CX     net (fanout=2)        0.561   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X67Y100.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (0.196ns logic, 0.561ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.467ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X73Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (1.205 - 1.395)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y100.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X73Y96.BX      net (fanout=1)        0.803   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X73Y96.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.439ns logic, 0.803ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X65Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      -0.184ns (1.161 - 1.345)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y100.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X65Y99.AX      net (fanout=1)        0.623   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X65Y99.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.442ns logic, 0.623ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X73Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (1.205 - 1.395)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y100.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X73Y96.CX      net (fanout=1)        0.554   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X73Y96.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.454ns logic, 0.554ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X74Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.150 - 0.114)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y90.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X74Y90.BX      net (fanout=1)        0.302   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X74Y90.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X74Y90.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.150 - 0.114)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y90.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X74Y90.CX      net (fanout=1)        0.291   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X74Y90.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.196ns logic, 0.291ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X74Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.150 - 0.114)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y90.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X74Y90.AX      net (fanout=1)        0.311   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X74Y90.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.185ns logic, 0.311ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 46373 paths analyzed, 621 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.986ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_9 (SLICE_X50Y52.B1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.986ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X38Y51.A1      net (fanout=6)        1.070   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X38Y51.COUT    Topcya                0.509   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C3      net (fanout=16)       2.088   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X50Y52.B1      net (fanout=9)        0.908   E2M/EC/N53
    SLICE_X50Y52.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.986ns (2.694ns logic, 5.292ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_2 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_2
    SLICE_X38Y51.C1      net (fanout=6)        1.052   E2M/EC/tx_curr_bytes_left<2>
    SLICE_X38Y51.COUT    Topcyc                0.423   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/Msub__sub0001_lut<2>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C3      net (fanout=16)       2.088   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X50Y52.B1      net (fanout=9)        0.908   E2M/EC/N53
    SLICE_X50Y52.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (2.608ns logic, 5.274ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X38Y51.B2      net (fanout=6)        0.969   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X38Y51.COUT    Topcyb                0.501   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/Msub__sub0001_lut<1>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C3      net (fanout=16)       2.088   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y51.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<0>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>235
    SLICE_X50Y52.B1      net (fanout=9)        0.908   E2M/EC/N53
    SLICE_X50Y52.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (2.686ns logic, 5.191ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_10 (SLICE_X50Y52.D1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.861ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X38Y51.A1      net (fanout=6)        1.070   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X38Y51.COUT    Topcya                0.509   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y54.B1      net (fanout=2)        1.263   E2M/EC/_sub0001<28>
    SLICE_X36Y54.CMUX    Topbc                 0.687   E2M/EC/tx_max_output_address<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y53.B1      net (fanout=16)       1.948   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y53.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y52.D1      net (fanout=5)        0.896   E2M/EC/N55
    SLICE_X50Y52.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (2.684ns logic, 5.177ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_2 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_2
    SLICE_X38Y51.C1      net (fanout=6)        1.052   E2M/EC/tx_curr_bytes_left<2>
    SLICE_X38Y51.COUT    Topcyc                0.423   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/Msub__sub0001_lut<2>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y54.B1      net (fanout=2)        1.263   E2M/EC/_sub0001<28>
    SLICE_X36Y54.CMUX    Topbc                 0.687   E2M/EC/tx_max_output_address<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y53.B1      net (fanout=16)       1.948   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y53.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y52.D1      net (fanout=5)        0.896   E2M/EC/N55
    SLICE_X50Y52.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (2.598ns logic, 5.159ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X38Y51.A1      net (fanout=6)        1.070   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X38Y51.COUT    Topcya                0.509   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y53.B2      net (fanout=16)       1.867   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y53.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y52.D1      net (fanout=5)        0.896   E2M/EC/N55
    SLICE_X50Y52.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (2.695ns logic, 5.059ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X50Y52.C1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X38Y51.A1      net (fanout=6)        1.070   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X38Y51.COUT    Topcya                0.509   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y54.B1      net (fanout=2)        1.263   E2M/EC/_sub0001<28>
    SLICE_X36Y54.CMUX    Topbc                 0.687   E2M/EC/tx_max_output_address<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y53.B1      net (fanout=16)       1.948   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y53.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y52.C1      net (fanout=5)        0.884   E2M/EC/N55
    SLICE_X50Y52.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (2.685ns logic, 5.165ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_2 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_2
    SLICE_X38Y51.C1      net (fanout=6)        1.052   E2M/EC/tx_curr_bytes_left<2>
    SLICE_X38Y51.COUT    Topcyc                0.423   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/Msub__sub0001_lut<2>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y54.B1      net (fanout=2)        1.263   E2M/EC/_sub0001<28>
    SLICE_X36Y54.CMUX    Topbc                 0.687   E2M/EC/tx_max_output_address<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y53.B1      net (fanout=16)       1.948   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y53.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y52.C1      net (fanout=5)        0.884   E2M/EC/N55
    SLICE_X50Y52.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (2.599ns logic, 5.147ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.743ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X38Y51.A1      net (fanout=6)        1.070   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X38Y51.COUT    Topcya                0.509   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y54.B1      net (fanout=2)        1.226   E2M/EC/_sub0001<28>
    SLICE_X37Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y53.B2      net (fanout=16)       1.867   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X51Y53.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>6
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y52.C1      net (fanout=5)        0.884   E2M/EC/N55
    SLICE_X50Y52.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.743ns (2.696ns logic, 5.047ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_14 (SLICE_X51Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_6 to E2M/EC/tx_header_buffer_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_6
    SLICE_X51Y50.D6      net (fanout=2)        0.261   E2M/EC/tx_header_buffer_len<6>
    SLICE_X51Y50.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_len_14
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.219ns logic, 0.261ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X50Y52.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_8 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_8
    SLICE_X50Y52.C6      net (fanout=2)        0.275   E2M/EC/tx_header_buffer_len<8>
    SLICE_X50Y52.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.219ns logic, 0.275ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_10 (SLICE_X38Y61.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_10 (FF)
  Destination:          E2M/EC/tx_packet_payload_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_10 to E2M/EC/tx_packet_payload_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y61.CQ      Tcko                  0.414   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_10
    SLICE_X38Y61.C6      net (fanout=2)        0.278   E2M/EC/tx_packet_payload<10>
    SLICE_X38Y61.CLK     Tah         (-Th)     0.195   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_10_mux0000
                                                       E2M/EC/tx_packet_payload_10
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.219ns logic, 0.278ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.832ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X30Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.AQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X30Y77.A3      net (fanout=3)        0.615   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X30Y77.A       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X30Y76.CE      net (fanout=1)        0.426   E2M/EC/userLogicReset_not0001
    SLICE_X30Y76.CLK     Tceck                 0.226   userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.832ns (0.791ns logic, 1.041ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y78.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.AQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X31Y78.D2      net (fanout=3)        0.625   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X31Y78.D       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y78.CE      net (fanout=1)        0.351   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y78.CLK     Tceck                 0.226   inputMemoryReadAck
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.791ns logic, 0.976ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y78.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.AQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X31Y78.D2      net (fanout=3)        0.575   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X31Y78.D       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y78.CE      net (fanout=1)        0.323   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y78.CLK     Tckce       (-Th)    -0.044   inputMemoryReadAck
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.564ns logic, 0.898ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X30Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.AQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X30Y77.A3      net (fanout=3)        0.565   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X30Y77.A       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X30Y76.CE      net (fanout=1)        0.392   E2M/EC/userLogicReset_not0001
    SLICE_X30Y76.CLK     Tckce       (-Th)    -0.044   userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.564ns logic, 0.957ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11589 paths analyzed, 3284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.975ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_6 (SLICE_X72Y51.B2), 10 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.975ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y82.AQ      Tcko                  0.450   E2M/rx_ll_src_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y63.B4      net (fanout=118)      2.426   E2M/rx_ll_src_rdy_in
    SLICE_X61Y63.B       Tilo                  0.094   E2M/EC/N610
                                                       E2M/EC/rx_state_cmp_eq0032247_SW1
    SLICE_X61Y63.A2      net (fanout=1)        0.867   E2M/EC/N610
    SLICE_X61Y63.A       Tilo                  0.094   E2M/EC/N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X65Y59.D2      net (fanout=38)       1.159   E2M/EC/N259
    SLICE_X65Y59.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X65Y58.B1      net (fanout=2)        0.849   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X65Y58.B       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y51.B2      net (fanout=48)       1.845   E2M/EC/N45
    SLICE_X72Y51.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<6>35
                                                       E2M/EC/tx_header_buffer_dest_add_6
    -------------------------------------------------  ---------------------------
    Total                                      7.975ns (0.829ns logic, 7.146ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.938ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y82.AQ      Tcko                  0.450   E2M/rx_ll_src_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X74Y67.A1      net (fanout=118)      2.514   E2M/rx_ll_src_rdy_in
    SLICE_X74Y67.A       Tilo                  0.094   E2M/EC/mux0000_and0000
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1111
    SLICE_X66Y58.D3      net (fanout=13)       1.303   E2M/EC/N222
    SLICE_X66Y58.D       Tilo                  0.094   E2M/EC/N447
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139_SW0
    SLICE_X65Y58.A6      net (fanout=1)        0.285   E2M/EC/N447
    SLICE_X65Y58.A       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X65Y58.B6      net (fanout=4)        0.162   E2M/EC/N296
    SLICE_X65Y58.B       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y51.B2      net (fanout=48)       1.845   E2M/EC/N45
    SLICE_X72Y51.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<6>35
                                                       E2M/EC/tx_header_buffer_dest_add_6
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (0.829ns logic, 6.109ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.850ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y82.AQ      Tcko                  0.450   E2M/rx_ll_src_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X64Y58.C4      net (fanout=118)      2.603   E2M/rx_ll_src_rdy_in
    SLICE_X64Y58.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0028
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115111
    SLICE_X65Y58.A4      net (fanout=5)        0.505   E2M/EC/N3341
    SLICE_X65Y58.A       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X65Y58.B6      net (fanout=4)        0.162   E2M/EC/N296
    SLICE_X65Y58.B       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y51.B2      net (fanout=48)       1.845   E2M/EC/N45
    SLICE_X72Y51.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<6>35
                                                       E2M/EC/tx_header_buffer_dest_add_6
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (0.735ns logic, 5.115ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_2 (SLICE_X45Y48.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.959ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X74Y62.A2      net (fanout=27)       0.835   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X74Y62.A       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X52Y60.B3      net (fanout=223)      2.478   E2M/tx_ll_dst_rdy_in
    SLICE_X52Y60.B       Tilo                  0.094   E2M/EC/N3161
                                                       E2M/EC/tx_read_len_mux0000<12>51
    SLICE_X47Y67.A6      net (fanout=24)       1.067   E2M/EC/N3161
    SLICE_X47Y67.A       Tilo                  0.094   E2M/EC/N3851
                                                       E2M/EC/tx_read_len_mux0000<13>21
    SLICE_X40Y53.D2      net (fanout=32)       1.670   E2M/EC/N340
    SLICE_X40Y53.D       Tilo                  0.094   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X45Y48.A1      net (fanout=1)        1.057   E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X45Y48.CLK     Tas                   0.026   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_mux0000<13>75
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (0.852ns logic, 7.107ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y62.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X74Y62.A3      net (fanout=2)        0.608   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X74Y62.A       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X52Y60.B3      net (fanout=223)      2.478   E2M/tx_ll_dst_rdy_in
    SLICE_X52Y60.B       Tilo                  0.094   E2M/EC/N3161
                                                       E2M/EC/tx_read_len_mux0000<12>51
    SLICE_X47Y67.A6      net (fanout=24)       1.067   E2M/EC/N3161
    SLICE_X47Y67.A       Tilo                  0.094   E2M/EC/N3851
                                                       E2M/EC/tx_read_len_mux0000<13>21
    SLICE_X40Y53.D2      net (fanout=32)       1.670   E2M/EC/N340
    SLICE_X40Y53.D       Tilo                  0.094   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X45Y48.A1      net (fanout=1)        1.057   E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X45Y48.CLK     Tas                   0.026   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_mux0000<13>75
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (0.852ns logic, 6.880ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y62.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X74Y62.A4      net (fanout=4)        0.540   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X74Y62.A       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X52Y60.B3      net (fanout=223)      2.478   E2M/tx_ll_dst_rdy_in
    SLICE_X52Y60.B       Tilo                  0.094   E2M/EC/N3161
                                                       E2M/EC/tx_read_len_mux0000<12>51
    SLICE_X47Y67.A6      net (fanout=24)       1.067   E2M/EC/N3161
    SLICE_X47Y67.A       Tilo                  0.094   E2M/EC/N3851
                                                       E2M/EC/tx_read_len_mux0000<13>21
    SLICE_X40Y53.D2      net (fanout=32)       1.670   E2M/EC/N340
    SLICE_X40Y53.D       Tilo                  0.094   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X45Y48.A1      net (fanout=1)        1.057   E2M/EC/tx_read_len_mux0000<13>23
    SLICE_X45Y48.CLK     Tas                   0.026   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_mux0000<13>75
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (0.873ns logic, 6.812ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_4 (SLICE_X79Y50.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_save_dest_add_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_save_dest_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y82.AQ      Tcko                  0.450   E2M/rx_ll_src_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y63.B4      net (fanout=118)      2.426   E2M/rx_ll_src_rdy_in
    SLICE_X61Y63.B       Tilo                  0.094   E2M/EC/N610
                                                       E2M/EC/rx_state_cmp_eq0032247_SW1
    SLICE_X61Y63.A2      net (fanout=1)        0.867   E2M/EC/N610
    SLICE_X61Y63.A       Tilo                  0.094   E2M/EC/N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X69Y49.A2      net (fanout=38)       1.599   E2M/EC/N259
    SLICE_X69Y49.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<31>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356_SW0
    SLICE_X70Y48.A4      net (fanout=1)        0.677   E2M/EC/N898
    SLICE_X70Y48.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X79Y50.A1      net (fanout=48)       1.534   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X79Y50.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<7>
                                                       E2M/EC/tx_save_dest_add_mux0000<4>1
                                                       E2M/EC/tx_save_dest_add_4
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (0.852ns logic, 7.103ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_save_dest_add_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_save_dest_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y82.AQ      Tcko                  0.450   E2M/rx_ll_src_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X71Y66.A3      net (fanout=118)      1.758   E2M/rx_ll_src_rdy_in
    SLICE_X71Y66.A       Tilo                  0.094   E2M/EC/N229
                                                       E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X70Y48.A6      net (fanout=1)        1.055   E2M/EC/tx_save_dest_add_mux0000<0>316
    SLICE_X70Y48.A       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X79Y50.A1      net (fanout=48)       1.534   E2M/EC/tx_save_dest_add_mux0000<0>356
    SLICE_X79Y50.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<7>
                                                       E2M/EC/tx_save_dest_add_mux0000<4>1
                                                       E2M/EC/tx_save_dest_add_4
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (0.664ns logic, 4.347ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay (SLICE_X64Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y99.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    SLICE_X64Y98.AX      net (fanout=2)        0.280   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    SLICE_X64Y98.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.178ns logic, 0.280ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X97Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_4 to E2M/emac_ll/tx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y67.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_4
    SLICE_X97Y67.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<4>
    SLICE_X97Y67.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_1 (SLICE_X96Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_0 to E2M/emac_ll/tx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y67.AQ      Tcko                  0.433   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_0
    SLICE_X96Y67.BX      net (fanout=1)        0.285   E2M/emac_ll/tx_pre_reset_0_i<0>
    SLICE_X96Y67.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.181(R)|    3.969(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.153(R)|    3.944(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.097(R)|    3.896(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.089(R)|    3.889(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.989(R)|    3.793(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.064(R)|    3.863(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.877(R)|    3.689(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.876(R)|    3.689(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.866(R)|    3.679(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.687(R)|    3.517(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.826(R)|    3.646(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.844(R)|    3.662(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.804(R)|    3.626(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.082(R)|    3.880(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.917(R)|    3.729(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.045(R)|    3.848(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |   10.070(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.450(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    7.986|         |    3.601|         |
GMII_RX_CLK_0  |    1.063|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.962|         |         |         |
GMII_RX_CLK_0  |    7.559|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.907|         |         |         |
sysACE_CLK     |    4.052|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 195856 paths, 0 nets, and 15930 connections

Design statistics:
   Minimum period:   7.986ns{1}   (Maximum frequency: 125.219MHz)
   Maximum path delay from/to any node:   7.986ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 15 23:16:18 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 502 MB



