Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug  9 10:43:30 2023
| Host         : CD-135239 running 64-bit major release  (build 9200)
| Command      : report_methodology -file FEB_methodology_drc_routed.rpt -pb FEB_methodology_drc_routed.pb -rpx FEB_methodology_drc_routed.rpx
| Design       : FEB
| Device       : xc7s50fgga484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 91
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| HPDR-2    | Warning          | Port pin INOUT inconsistency                       | 17         |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 4          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain    | 12         |
| TIMING-16 | Warning          | Large setup violation                              | 3          |
| TIMING-18 | Warning          | Missing input or output delay                      | 53         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock HF_PLL/inst/clk_in1 is defined downstream of clock SysClk_PLL_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock HF_PLL/inst/clk_in1 is created on an inappropriate internal pin HF_PLL/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

HPDR-2#1 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#2 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[10] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[10]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#3 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[11] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[11]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#4 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[12] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[12]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#5 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[13] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[13]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#6 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[14] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[14]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#7 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[15] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[15]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#8 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[1]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#9 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[2]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#10 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[3]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#11 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[4]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#12 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[5]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#13 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[6]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#14 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[7]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#15 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[8]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#16 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) OneWire/One_Wire_Out[9] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (OneWire/One_Wire_Out[9]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#17 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) Trigger_logic/PulseSel direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PulseSel_OBUF) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X55Y46 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X29Y4 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X28Y5 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X28Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X28Y3 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X14Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X11Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X15Y0 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X8Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X9Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X10Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X65Y1 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between WRDL_reg[0]/C (clocked by SysClk_PLL_0) and ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by Clk_100MHz_PLL_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between WRDL_reg[1]/C (clocked by SysClk_PLL_0) and ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by Clk_100MHz_PLL_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between WRDL_reg[1]/C (clocked by SysClk_PLL_0) and OneWire/OneWWrtByte_reg[2]/D (clocked by Clk_100MHz_PLL_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CpldCS relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on CpldRst relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPI0_N relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPI0_P relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on uCA[0] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on uCA[10] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on uCA[11] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on uCA[1] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on uCA[2] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on uCA[3] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on uCA[4] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on uCA[5] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on uCA[6] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on uCA[7] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on uCA[8] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on uCA[9] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on uCD[0] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on uCD[10] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on uCD[11] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on uCD[12] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on uCD[13] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on uCD[14] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on uCD[15] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on uCD[1] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on uCD[2] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on uCD[3] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on uCD[4] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on uCD[5] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on uCD[6] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on uCD[7] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on uCD[8] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on uCD[9] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on uCRd relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on uCWr relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on A7 relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on Pulse relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on PulseSel relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on uCD[0] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on uCD[10] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on uCD[11] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on uCD[12] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on uCD[13] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on uCD[14] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on uCD[15] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on uCD[1] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on uCD[2] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on uCD[3] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on uCD[4] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on uCD[5] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on uCD[6] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on uCD[7] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on uCD[8] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on uCD[9] relative to the rising and/or falling clock edge(s) of VXO_P.
Related violations: <none>


