git clone --depth 1 --no-tags https://github.com/puidenz/CO_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/134297925
git clone --depth 1 --no-tags https://github.com/snehashis1997/4-bit-ripple-carry-adder-with-test-bench.git f:/verilog_sva_gh_scraper/data/full_repos/133072783
git clone --depth 1 --no-tags https://github.com/archieLa/Cube-Welcomer.git f:/verilog_sva_gh_scraper/data/full_repos/133103149
git clone --depth 1 --no-tags https://github.com/mephi007/JPEGCOMP.git f:/verilog_sva_gh_scraper/data/full_repos/131475193
git clone --depth 1 --no-tags https://github.com/cr1901/tinyfpga-soc.git f:/verilog_sva_gh_scraper/data/full_repos/131038127
git clone --depth 1 --no-tags https://github.com/lliang9838/CS-M152A-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/130921603
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/check_trans_duty.git f:/verilog_sva_gh_scraper/data/full_repos/132859675
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_77_ad_sign_43.git f:/verilog_sva_gh_scraper/data/full_repos/132858253
git clone --depth 1 --no-tags https://github.com/jh01010011/PULSE_COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/133685667
git clone --depth 1 --no-tags https://github.com/PranshuVyas/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/133258294
git clone --depth 1 --no-tags https://github.com/whqamm/CPU_interface.git f:/verilog_sva_gh_scraper/data/full_repos/130463093
git clone --depth 1 --no-tags https://github.com/wenalan123/smg_alarm.git f:/verilog_sva_gh_scraper/data/full_repos/130978217
git clone --depth 1 --no-tags https://github.com/PhilipChalkiopoulos/DE1_SOC_Linux_FrameBuffer.git f:/verilog_sva_gh_scraper/data/full_repos/130703031
git clone --depth 1 --no-tags https://github.com/diep-michael/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/132047160
git clone --depth 1 --no-tags https://github.com/zenos876/spi_master.git f:/verilog_sva_gh_scraper/data/full_repos/132131724
git clone --depth 1 --no-tags https://github.com/osmansuzer/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/132132181
git clone --depth 1 --no-tags https://github.com/armonova/LAOC2-tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/132172589
git clone --depth 1 --no-tags https://github.com/tgreer812/MIPS-CPU-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/132272389
git clone --depth 1 --no-tags https://github.com/mads3009/shark.git f:/verilog_sva_gh_scraper/data/full_repos/131669797
git clone --depth 1 --no-tags https://github.com/TheRollingPig/fpgaEx2_new.git f:/verilog_sva_gh_scraper/data/full_repos/132073960
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_de0_nano.git f:/verilog_sva_gh_scraper/data/full_repos/132007518
git clone --depth 1 --no-tags https://github.com/huynhphucnghi/ktmt_ass1.git f:/verilog_sva_gh_scraper/data/full_repos/132564840
git clone --depth 1 --no-tags https://github.com/bobbyesh/data-selector.git f:/verilog_sva_gh_scraper/data/full_repos/132696985
git clone --depth 1 --no-tags https://github.com/HelloSakura/CPU-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/131925087
git clone --depth 1 --no-tags https://github.com/amusant/presentations.git f:/verilog_sva_gh_scraper/data/full_repos/131857151
git clone --depth 1 --no-tags https://github.com/tiqwab/TD4.git f:/verilog_sva_gh_scraper/data/full_repos/130531441
git clone --depth 1 --no-tags https://github.com/AmazeJ7/eele475_embedded_systems.git f:/verilog_sva_gh_scraper/data/full_repos/131230932
git clone --depth 1 --no-tags https://github.com/brandonlewien/Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/131415459
git clone --depth 1 --no-tags https://github.com/aliaydin96/proje.git f:/verilog_sva_gh_scraper/data/full_repos/131201084
git clone --depth 1 --no-tags https://github.com/zqazi114/4823_project.git f:/verilog_sva_gh_scraper/data/full_repos/130909922
git clone --depth 1 --no-tags https://github.com/ballpor98/New_miner.git f:/verilog_sva_gh_scraper/data/full_repos/130670342
git clone --depth 1 --no-tags https://github.com/allencho1222/riscv_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/133394828
git clone --depth 1 --no-tags https://github.com/JeonJiyoun/logic.git f:/verilog_sva_gh_scraper/data/full_repos/133243688
git clone --depth 1 --no-tags https://github.com/dakotale-zz/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/133241844
git clone --depth 1 --no-tags https://github.com/atangzwj/PiSimulator_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/133194604
git clone --depth 1 --no-tags https://github.com/ihchoi12/Computer-Architecture-2018-01-Yonsei-.git f:/verilog_sva_gh_scraper/data/full_repos/133448849
git clone --depth 1 --no-tags https://github.com/jh01010011/VOLTAGE_CONTROLLER_FOR_AC_LOAD.git f:/verilog_sva_gh_scraper/data/full_repos/133686640
git clone --depth 1 --no-tags https://github.com/ChenHaoHSU/Digital-Photo-Album.git f:/verilog_sva_gh_scraper/data/full_repos/133556688
git clone --depth 1 --no-tags https://github.com/jmine83/ece5480.git f:/verilog_sva_gh_scraper/data/full_repos/134543318
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-10-Basic-IO.git f:/verilog_sva_gh_scraper/data/full_repos/134756340
git clone --depth 1 --no-tags https://github.com/felipecuetor/multiplier_excercise.git f:/verilog_sva_gh_scraper/data/full_repos/131049085
git clone --depth 1 --no-tags https://github.com/goodseog/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/132297127
git clone --depth 1 --no-tags https://github.com/qwezrtyzuioz/ICLab.git f:/verilog_sva_gh_scraper/data/full_repos/132872672
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_power_ad.git f:/verilog_sva_gh_scraper/data/full_repos/132861436
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_50mm_right_10mm.git f:/verilog_sva_gh_scraper/data/full_repos/132858639
git clone --depth 1 --no-tags https://github.com/hyzopen/bean-counters.git f:/verilog_sva_gh_scraper/data/full_repos/132934208
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/ex_SWLED_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/132859562
git clone --depth 1 --no-tags https://github.com/jpyao78/basic_blocks.git f:/verilog_sva_gh_scraper/data/full_repos/133149315
git clone --depth 1 --no-tags https://github.com/SSSSSjZ/Tx_16FSK.git f:/verilog_sva_gh_scraper/data/full_repos/130664149
git clone --depth 1 --no-tags https://github.com/hanyu-hu/Machine-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/132187780
git clone --depth 1 --no-tags https://github.com/rr999888tw/lab3_project-team08.git f:/verilog_sva_gh_scraper/data/full_repos/132331360
git clone --depth 1 --no-tags https://github.com/alexnorell/lab_8_sources.git f:/verilog_sva_gh_scraper/data/full_repos/131211796
git clone --depth 1 --no-tags https://github.com/baughg/VerilogTemplates.git f:/verilog_sva_gh_scraper/data/full_repos/131707075
git clone --depth 1 --no-tags https://github.com/BOSUKE/logiana.git f:/verilog_sva_gh_scraper/data/full_repos/131573849
git clone --depth 1 --no-tags https://github.com/beenfhb/ece5745-tut5-asic-tool.git f:/verilog_sva_gh_scraper/data/full_repos/131558739
git clone --depth 1 --no-tags https://github.com/vava24680/NCTU_2018_Spring_CODesign.git f:/verilog_sva_gh_scraper/data/full_repos/130559433
git clone --depth 1 --no-tags https://github.com/jlreis/praticahlsreedsolomon.git f:/verilog_sva_gh_scraper/data/full_repos/131334895
git clone --depth 1 --no-tags https://github.com/NinaMaller/M152A.git f:/verilog_sva_gh_scraper/data/full_repos/131903491
git clone --depth 1 --no-tags https://github.com/sanjpanj/MIDI_Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/130942520
git clone --depth 1 --no-tags https://github.com/SamPoff/CECS_440_STACK.git f:/verilog_sva_gh_scraper/data/full_repos/130920105
git clone --depth 1 --no-tags https://github.com/mohGhazala96/MipsProccesor.git f:/verilog_sva_gh_scraper/data/full_repos/130515381
git clone --depth 1 --no-tags https://github.com/chinkwo/vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/133906957
git clone --depth 1 --no-tags https://github.com/cromagnonninja/VerilogCode.git f:/verilog_sva_gh_scraper/data/full_repos/134078829
git clone --depth 1 --no-tags https://github.com/MarzhanBekbolat/Blast.git f:/verilog_sva_gh_scraper/data/full_repos/134586007
git clone --depth 1 --no-tags https://github.com/artvvb/Cora-Z7-07S-Basic-IO.git f:/verilog_sva_gh_scraper/data/full_repos/134479002
git clone --depth 1 --no-tags https://github.com/sadra-barikbin/computer-architecture-MIPS-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/131743785
git clone --depth 1 --no-tags https://github.com/alexforencich/verilog-axi.git f:/verilog_sva_gh_scraper/data/full_repos/142810315
git clone --depth 1 --no-tags https://github.com/lnis-uofu/OpenFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/137416811
git clone --depth 1 --no-tags https://github.com/danielholanda/LeFlow.git f:/verilog_sva_gh_scraper/data/full_repos/136979128
git clone --depth 1 --no-tags https://github.com/QShen3/CNN-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/137738911
git clone --depth 1 --no-tags https://github.com/bluespec/Piccolo.git f:/verilog_sva_gh_scraper/data/full_repos/135350124
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/RePlAce.git f:/verilog_sva_gh_scraper/data/full_repos/140584745
git clone --depth 1 --no-tags https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/139979994
git clone --depth 1 --no-tags https://github.com/lsils/benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/142320126
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Genesis_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/135820056
git clone --depth 1 --no-tags https://github.com/vidor-libraries/VidorFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/142568915
git clone --depth 1 --no-tags https://github.com/scarv/xcrypto.git f:/verilog_sva_gh_scraper/data/full_repos/142844950
git clone --depth 1 --no-tags https://github.com/lnis-uofu/LSOracle.git f:/verilog_sva_gh_scraper/data/full_repos/137416864
git clone --depth 1 --no-tags https://github.com/ilaydayaman/CNN_for_SLR.git f:/verilog_sva_gh_scraper/data/full_repos/139285952
git clone --depth 1 --no-tags https://github.com/papcjy/mnist_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/139778074
git clone --depth 1 --no-tags https://github.com/mattvenn/fpga-sdft.git f:/verilog_sva_gh_scraper/data/full_repos/136205751
git clone --depth 1 --no-tags https://github.com/WillGreen/timetoexplore.git f:/verilog_sva_gh_scraper/data/full_repos/137261528
git clone --depth 1 --no-tags https://github.com/hell03end/verilog-uart.git f:/verilog_sva_gh_scraper/data/full_repos/135932086
git clone --depth 1 --no-tags https://github.com/chenhaoc/cnnhwpe.git f:/verilog_sva_gh_scraper/data/full_repos/135524249
git clone --depth 1 --no-tags https://github.com/defparam/BAR-Tender.git f:/verilog_sva_gh_scraper/data/full_repos/138963812
git clone --depth 1 --no-tags https://github.com/huaweicloud/huaweicloud-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/139802991
git clone --depth 1 --no-tags https://github.com/sifive/block-nvdla-sifive.git f:/verilog_sva_gh_scraper/data/full_repos/139917356
git clone --depth 1 --no-tags https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/137558919
git clone --depth 1 --no-tags https://github.com/ZipCPU/fftdemo.git f:/verilog_sva_gh_scraper/data/full_repos/141625023
git clone --depth 1 --no-tags https://github.com/Darkborderman/schoolWorks.git f:/verilog_sva_gh_scraper/data/full_repos/135822174
git clone --depth 1 --no-tags https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/142230901
git clone --depth 1 --no-tags https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels.git f:/verilog_sva_gh_scraper/data/full_repos/137312752
git clone --depth 1 --no-tags https://github.com/pcie-bench/pciebench-netfpga.git f:/verilog_sva_gh_scraper/data/full_repos/142539352
git clone --depth 1 --no-tags https://github.com/rgwan/bapi-rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/137625174
git clone --depth 1 --no-tags https://github.com/Buddhimah/System-Bus-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/137385139
git clone --depth 1 --no-tags https://github.com/aoeldemann/fluent10g.git f:/verilog_sva_gh_scraper/data/full_repos/136197078
git clone --depth 1 --no-tags https://github.com/lawrie/tinyfpga_examples.git f:/verilog_sva_gh_scraper/data/full_repos/143203040
git clone --depth 1 --no-tags https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac.git f:/verilog_sva_gh_scraper/data/full_repos/140976142
git clone --depth 1 --no-tags https://github.com/HeerAmbavi/RSAonVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/143126743
git clone --depth 1 --no-tags https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor.git f:/verilog_sva_gh_scraper/data/full_repos/139831595
