// Seed: 3426257129
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
  assign id_3 = id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  assign module_0.id_0 = 0;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = -1 - id_5 ? id_4 : id_5;
  assign id_7 = id_3;
endmodule
