#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 29 10:18:00 2022
# Process ID: 9408
# Current directory: D:/Vfile/arch_lab4_NEXYS_A7/Exp4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25664 D:\Vfile\arch_lab4_NEXYS_A7\Exp4\Exp4.xpr
# Log file: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/vivado.log
# Journal file: D:/Vfile/arch_lab4_NEXYS_A7/Exp4\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/vivado/Vivado/2020.2/scripts/Vivado_init.tcl'
start_gui
open_project D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ROM_D' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'ROM_D' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7k325tffg676-2L' used to customize the IP 'ROM_D' do not match.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.207 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
reset_run ROM_D_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-577] IP run ROM_D_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.srcs/sources_1/ip/ROM_D/ROM_D.xci

WARNING: [Project 1-576] IP 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.srcs/sources_1/ip/ROM_D/ROM_D.xci' in run ROM_D_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Tue Nov 29 10:18:50 2022] Launched ROM_D_synth_1, synth_1...
Run output will be captured here:
ROM_D_synth_1: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/ROM_D_synth_1/runme.log
synth_1: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/synth_1/runme.log
[Tue Nov 29 10:18:50 2022] Launched impl_1...
Run output will be captured here: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/cmu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.cmu_sim
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 29 10:30:14 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 29 10:30:14 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1089.207 ; gain = 0.000
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:210]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'debug_addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:213]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/xsim.dir/core_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/xsim.dir/core_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 29 14:40:28 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 116.652 ; gain = 17.676
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 29 14:40:28 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_2:Functional:core_sim} -tclbatch {core_sim.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1937.645 ; gain = 0.000
current_fileset -simset [ get_filesets sim_1 ]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1998.945 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1998.945 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/cmu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.cmu_sim
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1998.945 ; gain = 0.000
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.207 ; gain = 0.000
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/INST/index}} {{/sim_top/uut/INST/valid}} {{/sim_top/uut/INST/write}} {{/sim_top/uut/INST/addr}} {{/sim_top/uut/INST/u_b_h_w}} {{/sim_top/uut/INST/data}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/cs}} {{/sim_top/uut/RAM/we}} {{/sim_top/uut/RAM/addr}} {{/sim_top/uut/RAM/din}} {{/sim_top/uut/RAM/dout}} {{/sim_top/uut/RAM/stall}} {{/sim_top/uut/RAM/ack}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[130]}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 30 10:05:53 2022] Launched synth_1...
Run output will be captured here: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/synth_1/runme.log
[Wed Nov 30 10:05:53 2022] Launched impl_1...
Run output will be captured here: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 30 10:49:24 2022] Launched synth_1...
Run output will be captured here: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/synth_1/runme.log
[Wed Nov 30 10:49:24 2022] Launched impl_1...
Run output will be captured here: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/runme.log
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[0]}} {{/sim_top/uut/RAM/data[4]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[3]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[1]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[2]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[5]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[6]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[7]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[128]}} {{/sim_top/uut/RAM/data[129]}} {{/sim_top/uut/RAM/data[130]}} {{/sim_top/uut/RAM/data[131]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[132]}} {{/sim_top/uut/RAM/data[133]}} {{/sim_top/uut/RAM/data[134]}} {{/sim_top/uut/RAM/data[135]}} 
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/RAM/data[256]}} {{/sim_top/uut/RAM/data[257]}} {{/sim_top/uut/RAM/data[260]}} {{/sim_top/uut/RAM/data[261]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 us
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/CMU/CACHE/addr_tag}} {{/sim_top/uut/CMU/CACHE/addr_index}} {{/sim_top/uut/CMU/CACHE/addr_element1}} {{/sim_top/uut/CMU/CACHE/addr_element2}} {{/sim_top/uut/CMU/CACHE/addr_word1}} {{/sim_top/uut/CMU/CACHE/addr_word2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 us
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/CMU/CACHE/inner_data[0]}} {{/sim_top/uut/CMU/CACHE/inner_data[1]}} {{/sim_top/uut/CMU/CACHE/inner_data[2]}} {{/sim_top/uut/CMU/CACHE/inner_data[3]}} {{/sim_top/uut/CMU/CACHE/inner_data[4]}} {{/sim_top/uut/CMU/CACHE/inner_data[5]}} {{/sim_top/uut/CMU/CACHE/inner_data[6]}} {{/sim_top/uut/CMU/CACHE/inner_data[7]}} {{/sim_top/uut/CMU/CACHE/inner_data[8]}} {{/sim_top/uut/CMU/CACHE/inner_data[9]}} {{/sim_top/uut/CMU/CACHE/inner_data[10]}} {{/sim_top/uut/CMU/CACHE/inner_data[11]}} {{/sim_top/uut/CMU/CACHE/inner_data[12]}} {{/sim_top/uut/CMU/CACHE/inner_data[13]}} {{/sim_top/uut/CMU/CACHE/inner_data[14]}} {{/sim_top/uut/CMU/CACHE/inner_data[15]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 us
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/CMU/CACHE/hit1}} {{/sim_top/uut/CMU/CACHE/hit2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 us
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/CMU/CACHE/recent1}} {{/sim_top/uut/CMU/CACHE/recent2}} {{/sim_top/uut/CMU/CACHE/valid1}} {{/sim_top/uut/CMU/CACHE/valid2}} {{/sim_top/uut/CMU/CACHE/dirty1}} {{/sim_top/uut/CMU/CACHE/dirty2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 us
save_wave_config {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2085.207 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/cmu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.cmu_sim
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 30 19:08:17 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 19:08:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2085.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2086.719 ; gain = 1.512
current_wave_config {sim_top_behav.wcfg}
sim_top_behav.wcfg
add_wave {{/sim_top/uut/CMU/cmu_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 30 20:06:34 2022] Launched synth_1...
Run output will be captured here: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/synth_1/runme.log
[Wed Nov 30 20:06:34 2022] Launched impl_1...
Run output will be captured here: D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/runme.log
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:210]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'debug_addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:213]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/xsim.dir/core_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/xsim.dir/core_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 30 22:45:14 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 22:45:14 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2346.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_2:Functional:core_sim} -tclbatch {core_sim.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2346.656 ; gain = 0.000
save_wave_config {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/wave/sim_top_behav.wcfg}
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.656 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B1822DA
set_property PROGRAM.FILE {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_wave_config {core_sim_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'core_sim_behav.wcfg'.
add_wave {{/core_sim/core/register/register[3]}} {{/core_sim/core/register/register[4]}} {{/core_sim/core/register/register[5]}} {{/core_sim/core/register/register[6]}} {{/core_sim/core/register/register[7]}} {{/core_sim/core/register/register[8]}} 
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
current_wave_config {core_sim_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'core_sim_behav.wcfg'.
add_wave {{/core_sim/core/register/register[1]}} 
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
current_wave_config {core_sim_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'core_sim_behav.wcfg'.
add_wave {{/core_sim/core/register/register[1]}} 
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
current_wave_config {core_sim_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'core_sim_behav.wcfg'.
add_wave {{/core_sim/core/register/register[1]}} 
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
current_wave_config {core_sim_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'core_sim_behav.wcfg'.
add_wave {{/core_sim/core/register/register}} 
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
save_wave_config {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.754 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:210]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'debug_addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:213]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_2:Functional:core_sim} -tclbatch {core_sim.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3034.086 ; gain = 0.332
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[1]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[6]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[3]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[2]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[4]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[5]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[7]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/register/register[8]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/mem_addr}} {{/core_sim/core/mem_data}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/RAM/data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 28 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 28 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 28 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 28 us
run 28 us
run 999 us
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3047.535 ; gain = 0.070
save_wave_config {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'debug_addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:213]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_2:Functional:core_sim} -tclbatch {core_sim.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/RAM/data[0]}} {{/core_sim/core/RAM/data[1]}} {{/core_sim/core/RAM/data[2]}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/core/cmu_stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 999 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
save_wave_config {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'debug_addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/core/RV32core.v:213]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/arch_lab4_NEXYS_A7/Exp4/Exp4.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_2:Functional:core_sim} -tclbatch {core_sim.tcl} -view {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 280 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
save_wave_config {D:/Vfile/arch_lab4_NEXYS_A7/Exp4/code/sim/core_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 23:59:07 2022...
