#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ad83681090 .scope module, "SYS_TOP" "SYS_TOP" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ref_clk";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "UART_clk";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /OUTPUT 1 "TX_OUT";
P_000002ad836474a0 .param/l "Address_width" 0 2 17, C4<00000000000000000000000000000100>;
P_000002ad836474d8 .param/l "Data_width" 0 2 17, C4<00000000000000000000000000001000>;
P_000002ad83647510 .param/l "Depth" 0 2 17, C4<00000000000000000000000000001000>;
P_000002ad83647548 .param/l "NUM_STAGES" 0 2 17, C4<00000000000000000000000000000010>;
L_000002ad837ecb40 .functor NOT 1, v000002ad837f7b20_0, C4<0>, C4<0>, C4<0>;
v000002ad83851710_0 .net "ALU_EN_internal", 0 0, v000002ad8373edc0_0;  1 drivers
v000002ad838512b0_0 .net "ALU_FUN_internal", 3 0, v000002ad8373e1e0_0;  1 drivers
v000002ad83852070_0 .net "ALU_OUT_internal", 7 0, v000002ad837ef0c0_0;  1 drivers
v000002ad838501d0_0 .net "ALU_clk_internal", 0 0, L_000002ad837ed400;  1 drivers
v000002ad838503b0_0 .net "Address_internal", 3 0, v000002ad8373d420_0;  1 drivers
v000002ad83852430_0 .net "CLK_EN_internal", 0 0, v000002ad8373d2e0_0;  1 drivers
v000002ad838524d0_0 .net "OUT_VALID_internal", 0 0, v000002ad837ee800_0;  1 drivers
v000002ad83851490_0 .net "REG0_internal", 7 0, L_000002ad837ed010;  1 drivers
v000002ad8384ff50_0 .net "REG1_internal", 7 0, L_000002ad837ebf70;  1 drivers
v000002ad8373e0a0_2 .array/port v000002ad8373e0a0, 2;
v000002ad83850630_0 .net "REG2_internal", 7 0, v000002ad8373e0a0_2;  1 drivers
v000002ad8373e0a0_3 .array/port v000002ad8373e0a0, 3;
v000002ad838506d0_0 .net "REG3_internal", 7 0, v000002ad8373e0a0_3;  1 drivers
o000002ad838007d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002ad838522f0_0 .net "RST", 0 0, o000002ad838007d8;  0 drivers
o000002ad83800fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000002ad838508b0_0 .net "RX_IN", 0 0, o000002ad83800fe8;  0 drivers
v000002ad83850950_0 .net "RX_P_DATA_internal", 7 0, v000002ad838494e0_0;  1 drivers
v000002ad838515d0_0 .net "RX_clock_div_ratio_internal", 3 0, v000002ad8373e280_0;  1 drivers
v000002ad83851990_0 .net "RX_d_valid_SYNC_internal", 0 0, v000002ad837da090_0;  1 drivers
v000002ad838510d0_0 .net "RX_data_valid_internal", 0 0, v000002ad838496c0_0;  1 drivers
v000002ad838517b0_0 .net "RX_p_data_SYNC_internal", 7 0, v000002ad837d99b0_0;  1 drivers
v000002ad83851fd0_0 .net "RdData_valid_internal", 0 0, v000002ad8373d880_0;  1 drivers
v000002ad83850c70_0 .net "RdEN_internal", 0 0, v000002ad8373e000_0;  1 drivers
v000002ad838509f0_0 .net "Rd_data_internal", 7 0, v000002ad8373de20_0;  1 drivers
v000002ad83851a30_0 .net "Rdata_internal", 7 0, v000002ad837f7580_0;  1 drivers
o000002ad837fed08 .functor BUFZ 1, C4<z>; HiZ drive
v000002ad83850a90_0 .net "Ref_clk", 0 0, o000002ad837fed08;  0 drivers
v000002ad83851b70_0 .net "Rempty_internal", 0 0, v000002ad837f7b20_0;  1 drivers
v000002ad83851c10_0 .net "Rinc_internal", 0 0, v000002ad8373e780_0;  1 drivers
v000002ad83852570_0 .net "SYNC_RST_domain_1", 0 0, v000002ad8373d740_0;  1 drivers
v000002ad83852110_0 .net "SYNC_RST_domain_2", 0 0, v000002ad8373ed20_0;  1 drivers
v000002ad8384fe10_0 .net "TX_OUT", 0 0, v000002ad8384df30_0;  1 drivers
v000002ad83850b30_0 .net "TX_d_valid_internal", 0 0, v000002ad83848040_0;  1 drivers
v000002ad83851d50_0 .net "TX_p_data_inetrnal", 7 0, v000002ad83848ae0_0;  1 drivers
v000002ad83850f90_0 .net "UART_RX_clk_internal", 0 0, L_000002ad838b4b70;  1 drivers
v000002ad8384feb0_0 .net "UART_TX_clk_internal", 0 0, L_000002ad838b6290;  1 drivers
o000002ad838008c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002ad83850db0_0 .net "UART_clk", 0 0, o000002ad838008c8;  0 drivers
v000002ad83850bd0_0 .net "Wfull_internal", 0 0, v000002ad837f7620_0;  1 drivers
v000002ad83850d10_0 .net "WrData_internal", 7 0, v000002ad83849a80_0;  1 drivers
v000002ad83850e50_0 .net "WrEN_internal", 0 0, v000002ad838499e0_0;  1 drivers
L_000002ad8385c018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002ad83850ef0_0 .net/2u *"_ivl_0", 3 0, L_000002ad8385c018;  1 drivers
v000002ad83851350_0 .net "busy_internal", 0 0, v000002ad8384ef70_0;  1 drivers
L_000002ad8385c2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002ad8384fff0_0 .net "clk_div_en_internal", 0 0, L_000002ad8385c2a0;  1 drivers
L_000002ad838b4c10 .concat [ 4 4 0 0], v000002ad8373e280_0, L_000002ad8385c018;
L_000002ad838b4170 .part v000002ad8373e0a0_2, 2, 6;
L_000002ad838b4e90 .part v000002ad8373e0a0_2, 0, 1;
L_000002ad838b6510 .part v000002ad8373e0a0_2, 1, 1;
L_000002ad838b4990 .part v000002ad8373e0a0_2, 0, 1;
L_000002ad838b4d50 .part v000002ad8373e0a0_2, 1, 1;
L_000002ad838b65b0 .part v000002ad8373e0a0_2, 2, 6;
S_000002ad83681220 .scope module, "ALU1" "ALU" 2 227, 3 7 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_000002ad83769d60 .param/l "Input_data_width" 0 3 8, C4<00000000000000000000000000001000>;
P_000002ad83769d98 .param/l "Output_data_width" 0 3 8, C4<00000000000000000000000000001000>;
v000002ad837b5090_0 .net "A", 7 0, L_000002ad837ed010;  alias, 1 drivers
v000002ad837b4550_0 .net "ALU_EN", 0 0, v000002ad8373edc0_0;  alias, 1 drivers
v000002ad837b4d70_0 .net "ALU_FUN", 3 0, v000002ad8373e1e0_0;  alias, 1 drivers
v000002ad837b4eb0_0 .net "ALU_OUT", 7 0, v000002ad837ef0c0_0;  alias, 1 drivers
v000002ad837b5130_0 .net "Arith_Enable_internal", 0 0, v000002ad837edea0_0;  1 drivers
v000002ad837b5630_0 .net "Arith_Flag_internal", 0 0, v000002ad837ee580_0;  1 drivers
v000002ad837b4e10_0 .net/s "Arith_out_internal", 7 0, v000002ad837ee9e0_0;  1 drivers
v000002ad837b3f10_0 .net "B", 7 0, L_000002ad837ebf70;  alias, 1 drivers
v000002ad837b5bd0_0 .net "CLK", 0 0, L_000002ad837ed400;  alias, 1 drivers
v000002ad837b4b90_0 .net "CMP_Enable_internal", 0 0, v000002ad837ee260_0;  1 drivers
v000002ad837b53b0_0 .net "CMP_Flag_internal", 0 0, v000002ad837ee080_0;  1 drivers
v000002ad837b5d10_0 .net "CMP_out_internal", 7 0, v000002ad837ee1c0_0;  1 drivers
v000002ad837b4f50_0 .net "Logic_Enable_internal", 0 0, v000002ad837ef840_0;  1 drivers
v000002ad837b5450_0 .net "Logic_Flag_internal", 0 0, v000002ad837ee760_0;  1 drivers
v000002ad837b5950_0 .net "Logic_out_internal", 7 0, v000002ad837ef480_0;  1 drivers
v000002ad837b5b30_0 .net "OUT_VALID", 0 0, v000002ad837ee800_0;  alias, 1 drivers
v000002ad837b59f0_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
v000002ad837b5db0_0 .net "Shift_Enable_internal", 0 0, v000002ad837ef2a0_0;  1 drivers
v000002ad837b5a90_0 .net "Shift_Flag_internal", 0 0, v000002ad837b4cd0_0;  1 drivers
v000002ad837b40f0_0 .net "Shift_out_internal", 7 0, v000002ad837b51d0_0;  1 drivers
L_000002ad838b3ef0 .part v000002ad8373e1e0_0, 2, 2;
L_000002ad838b57f0 .part v000002ad8373e1e0_0, 0, 2;
L_000002ad838b54d0 .part v000002ad8373e1e0_0, 0, 2;
L_000002ad838b4df0 .part v000002ad8373e1e0_0, 0, 2;
L_000002ad838b4850 .part v000002ad8373e1e0_0, 0, 2;
L_000002ad838b5930 .part v000002ad8373e1e0_0, 2, 2;
L_000002ad838b4490 .part v000002ad8373e1e0_0, 2, 2;
S_000002ad8367cb80 .scope module, "ALU_OUT_MUX" "ALU_MUX" 3 106, 4 1 0, S_000002ad83681220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_000002ad837a7b30 .param/l "Output_data_width" 0 4 2, C4<00000000000000000000000000001000>;
v000002ad837edc20_0 .net "In0", 7 0, v000002ad837ee9e0_0;  alias, 1 drivers
v000002ad837ee120_0 .net "In1", 7 0, v000002ad837ef480_0;  alias, 1 drivers
v000002ad837ef660_0 .net "In2", 7 0, v000002ad837ee1c0_0;  alias, 1 drivers
v000002ad837edcc0_0 .net "In3", 7 0, v000002ad837b51d0_0;  alias, 1 drivers
v000002ad837ef0c0_0 .var "Out", 7 0;
v000002ad837ef200_0 .net "Sel", 1 0, L_000002ad838b5930;  1 drivers
E_000002ad837a78f0/0 .event anyedge, v000002ad837ef200_0, v000002ad837edc20_0, v000002ad837ee120_0, v000002ad837ef660_0;
E_000002ad837a78f0/1 .event anyedge, v000002ad837edcc0_0;
E_000002ad837a78f0 .event/or E_000002ad837a78f0/0, E_000002ad837a78f0/1;
S_000002ad8367cd10 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 54, 5 1 0, S_000002ad83681220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_000002ad8367cea0 .param/l "ADD" 1 5 19, C4<00>;
P_000002ad8367ced8 .param/l "DIV" 1 5 22, C4<11>;
P_000002ad8367cf10 .param/l "Input_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_000002ad8367cf48 .param/l "MUL" 1 5 21, C4<10>;
P_000002ad8367cf80 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_000002ad8367cfb8 .param/l "SUB" 1 5 20, C4<01>;
v000002ad837ee8a0_0 .net "A", 7 0, L_000002ad837ed010;  alias, 1 drivers
v000002ad837eeb20_0 .net "ALU_FUN", 1 0, L_000002ad838b57f0;  1 drivers
v000002ad837edd60_0 .net "Arith_Enable", 0 0, v000002ad837edea0_0;  alias, 1 drivers
v000002ad837ee580_0 .var "Arith_Flag", 0 0;
v000002ad837ee9e0_0 .var "Arith_OUT", 7 0;
v000002ad837ef3e0_0 .net "B", 7 0, L_000002ad837ebf70;  alias, 1 drivers
v000002ad837ee940_0 .net "CLK", 0 0, L_000002ad837ed400;  alias, 1 drivers
v000002ad837ef340_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
E_000002ad837a7370/0 .event negedge, v000002ad837ef340_0;
E_000002ad837a7370/1 .event posedge, v000002ad837ee940_0;
E_000002ad837a7370 .event/or E_000002ad837a7370/0, E_000002ad837a7370/1;
S_000002ad836a0040 .scope module, "CMPU1" "CMP_UNIT" 3 80, 6 1 0, S_000002ad83681220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_000002ad836813b0 .param/l "CMPEQ" 1 6 19, C4<01>;
P_000002ad836813e8 .param/l "CMPG" 1 6 20, C4<10>;
P_000002ad83681420 .param/l "CMPL" 1 6 21, C4<11>;
P_000002ad83681458 .param/l "Input_data_width" 0 6 1, C4<00000000000000000000000000001000>;
P_000002ad83681490 .param/l "NOP" 1 6 18, C4<00>;
P_000002ad836814c8 .param/l "Output_data_width" 0 6 1, C4<00000000000000000000000000001000>;
v000002ad837ef700_0 .net "A", 7 0, L_000002ad837ed010;  alias, 1 drivers
v000002ad837eed00_0 .net "ALU_FUN", 1 0, L_000002ad838b4df0;  1 drivers
v000002ad837ef7a0_0 .net "B", 7 0, L_000002ad837ebf70;  alias, 1 drivers
v000002ad837edae0_0 .net "CLK", 0 0, L_000002ad837ed400;  alias, 1 drivers
v000002ad837edfe0_0 .net "CMP_Enable", 0 0, v000002ad837ee260_0;  alias, 1 drivers
v000002ad837ee080_0 .var "CMP_Flag", 0 0;
v000002ad837ee1c0_0 .var "CMP_OUT", 7 0;
v000002ad837ede00_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
S_000002ad836a01d0 .scope module, "D1" "Decoder" 3 43, 7 1 0, S_000002ad83681220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_000002ad8372bed0 .param/l "Arith" 1 7 16, C4<00>;
P_000002ad8372bf08 .param/l "CMP" 1 7 18, C4<10>;
P_000002ad8372bf40 .param/l "Logic" 1 7 17, C4<01>;
P_000002ad8372bf78 .param/l "Shift" 1 7 19, C4<11>;
v000002ad837ee620_0 .net "ALU_EN", 0 0, v000002ad8373edc0_0;  alias, 1 drivers
v000002ad837eeda0_0 .net "ALU_FUN", 1 0, L_000002ad838b3ef0;  1 drivers
v000002ad837edea0_0 .var "Arith_Enable", 0 0;
v000002ad837ee260_0 .var "CMP_Enable", 0 0;
v000002ad837ef840_0 .var "Logic_Enable", 0 0;
v000002ad837ef2a0_0 .var "Shift_Enable", 0 0;
E_000002ad837a8530 .event anyedge, v000002ad837ee620_0, v000002ad837eeda0_0;
S_000002ad8367aa50 .scope module, "LU1" "LOGIC_UNIT" 3 67, 8 1 0, S_000002ad83681220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_000002ad836a0360 .param/l "AND" 1 8 18, C4<00>;
P_000002ad836a0398 .param/l "Input_data_width" 0 8 1, C4<00000000000000000000000000001000>;
P_000002ad836a03d0 .param/l "NAND" 1 8 20, C4<10>;
P_000002ad836a0408 .param/l "NOR" 1 8 21, C4<11>;
P_000002ad836a0440 .param/l "OR" 1 8 19, C4<01>;
P_000002ad836a0478 .param/l "Output_data_width" 0 8 1, C4<00000000000000000000000000001000>;
v000002ad837ee6c0_0 .net "A", 7 0, L_000002ad837ed010;  alias, 1 drivers
v000002ad837ee300_0 .net "ALU_FUN", 1 0, L_000002ad838b54d0;  1 drivers
v000002ad837ef8e0_0 .net "B", 7 0, L_000002ad837ebf70;  alias, 1 drivers
v000002ad837edf40_0 .net "CLK", 0 0, L_000002ad837ed400;  alias, 1 drivers
v000002ad837eef80_0 .net "Logic_Enable", 0 0, v000002ad837ef840_0;  alias, 1 drivers
v000002ad837ee760_0 .var "Logic_Flag", 0 0;
v000002ad837ef480_0 .var "Logic_OUT", 7 0;
v000002ad837ee3a0_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
S_000002ad8367abe0 .scope module, "OUT_VALID_MUX" "ALU_MUX" 3 117, 4 1 0, S_000002ad83681220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_000002ad837a7630 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000000001>;
v000002ad837eda40_0 .net "In0", 0 0, v000002ad837ee580_0;  alias, 1 drivers
v000002ad837ee440_0 .net "In1", 0 0, v000002ad837ee760_0;  alias, 1 drivers
v000002ad837ee4e0_0 .net "In2", 0 0, v000002ad837ee080_0;  alias, 1 drivers
v000002ad837ef520_0 .net "In3", 0 0, v000002ad837b4cd0_0;  alias, 1 drivers
v000002ad837ee800_0 .var "Out", 0 0;
v000002ad837eeee0_0 .net "Sel", 1 0, L_000002ad838b4490;  1 drivers
E_000002ad837a80b0/0 .event anyedge, v000002ad837eeee0_0, v000002ad837ee580_0, v000002ad837ee760_0, v000002ad837ee080_0;
E_000002ad837a80b0/1 .event anyedge, v000002ad837ef520_0;
E_000002ad837a80b0 .event/or E_000002ad837a80b0/0, E_000002ad837a80b0/1;
S_000002ad836a4900 .scope module, "SHU1" "SHIFT_UNIT" 3 93, 9 1 0, S_000002ad83681220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_000002ad8367ad70 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_000002ad8367ada8 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_000002ad8367ade0 .param/l "SHLA" 1 9 19, C4<01>;
P_000002ad8367ae18 .param/l "SHLB" 1 9 21, C4<11>;
P_000002ad8367ae50 .param/l "SHRA" 1 9 18, C4<00>;
P_000002ad8367ae88 .param/l "SHRB" 1 9 20, C4<10>;
v000002ad837ef5c0_0 .net "A", 7 0, L_000002ad837ed010;  alias, 1 drivers
v000002ad837eebc0_0 .net "ALU_FUN", 1 0, L_000002ad838b4850;  1 drivers
v000002ad837eec60_0 .net "B", 7 0, L_000002ad837ebf70;  alias, 1 drivers
v000002ad837eee40_0 .net "CLK", 0 0, L_000002ad837ed400;  alias, 1 drivers
v000002ad837ef160_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
v000002ad837b5590_0 .net "Shift_Enable", 0 0, v000002ad837ef2a0_0;  alias, 1 drivers
v000002ad837b4cd0_0 .var "Shift_Flag", 0 0;
v000002ad837b51d0_0 .var "Shift_OUT", 7 0;
S_000002ad836a4a90 .scope module, "Data_syncrhonizer" "DATA_SYNC" 2 142, 10 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_000002ad83769260 .param/l "BUS_WIDTH" 0 10 2, C4<00000000000000000000000000001000>;
P_000002ad83769298 .param/l "NUM_STAGES" 0 10 2, C4<00000000000000000000000000000010>;
L_000002ad837ec600 .functor NOT 1, L_000002ad838b63d0, C4<0>, C4<0>, C4<0>;
L_000002ad837eca60 .functor AND 1, L_000002ad837ec600, L_000002ad838b4cb0, C4<1>, C4<1>;
v000002ad837b4370_0 .net "CLK", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad837b44b0_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
v000002ad837b4690_0 .net *"_ivl_1", 0 0, L_000002ad838b63d0;  1 drivers
v000002ad837b4910_0 .net *"_ivl_2", 0 0, L_000002ad837ec600;  1 drivers
v000002ad837d9cd0_0 .net *"_ivl_5", 0 0, L_000002ad838b4cb0;  1 drivers
v000002ad837d97d0_0 .net "bus_enable", 0 0, v000002ad838496c0_0;  alias, 1 drivers
v000002ad837da090_0 .var "enable_pulse", 0 0;
v000002ad837dadb0_0 .net "mux", 7 0, L_000002ad838b5d90;  1 drivers
v000002ad837db0d0_0 .net "pulse_gen", 0 0, L_000002ad837eca60;  1 drivers
v000002ad837d9d70_0 .var "syn_reg", 1 0;
v000002ad837d99b0_0 .var "sync_bus", 7 0;
v000002ad837da810_0 .net "unsync_bus", 7 0, v000002ad838494e0_0;  alias, 1 drivers
v000002ad837daa90_0 .var "unsync_reg", 7 0;
E_000002ad837a87f0/0 .event negedge, v000002ad837ef340_0;
E_000002ad837a87f0/1 .event posedge, v000002ad837b4370_0;
E_000002ad837a87f0 .event/or E_000002ad837a87f0/0, E_000002ad837a87f0/1;
L_000002ad838b63d0 .part v000002ad837d9d70_0, 1, 1;
L_000002ad838b4cb0 .part v000002ad837d9d70_0, 0, 1;
L_000002ad838b5d90 .functor MUXZ 8, v000002ad837d99b0_0, v000002ad837daa90_0, L_000002ad837eca60, C4<>;
S_000002ad8366b240 .scope module, "FIFO" "ASYNC_FIFO" 2 195, 11 6 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000002ad83798370 .param/l "Address_width" 0 11 10, C4<00000000000000000000000000000100>;
P_000002ad837983a8 .param/l "Data_width" 0 11 8, C4<00000000000000000000000000001000>;
P_000002ad837983e0 .param/l "Depth" 0 11 9, C4<00000000000000000000000000001000>;
P_000002ad83798418 .param/l "NUM_STAGES" 0 11 11, C4<00000000000000000000000000000010>;
v000002ad837f7260_0 .net "R2q_wptr_internal", 4 0, v000002ad837dad10_0;  1 drivers
v000002ad837f76c0_0 .net "Radder_internal", 3 0, L_000002ad838b5890;  1 drivers
v000002ad837f6d60_0 .net "Rclk", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad837f5e60_0 .net "Rdata", 7 0, v000002ad837f7580_0;  alias, 1 drivers
v000002ad837f5f00_0 .net "Rempty", 0 0, v000002ad837f7b20_0;  alias, 1 drivers
v000002ad837f6a40_0 .net "Rempty_flag_internal", 0 0, v000002ad837f64a0_0;  1 drivers
v000002ad837f7300_0 .net "Rinc", 0 0, v000002ad8373e780_0;  alias, 1 drivers
v000002ad837f5dc0_0 .net "Rptr_internal", 4 0, v000002ad837f6e00_0;  1 drivers
v000002ad837f62c0_0 .net "Rrst", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad837f73a0_0 .net "Wadder_internal", 3 0, L_000002ad838b3e50;  1 drivers
v000002ad837f6860_0 .net "Wclk", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad837f6900_0 .net "Wclken_internal", 0 0, v000002ad837f7080_0;  1 drivers
v000002ad837f6400_0 .net "Wfull", 0 0, v000002ad837f7620_0;  alias, 1 drivers
v000002ad837f7760_0 .net "Winc", 0 0, v000002ad83848040_0;  alias, 1 drivers
v000002ad837f79e0_0 .net "Wptr_internal", 4 0, v000002ad837f6ae0_0;  1 drivers
v000002ad8373d7e0_0 .net "Wq2_rptr_internal", 4 0, v000002ad837da270_0;  1 drivers
v000002ad8373d600_0 .net "Wrdata", 7 0, v000002ad83848ae0_0;  alias, 1 drivers
v000002ad8373df60_0 .net "Wrst", 0 0, v000002ad8373d740_0;  alias, 1 drivers
S_000002ad8366b3d0 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 11 97, 12 1 0, S_000002ad8366b240;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_000002ad837698e0 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_000002ad83769918 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v000002ad837d9af0_0 .net "ASYNC", 4 0, v000002ad837f6e00_0;  alias, 1 drivers
v000002ad837d9e10_0 .net "CLK", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad837d9910_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
v000002ad837da270_0 .var "SYNC", 4 0;
v000002ad837daf90_0 .var/i "i", 31 0;
v000002ad837dab30 .array "sync_reg", 0 4, 1 0;
v000002ad837dab30_0 .array/port v000002ad837dab30, 0;
v000002ad837dab30_1 .array/port v000002ad837dab30, 1;
v000002ad837dab30_2 .array/port v000002ad837dab30, 2;
v000002ad837dab30_3 .array/port v000002ad837dab30, 3;
E_000002ad837a81b0/0 .event anyedge, v000002ad837dab30_0, v000002ad837dab30_1, v000002ad837dab30_2, v000002ad837dab30_3;
v000002ad837dab30_4 .array/port v000002ad837dab30, 4;
E_000002ad837a81b0/1 .event anyedge, v000002ad837dab30_4;
E_000002ad837a81b0 .event/or E_000002ad837a81b0/0, E_000002ad837a81b0/1;
S_000002ad83675920 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 11 110, 12 1 0, S_000002ad8366b240;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_000002ad83768c60 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_000002ad83768c98 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v000002ad837d9a50_0 .net "ASYNC", 4 0, v000002ad837f6ae0_0;  alias, 1 drivers
v000002ad837d9b90_0 .net "CLK", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad837dabd0_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad837dad10_0 .var "SYNC", 4 0;
v000002ad837f6b80_0 .var/i "i", 31 0;
v000002ad837f7a80 .array "sync_reg", 0 4, 1 0;
v000002ad837f7a80_0 .array/port v000002ad837f7a80, 0;
v000002ad837f7a80_1 .array/port v000002ad837f7a80, 1;
v000002ad837f7a80_2 .array/port v000002ad837f7a80, 2;
v000002ad837f7a80_3 .array/port v000002ad837f7a80, 3;
E_000002ad837a9930/0 .event anyedge, v000002ad837f7a80_0, v000002ad837f7a80_1, v000002ad837f7a80_2, v000002ad837f7a80_3;
v000002ad837f7a80_4 .array/port v000002ad837f7a80, 4;
E_000002ad837a9930/1 .event anyedge, v000002ad837f7a80_4;
E_000002ad837a9930 .event/or E_000002ad837a9930/0, E_000002ad837a9930/1;
E_000002ad837a9d30/0 .event negedge, v000002ad837dabd0_0;
E_000002ad837a9d30/1 .event posedge, v000002ad837d9b90_0;
E_000002ad837a9d30 .event/or E_000002ad837a9d30/0, E_000002ad837a9d30/1;
S_000002ad83675ab0 .scope module, "Clogic" "Comb_logic" 11 53, 13 1 0, S_000002ad8366b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000002ad837f7080_0 .var "Wclken", 0 0;
v000002ad837f7940_0 .net "Wfull", 0 0, v000002ad837f7620_0;  alias, 1 drivers
v000002ad837f6720_0 .net "Winc", 0 0, v000002ad83848040_0;  alias, 1 drivers
E_000002ad837a9fb0 .event anyedge, v000002ad837f6720_0, v000002ad837f7940_0;
S_000002ad83672400 .scope module, "FIFO_MEM" "FIFO_MEMORY" 11 66, 14 1 0, S_000002ad8366b240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 4 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 4 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_000002ad8375f980 .param/l "Address_width" 0 14 5, C4<00000000000000000000000000000100>;
P_000002ad8375f9b8 .param/l "Data_width" 0 14 3, C4<00000000000000000000000000001000>;
P_000002ad8375f9f0 .param/l "Depth" 0 14 4, C4<00000000000000000000000000001000>;
v000002ad837f7800 .array "MEM", 0 7, 7 0;
v000002ad837f71c0_0 .net "Radder", 3 0, L_000002ad838b5890;  alias, 1 drivers
v000002ad837f6f40_0 .net "Rclk", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad837f7580_0 .var "Rdata", 7 0;
v000002ad837f6540_0 .net "Rempty_flag", 0 0, v000002ad837f64a0_0;  alias, 1 drivers
v000002ad837f67c0_0 .net "Wadder", 3 0, L_000002ad838b3e50;  alias, 1 drivers
v000002ad837f5c80_0 .net "Wclk", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad837f6c20_0 .net "Wclken", 0 0, v000002ad837f7080_0;  alias, 1 drivers
v000002ad837f60e0_0 .net "Wrdata", 7 0, v000002ad83848ae0_0;  alias, 1 drivers
E_000002ad837aa9b0 .event posedge, v000002ad837d9b90_0;
E_000002ad837aa130 .event posedge, v000002ad837b4370_0;
S_000002ad83672590 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 11 80, 15 1 0, S_000002ad8366b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 4 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_000002ad837aa370 .param/l "Address_width" 0 15 1, C4<00000000000000000000000000000100>;
v000002ad837f65e0_0 .net "R2q_wptr", 4 0, v000002ad837dad10_0;  alias, 1 drivers
v000002ad837f6fe0_0 .net "Radder", 3 0, L_000002ad838b5890;  alias, 1 drivers
v000002ad837f5d20_0 .var "Radder_binary_current", 4 0;
v000002ad837f6180_0 .var "Radder_binary_next", 4 0;
v000002ad837f5fa0_0 .var "Radder_gray_next", 4 0;
v000002ad837f6040_0 .net "Rclk", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad837f7b20_0 .var "Rempty", 0 0;
v000002ad837f64a0_0 .var "Rempty_flag", 0 0;
v000002ad837f78a0_0 .net "Rinc", 0 0, v000002ad8373e780_0;  alias, 1 drivers
v000002ad837f6e00_0 .var "Rptr", 4 0;
v000002ad837f69a0_0 .net "Rrst", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
E_000002ad837aacf0 .event anyedge, v000002ad837f5d20_0, v000002ad837f78a0_0, v000002ad837f7b20_0, v000002ad837f6180_0;
L_000002ad838b5890 .part v000002ad837f5d20_0, 0, 4;
S_000002ad836a8ef0 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 11 42, 16 26 0, S_000002ad8366b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 4 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000002ad837aad70 .param/l "Address_width" 0 16 27, C4<00000000000000000000000000000100>;
v000002ad837f6cc0_0 .net "Wadder", 3 0, L_000002ad838b3e50;  alias, 1 drivers
v000002ad837f6ea0_0 .var "Wadder_binary_current", 4 0;
v000002ad837f6360_0 .var "Wadder_binary_next", 4 0;
v000002ad837f7440_0 .var "Wadder_gray_next", 4 0;
v000002ad837f74e0_0 .net "Wclk", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad837f7620_0 .var "Wfull", 0 0;
v000002ad837f6680_0 .net "Winc", 0 0, v000002ad83848040_0;  alias, 1 drivers
v000002ad837f6ae0_0 .var "Wptr", 4 0;
v000002ad837f7120_0 .net "Wq2_rptr", 4 0, v000002ad837da270_0;  alias, 1 drivers
v000002ad837f6220_0 .net "Wrst", 0 0, v000002ad8373d740_0;  alias, 1 drivers
E_000002ad837abd30 .event anyedge, v000002ad837f6ea0_0, v000002ad837f6720_0, v000002ad837f7940_0, v000002ad837f6360_0;
L_000002ad838b3e50 .part v000002ad837f6ea0_0, 0, 4;
S_000002ad8373f2a0 .scope module, "Prescale_MUX" "MUX" 2 210, 17 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 4 "OUT";
v000002ad8373e280_0 .var "OUT", 3 0;
v000002ad8373d6a0_0 .net "prescale", 5 0, L_000002ad838b65b0;  1 drivers
E_000002ad837abeb0 .event anyedge, v000002ad8373d6a0_0;
S_000002ad8373f430 .scope module, "Pulse_gen" "PULSE_GEN" 2 183, 18 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v000002ad8373dc40_0 .net "CLK", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad8373efa0_0 .net "LVL_SIG", 0 0, v000002ad8384ef70_0;  alias, 1 drivers
v000002ad8373e3c0_0 .var "PREV", 0 0;
v000002ad8373e780_0 .var "PULSE_SIG", 0 0;
v000002ad8373e820_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
S_000002ad8373f110 .scope module, "Regfile" "Register_file" 2 241, 19 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_000002ad837693e0 .param/l "Address_width" 0 19 2, C4<00000000000000000000000000000100>;
P_000002ad83769418 .param/l "DATA_width" 0 19 2, C4<00000000000000000000000000001000>;
v000002ad8373e0a0_0 .array/port v000002ad8373e0a0, 0;
L_000002ad837ed010 .functor BUFZ 8, v000002ad8373e0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002ad8373e0a0_1 .array/port v000002ad8373e0a0, 1;
L_000002ad837ebf70 .functor BUFZ 8, v000002ad8373e0a0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v000002ad8373ef00_0 .net "Address", 3 0, v000002ad8373d420_0;  alias, 1 drivers
v000002ad8373ebe0_0 .net "CLK", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad8373dce0_0 .net "REG0", 7 0, L_000002ad837ed010;  alias, 1 drivers
v000002ad8373ec80_0 .net "REG1", 7 0, L_000002ad837ebf70;  alias, 1 drivers
v000002ad8373e500_0 .net "REG2", 7 0, v000002ad8373e0a0_2;  alias, 1 drivers
v000002ad8373dd80_0 .net "REG3", 7 0, v000002ad8373e0a0_3;  alias, 1 drivers
v000002ad8373eaa0_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
v000002ad8373de20_0 .var "RdData", 7 0;
v000002ad8373d880_0 .var "RdData_valid", 0 0;
o000002ad838001d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002ad8373d100_0 .net "RdEn", 0 0, o000002ad838001d8;  0 drivers
v000002ad8373e0a0 .array "Regfile", 0 15, 7 0;
v000002ad8373e6e0_0 .net "WrData", 7 0, v000002ad83849a80_0;  alias, 1 drivers
v000002ad8373dec0_0 .net "WrEn", 0 0, v000002ad838499e0_0;  alias, 1 drivers
v000002ad8373e960_0 .var/i "i", 31 0;
S_000002ad8373fc00 .scope module, "Reset_synchronizer1" "RST_SYNC" 2 76, 20 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000002ad837abef0 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v000002ad8373ee60_0 .net "CLK", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad8373e140_0 .net "RST", 0 0, o000002ad838007d8;  alias, 0 drivers
v000002ad8373d740_0 .var "SYNC_RST", 0 0;
v000002ad8373e460_0 .var "sync_reg", 1 0;
E_000002ad837abb70/0 .event negedge, v000002ad8373e140_0;
E_000002ad837abb70/1 .event posedge, v000002ad837b4370_0;
E_000002ad837abb70 .event/or E_000002ad837abb70/0, E_000002ad837abb70/1;
S_000002ad8373f5c0 .scope module, "Reset_synchronizer2" "RST_SYNC" 2 86, 20 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000002ad837aaf70 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v000002ad8373d920_0 .net "CLK", 0 0, o000002ad838008c8;  alias, 0 drivers
v000002ad8373d560_0 .net "RST", 0 0, o000002ad838007d8;  alias, 0 drivers
v000002ad8373ed20_0 .var "SYNC_RST", 0 0;
v000002ad8373d9c0_0 .var "sync_reg", 1 0;
E_000002ad837aaff0/0 .event negedge, v000002ad8373e140_0;
E_000002ad837aaff0/1 .event posedge, v000002ad8373d920_0;
E_000002ad837aaff0 .event/or E_000002ad837aaff0/0, E_000002ad837aaff0/1;
S_000002ad8373fd90 .scope module, "System_control" "SYS_CTRL" 2 116, 21 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_000002ad836a9080 .param/l "ALU_OP_code" 1 21 39, C4<1000>;
P_000002ad836a90b8 .param/l "ALU_operand_A" 1 21 37, C4<0110>;
P_000002ad836a90f0 .param/l "ALU_operand_B" 1 21 38, C4<0111>;
P_000002ad836a9128 .param/l "ALU_operation" 1 21 40, C4<1001>;
P_000002ad836a9160 .param/l "Address_width" 0 21 2, C4<00000000000000000000000000000100>;
P_000002ad836a9198 .param/l "Data_width" 0 21 2, C4<00000000000000000000000000001000>;
P_000002ad836a91d0 .param/l "Idle" 1 21 31, C4<0000>;
P_000002ad836a9208 .param/l "Read_operation" 1 21 35, C4<0100>;
P_000002ad836a9240 .param/l "Receive_Command" 1 21 32, C4<0001>;
P_000002ad836a9278 .param/l "Register_file_address" 1 21 33, C4<0010>;
P_000002ad836a92b0 .param/l "Register_file_data" 1 21 34, C4<0011>;
P_000002ad836a92e8 .param/l "Send_data_TX" 1 21 41, C4<1010>;
P_000002ad836a9320 .param/l "Write_operation" 1 21 36, C4<0101>;
v000002ad8373edc0_0 .var "ALU_EN", 0 0;
v000002ad8373e1e0_0 .var "ALU_FUN", 3 0;
v000002ad8373d1a0_0 .net "ALU_OUT", 7 0, v000002ad837ef0c0_0;  alias, 1 drivers
v000002ad8373d420_0 .var "Address", 3 0;
v000002ad8373d240_0 .net "CLK", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad8373d2e0_0 .var "CLK_EN", 0 0;
v000002ad8373da60_0 .var "Current_state", 3 0;
v000002ad8373d380_0 .net "FIFO_full", 0 0, v000002ad837f7620_0;  alias, 1 drivers
v000002ad8373e320_0 .var "Next_state", 3 0;
v000002ad8373d4c0_0 .net "OUT_VALID", 0 0, v000002ad837ee800_0;  alias, 1 drivers
v000002ad8373e8c0_0 .var "RF_Address", 3 0;
v000002ad8373ea00_0 .var "RF_Data", 7 0;
v000002ad8373db00_0 .net "RST", 0 0, v000002ad8373d740_0;  alias, 1 drivers
v000002ad8373eb40_0 .net "RX_d_valid", 0 0, v000002ad837da090_0;  alias, 1 drivers
v000002ad8373e5a0_0 .net "RX_p_data", 7 0, v000002ad837d99b0_0;  alias, 1 drivers
v000002ad8373dba0_0 .net "RdData_valid", 0 0, v000002ad8373d880_0;  alias, 1 drivers
v000002ad8373e000_0 .var "RdEN", 0 0;
v000002ad83848c20_0 .net "Rd_data", 7 0, v000002ad8373de20_0;  alias, 1 drivers
v000002ad83848040_0 .var "TX_d_valid", 0 0;
v000002ad83847dc0_0 .var "TX_data", 7 0;
v000002ad83848ae0_0 .var "TX_p_data", 7 0;
v000002ad83849a80_0 .var "WrData", 7 0;
v000002ad838499e0_0 .var "WrEN", 0 0;
v000002ad83849580_0 .net "clk_div_en", 0 0, L_000002ad8385c2a0;  alias, 1 drivers
v000002ad83849440_0 .var "command", 7 0;
v000002ad83849120_0 .var "command_reg", 7 0;
E_000002ad837ab970/0 .event anyedge, v000002ad8373da60_0, v000002ad8373ea00_0, v000002ad837d99b0_0, v000002ad83849120_0;
E_000002ad837ab970/1 .event anyedge, v000002ad837f7940_0, v000002ad83847dc0_0;
E_000002ad837ab970 .event/or E_000002ad837ab970/0, E_000002ad837ab970/1;
E_000002ad837abc30/0 .event anyedge, v000002ad8373da60_0, v000002ad837da090_0, v000002ad83849440_0, v000002ad8373d880_0;
E_000002ad837abc30/1 .event anyedge, v000002ad837ee800_0;
E_000002ad837abc30 .event/or E_000002ad837abc30/0, E_000002ad837abc30/1;
S_000002ad8373f750 .scope module, "UARTRX" "UART_RX" 2 155, 22 9 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
P_000002ad837aafb0 .param/l "Data_width" 0 22 10, C4<00000000000000000000000000001000>;
v000002ad8384d5a0_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad8384db40_0 .net "PAR_EN", 0 0, L_000002ad838b4e90;  1 drivers
v000002ad8384cce0_0 .net "PAR_TYP", 0 0, L_000002ad838b6510;  1 drivers
v000002ad8384d960_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad8384c2e0_0 .net "RX_IN", 0 0, o000002ad83800fe8;  alias, 0 drivers
v000002ad8384d140_0 .net "RX_P_DATA", 7 0, v000002ad838494e0_0;  alias, 1 drivers
v000002ad8384d1e0_0 .net "RX_data_valid", 0 0, v000002ad838496c0_0;  alias, 1 drivers
v000002ad8384d640_0 .net "bit_cnt_internal", 3 0, v000002ad83848b80_0;  1 drivers
v000002ad8384d780_0 .net "data_sample_enable_internal", 0 0, v000002ad83848e00_0;  1 drivers
v000002ad8384da00_0 .net "deserializer_enable_internal", 0 0, v000002ad838491c0_0;  1 drivers
v000002ad8384daa0_0 .net "edge_cnt_counter_internal", 5 0, v000002ad8373e640_0;  1 drivers
v000002ad8384bde0_0 .net "enable_internal", 0 0, v000002ad83848360_0;  1 drivers
o000002ad83801af8 .functor BUFZ 1, C4<z>; HiZ drive
v000002ad8384cd80_0 .net "parity_checker_enable", 0 0, o000002ad83801af8;  0 drivers
v000002ad8384c420_0 .net "parity_checker_enable_internal", 0 0, v000002ad83848220_0;  1 drivers
v000002ad8384dc80_0 .net "parity_error_internal", 0 0, v000002ad8384d320_0;  1 drivers
v000002ad8384c7e0_0 .net "prescale", 5 0, L_000002ad838b4170;  1 drivers
v000002ad8384dbe0_0 .net "reset_counters_internal", 0 0, v000002ad83848540_0;  1 drivers
v000002ad8384be80_0 .net "sampled_bit_internal", 0 0, v000002ad83848900_0;  1 drivers
v000002ad8384c4c0_0 .net "start_checker_enable_internal", 0 0, v000002ad83849080_0;  1 drivers
v000002ad8384c560_0 .net "start_glitch_internal", 0 0, v000002ad8384d0a0_0;  1 drivers
v000002ad8384c600_0 .net "stop_checker_enable_internal", 0 0, v000002ad83848d60_0;  1 drivers
v000002ad8384c6a0_0 .net "stop_error_internal", 0 0, v000002ad8384d460_0;  1 drivers
S_000002ad8373fa70 .scope module, "FSM1" "UART_RX_FSM" 22 106, 23 1 0, S_000002ad8373f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_000002ad8373f8e0 .param/l "Data_bits" 1 23 33, C4<000100>;
P_000002ad8373f918 .param/l "Data_valid" 1 23 36, C4<100000>;
P_000002ad8373f950 .param/l "Data_width" 0 23 2, C4<00000000000000000000000000001000>;
P_000002ad8373f988 .param/l "Idle" 1 23 31, C4<000001>;
P_000002ad8373f9c0 .param/l "Parity_bit_check" 1 23 34, C4<001000>;
P_000002ad8373f9f8 .param/l "Start_bit_check" 1 23 32, C4<000010>;
P_000002ad8373fa30 .param/l "Stop_bit_check" 1 23 35, C4<010000>;
v000002ad83848f40_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad838480e0_0 .var "Current_state", 5 0;
v000002ad83849620_0 .var "Next_state", 5 0;
v000002ad83847fa0_0 .net "PAR_EN", 0 0, L_000002ad838b4e90;  alias, 1 drivers
v000002ad838484a0_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad838485e0_0 .net "RX_IN", 0 0, o000002ad83800fe8;  alias, 0 drivers
v000002ad83849b20_0 .net "bit_cnt", 3 0, v000002ad83848b80_0;  alias, 1 drivers
v000002ad83848e00_0 .var "data_sample_enable", 0 0;
v000002ad838496c0_0 .var "data_valid", 0 0;
v000002ad838491c0_0 .var "deserializer_enable", 0 0;
v000002ad83847f00_0 .net "edge_cnt", 5 0, v000002ad8373e640_0;  alias, 1 drivers
v000002ad83848360_0 .var "enable", 0 0;
v000002ad83848220_0 .var "parity_checker_enable", 0 0;
v000002ad83849940_0 .net "parity_error", 0 0, v000002ad8384d320_0;  alias, 1 drivers
v000002ad83849bc0_0 .net "prescale", 5 0, L_000002ad838b4170;  alias, 1 drivers
v000002ad83848540_0 .var "reset_counters", 0 0;
v000002ad83849080_0 .var "start_checker_enable", 0 0;
v000002ad83849300_0 .net "start_glitch", 0 0, v000002ad8384d0a0_0;  alias, 1 drivers
v000002ad83848d60_0 .var "stop_checker_enable", 0 0;
v000002ad83849260_0 .net "stop_error", 0 0, v000002ad8384d460_0;  alias, 1 drivers
E_000002ad837ab070 .event anyedge, v000002ad838480e0_0;
E_000002ad837ab7f0/0 .event anyedge, v000002ad838480e0_0, v000002ad838485e0_0, v000002ad83847f00_0, v000002ad83849bc0_0;
E_000002ad837ab7f0/1 .event anyedge, v000002ad83849300_0, v000002ad83849b20_0, v000002ad83847fa0_0, v000002ad83849940_0;
E_000002ad837ab7f0/2 .event anyedge, v000002ad83849260_0;
E_000002ad837ab7f0 .event/or E_000002ad837ab7f0/0, E_000002ad837ab7f0/1, E_000002ad837ab7f0/2;
E_000002ad837ab2f0/0 .event negedge, v000002ad837dabd0_0;
E_000002ad837ab2f0/1 .event posedge, v000002ad83848f40_0;
E_000002ad837ab2f0 .event/or E_000002ad837ab2f0/0, E_000002ad837ab2f0/1;
S_000002ad8373ff20 .scope module, "d" "deserializer" 22 63, 24 1 0, S_000002ad8373f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_000002ad837ab6f0 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
v000002ad83848680_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad838494e0_0 .var "P_DATA", 7 0;
v000002ad83848ea0_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad83848720_0 .net "bit_cnt", 3 0, v000002ad83848b80_0;  alias, 1 drivers
v000002ad83849800_0 .net "deserializer_enable", 0 0, v000002ad838491c0_0;  alias, 1 drivers
v000002ad83848cc0_0 .net "sampled_bit", 0 0, v000002ad83848900_0;  alias, 1 drivers
S_000002ad8384abe0 .scope module, "ds" "data_sampling" 22 50, 25 1 0, S_000002ad8373f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v000002ad83848fe0_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad83849c60_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad838482c0_0 .net "RX_IN", 0 0, o000002ad83800fe8;  alias, 0 drivers
v000002ad83847e60_0 .net "data_sample_enable", 0 0, v000002ad83848e00_0;  alias, 1 drivers
v000002ad83848180_0 .net "edge_cnt", 5 0, v000002ad8373e640_0;  alias, 1 drivers
v000002ad838498a0_0 .net "prescale", 5 0, L_000002ad838b4170;  alias, 1 drivers
v000002ad83848400_0 .var "sample1", 0 0;
v000002ad838487c0_0 .var "sample2", 0 0;
v000002ad83848860_0 .var "sample3", 0 0;
v000002ad83848900_0 .var "sampled_bit", 0 0;
S_000002ad8384ad70 .scope module, "ebc" "edge_bit_counter" 22 39, 26 1 0, S_000002ad8373f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v000002ad838489a0_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad83848a40_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad83848b80_0 .var "bit_cnt", 3 0;
v000002ad8373e640_0 .var "edge_cnt", 5 0;
v000002ad8384ce20_0 .net "enable", 0 0, v000002ad83848360_0;  alias, 1 drivers
v000002ad8384c740_0 .net "prescale", 5 0, L_000002ad838b4170;  alias, 1 drivers
v000002ad8384c100_0 .net "reset_counters", 0 0, v000002ad83848540_0;  alias, 1 drivers
S_000002ad8384af00 .scope module, "pc" "parity_checker" 22 75, 27 1 0, S_000002ad8373f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_000002ad837ab470 .param/l "Data_width" 0 27 2, C4<00000000000000000000000000001000>;
v000002ad8384bfc0_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad8384d820_0 .net "PAR_TYP", 0 0, L_000002ad838b6510;  alias, 1 drivers
v000002ad8384d8c0_0 .var "P_flag", 0 0;
v000002ad8384cec0_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad8384d280_0 .net "bit_cnt", 3 0, v000002ad83848b80_0;  alias, 1 drivers
v000002ad8384cc40_0 .var "data", 7 0;
v000002ad8384cf60_0 .net "parity_checker_enable", 0 0, o000002ad83801af8;  alias, 0 drivers
v000002ad8384d320_0 .var "parity_error", 0 0;
v000002ad8384c1a0_0 .net "sampled_bit", 0 0, v000002ad83848900_0;  alias, 1 drivers
S_000002ad8384a410 .scope module, "start" "start_checker" 22 86, 28 1 0, S_000002ad8373f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v000002ad8384d6e0_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad8384d000_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad8384bf20_0 .net "sampled_bit", 0 0, v000002ad83848900_0;  alias, 1 drivers
v000002ad8384c380_0 .net "start_checker_enable", 0 0, v000002ad83849080_0;  alias, 1 drivers
v000002ad8384d0a0_0 .var "start_glitch", 0 0;
S_000002ad8384a5a0 .scope module, "stop" "stop_checker" 22 95, 29 1 0, S_000002ad8373f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v000002ad8384d3c0_0 .net "CLK", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad8384d500_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad8384c060_0 .net "sampled_bit", 0 0, v000002ad83848900_0;  alias, 1 drivers
v000002ad8384c240_0 .net "stop_checker_enable", 0 0, v000002ad83848d60_0;  alias, 1 drivers
v000002ad8384d460_0 .var "stop_error", 0 0;
S_000002ad8384a0f0 .scope module, "UARTTX" "UART_TX" 2 170, 30 5 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "TX_P_DATA";
    .port_info 1 /INPUT 1 "TX_Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_000002ad837ab1f0 .param/l "Data_width" 0 30 6, C4<00000000000000000000000000001000>;
v000002ad8384ddf0_0 .net "CLK", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad8384dfd0_0 .net "PAR_EN", 0 0, L_000002ad838b4990;  1 drivers
v000002ad8384e110_0 .net "PAR_TYP", 0 0, L_000002ad838b4d50;  1 drivers
v000002ad8384f650_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad8384eed0_0 .net "TX_Data_valid", 0 0, L_000002ad837ecb40;  1 drivers
v000002ad8384ed90_0 .net "TX_OUT", 0 0, v000002ad8384df30_0;  alias, 1 drivers
v000002ad8384ee30_0 .net "TX_P_DATA", 7 0, v000002ad837f7580_0;  alias, 1 drivers
v000002ad8384e390_0 .net "busy", 0 0, v000002ad8384ef70_0;  alias, 1 drivers
v000002ad8384e930_0 .net "mux_sel_internal", 1 0, v000002ad8384f290_0;  1 drivers
v000002ad8384f1f0_0 .net "par_bit_internal", 0 0, v000002ad8384ebb0_0;  1 drivers
v000002ad8384e1b0_0 .net "ser_data_internal", 0 0, v000002ad8384f150_0;  1 drivers
v000002ad8384f6f0_0 .net "ser_done_internal", 0 0, v000002ad8384e890_0;  1 drivers
v000002ad8384f790_0 .net "ser_en_internal", 0 0, v000002ad8384de90_0;  1 drivers
S_000002ad8384b090 .scope module, "FSM1" "UART_TX_FSM" 30 51, 31 1 0, S_000002ad8384a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_000002ad8379eaa0 .param/l "Idle" 1 31 21, C4<00001>;
P_000002ad8379ead8 .param/l "Parity_Bit" 1 31 24, C4<01000>;
P_000002ad8379eb10 .param/l "Send_data" 1 31 23, C4<00100>;
P_000002ad8379eb48 .param/l "Start_bit" 1 31 22, C4<00010>;
P_000002ad8379eb80 .param/l "Stop_bit" 1 31 25, C4<10000>;
v000002ad8384c880_0 .net "CLK", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad8384c920_0 .var "Current_state", 4 0;
v000002ad8384c9c0_0 .net "Data_valid", 0 0, L_000002ad837ecb40;  alias, 1 drivers
v000002ad8384cb00_0 .var "Next_state", 4 0;
v000002ad8384ca60_0 .net "PAR_EN", 0 0, L_000002ad838b4990;  alias, 1 drivers
v000002ad8384cba0_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad8384ef70_0 .var "busy", 0 0;
v000002ad8384f290_0 .var "mux_sel", 1 0;
v000002ad8384f510_0 .net "ser_done", 0 0, v000002ad8384e890_0;  alias, 1 drivers
v000002ad8384de90_0 .var "ser_en", 0 0;
E_000002ad837ab0b0 .event anyedge, v000002ad8384c920_0;
E_000002ad837ab4b0 .event anyedge, v000002ad8384c920_0, v000002ad8384c9c0_0, v000002ad8384f510_0, v000002ad8384ca60_0;
S_000002ad8384b3b0 .scope module, "M1" "UART_TX_MUX" 30 64, 32 1 0, S_000002ad8384a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "mux_sel";
    .port_info 1 /INPUT 1 "ser_data";
    .port_info 2 /INPUT 1 "par_bit";
    .port_info 3 /OUTPUT 1 "MUX_OUT";
v000002ad8384df30_0 .var "MUX_OUT", 0 0;
v000002ad8384e2f0_0 .net "mux_sel", 1 0, v000002ad8384f290_0;  alias, 1 drivers
v000002ad8384f8d0_0 .net "par_bit", 0 0, v000002ad8384ebb0_0;  alias, 1 drivers
v000002ad8384e7f0_0 .net "ser_data", 0 0, v000002ad8384f150_0;  alias, 1 drivers
E_000002ad837ab4f0 .event anyedge, v000002ad8384f290_0, v000002ad8384e7f0_0, v000002ad8384f8d0_0;
S_000002ad8384b220 .scope module, "P1" "parity_calc" 30 43, 33 1 0, S_000002ad8384a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "PAR_TYP";
    .port_info 2 /OUTPUT 1 "par_bit";
P_000002ad837ab1b0 .param/l "Data_width" 0 33 2, C4<00000000000000000000000000001000>;
L_000002ad837ebd40 .functor BUFZ 8, v000002ad837f7580_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002ad8384f970_0 .net "PAR_TYP", 0 0, L_000002ad838b4d50;  alias, 1 drivers
v000002ad8384e070_0 .net "P_DATA", 7 0, v000002ad837f7580_0;  alias, 1 drivers
v000002ad8384f330_0 .net "P_DATA_ioslated", 7 0, L_000002ad837ebd40;  1 drivers
v000002ad8384f010_0 .net "P_flag", 0 0, L_000002ad838b5430;  1 drivers
v000002ad8384ebb0_0 .var "par_bit", 0 0;
E_000002ad837ab730 .event anyedge, v000002ad8384f970_0, v000002ad8384f010_0;
L_000002ad838b5430 .reduce/xor L_000002ad837ebd40;
S_000002ad83849dd0 .scope module, "S1" "serializer" 30 31, 34 1 0, S_000002ad8384a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
P_000002ad837ab330 .param/l "Data_width" 0 34 2, C4<00000000000000000000000000001000>;
v000002ad8384f470_0 .net "CLK", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad8384fc90_0 .net "P_DATA", 7 0, v000002ad837f7580_0;  alias, 1 drivers
v000002ad8384f0b0_0 .var "P_DATA_ioslated", 7 0;
v000002ad8384ec50_0 .net "RST", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad8384f5b0_0 .var "counter", 3 0;
v000002ad8384ecf0_0 .var "ready", 0 0;
v000002ad8384f150_0 .var "ser_data", 0 0;
v000002ad8384e890_0 .var "ser_done", 0 0;
v000002ad8384f3d0_0 .net "ser_en", 0 0, v000002ad8384de90_0;  alias, 1 drivers
S_000002ad8384b6d0 .scope module, "clock_divider_UART_RX" "ClkDiv" 2 94, 35 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_000002ad837ebcd0 .functor BUFZ 1, o000002ad838008c8, C4<0>, C4<0>, C4<0>;
L_000002ad837ebaa0 .functor AND 1, L_000002ad8385c2a0, L_000002ad838b5a70, C4<1>, C4<1>;
L_000002ad837ec4b0 .functor AND 1, L_000002ad837ebaa0, L_000002ad838b6330, C4<1>, C4<1>;
v000002ad8384f830_0 .net *"_ivl_10", 31 0, L_000002ad83851cb0;  1 drivers
v000002ad8384fa10_0 .net *"_ivl_12", 30 0, L_000002ad83850090;  1 drivers
L_000002ad8385be68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ad8384fab0_0 .net *"_ivl_14", 0 0, L_000002ad8385be68;  1 drivers
L_000002ad8385beb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ad8384fb50_0 .net/2u *"_ivl_16", 31 0, L_000002ad8385beb0;  1 drivers
v000002ad8384e250_0 .net *"_ivl_18", 31 0, L_000002ad83851df0;  1 drivers
v000002ad8384fbf0_0 .net *"_ivl_2", 6 0, L_000002ad83851030;  1 drivers
v000002ad8384e430_0 .net *"_ivl_30", 31 0, L_000002ad838b5390;  1 drivers
L_000002ad8385bef8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad8384e4d0_0 .net *"_ivl_33", 23 0, L_000002ad8385bef8;  1 drivers
L_000002ad8385bf40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad8384e570_0 .net/2u *"_ivl_34", 31 0, L_000002ad8385bf40;  1 drivers
v000002ad8384e610_0 .net *"_ivl_36", 0 0, L_000002ad838b5a70;  1 drivers
v000002ad8384e6b0_0 .net *"_ivl_39", 0 0, L_000002ad837ebaa0;  1 drivers
L_000002ad8385bdd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ad8384e750_0 .net *"_ivl_4", 0 0, L_000002ad8385bdd8;  1 drivers
v000002ad8384e9d0_0 .net *"_ivl_40", 31 0, L_000002ad838b6470;  1 drivers
L_000002ad8385bf88 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad8384ea70_0 .net *"_ivl_43", 23 0, L_000002ad8385bf88;  1 drivers
L_000002ad8385bfd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ad8384eb10_0 .net/2u *"_ivl_44", 31 0, L_000002ad8385bfd0;  1 drivers
v000002ad83853150_0 .net *"_ivl_46", 0 0, L_000002ad838b6330;  1 drivers
v000002ad83853a10_0 .net *"_ivl_6", 31 0, L_000002ad83852390;  1 drivers
L_000002ad8385be20 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad838538d0_0 .net *"_ivl_9", 23 0, L_000002ad8385be20;  1 drivers
v000002ad83853ab0_0 .net "clk_divider_en", 0 0, L_000002ad837ec4b0;  1 drivers
v000002ad83852d90_0 .net "clock_divider_off", 0 0, L_000002ad837ebcd0;  1 drivers
v000002ad838531f0_0 .var "clock_divider_on", 0 0;
v000002ad838527f0_0 .var "counter_even", 7 0;
v000002ad83852b10_0 .var "counter_odd_down", 7 0;
v000002ad83852bb0_0 .var "counter_odd_up", 7 0;
v000002ad83852c50_0 .net "flag", 0 0, L_000002ad838b5250;  1 drivers
v000002ad83852890_0 .net "half_period", 7 0, L_000002ad838513f0;  1 drivers
v000002ad838533d0_0 .net "half_period_plus_1", 7 0, L_000002ad83851e90;  1 drivers
v000002ad83853290_0 .net "i_clk_en", 0 0, L_000002ad8385c2a0;  alias, 1 drivers
v000002ad83853330_0 .net "i_div_ratio", 7 0, L_000002ad838b4c10;  1 drivers
v000002ad838536f0_0 .net "i_ref_clk", 0 0, o000002ad838008c8;  alias, 0 drivers
v000002ad83853650_0 .net "i_rst_n", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad83853470_0 .net "o_div_clk", 0 0, L_000002ad838b4b70;  alias, 1 drivers
v000002ad838535b0_0 .net "odd", 0 0, L_000002ad838b3f90;  1 drivers
E_000002ad837ab870 .event anyedge, v000002ad83853330_0;
E_000002ad837ab8f0/0 .event negedge, v000002ad837dabd0_0;
E_000002ad837ab8f0/1 .event posedge, v000002ad8373d920_0;
E_000002ad837ab8f0 .event/or E_000002ad837ab8f0/0, E_000002ad837ab8f0/1;
L_000002ad83851030 .part L_000002ad838b4c10, 1, 7;
L_000002ad838513f0 .concat [ 7 1 0 0], L_000002ad83851030, L_000002ad8385bdd8;
L_000002ad83852390 .concat [ 8 24 0 0], L_000002ad838b4c10, L_000002ad8385be20;
L_000002ad83850090 .part L_000002ad83852390, 1, 31;
L_000002ad83851cb0 .concat [ 31 1 0 0], L_000002ad83850090, L_000002ad8385be68;
L_000002ad83851df0 .arith/sum 32, L_000002ad83851cb0, L_000002ad8385beb0;
L_000002ad83851e90 .part L_000002ad83851df0, 0, 8;
L_000002ad838b3f90 .part L_000002ad838b4c10, 0, 1;
L_000002ad838b5250 .functor MUXZ 1, L_000002ad837ebcd0, v000002ad838531f0_0, L_000002ad837ec4b0, C4<>;
L_000002ad838b4b70 .functor MUXZ 1, L_000002ad837ebcd0, v000002ad838531f0_0, L_000002ad837ec4b0, C4<>;
L_000002ad838b5390 .concat [ 8 24 0 0], L_000002ad838b4c10, L_000002ad8385bef8;
L_000002ad838b5a70 .cmp/ne 32, L_000002ad838b5390, L_000002ad8385bf40;
L_000002ad838b6470 .concat [ 8 24 0 0], L_000002ad838b4c10, L_000002ad8385bf88;
L_000002ad838b6330 .cmp/ne 32, L_000002ad838b6470, L_000002ad8385bfd0;
S_000002ad83849f60 .scope module, "clock_divider_UART_TX" "ClkDiv" 2 104, 35 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_000002ad837ecc90 .functor BUFZ 1, o000002ad838008c8, C4<0>, C4<0>, C4<0>;
L_000002ad837ebb80 .functor AND 1, L_000002ad8385c2a0, L_000002ad838b56b0, C4<1>, C4<1>;
L_000002ad837ed5c0 .functor AND 1, L_000002ad837ebb80, L_000002ad838b4fd0, C4<1>, C4<1>;
v000002ad83853b50_0 .net *"_ivl_10", 31 0, L_000002ad838b4530;  1 drivers
v000002ad83853970_0 .net *"_ivl_12", 30 0, L_000002ad838b47b0;  1 drivers
L_000002ad8385c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ad83853510_0 .net *"_ivl_14", 0 0, L_000002ad8385c0f0;  1 drivers
L_000002ad8385c138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ad83852e30_0 .net/2u *"_ivl_16", 31 0, L_000002ad8385c138;  1 drivers
v000002ad83853790_0 .net *"_ivl_18", 31 0, L_000002ad838b5c50;  1 drivers
v000002ad83852930_0 .net *"_ivl_2", 6 0, L_000002ad838b6150;  1 drivers
v000002ad83852ed0_0 .net *"_ivl_30", 31 0, L_000002ad838b5cf0;  1 drivers
L_000002ad8385c180 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad83852a70_0 .net *"_ivl_33", 23 0, L_000002ad8385c180;  1 drivers
L_000002ad8385c1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad83853bf0_0 .net/2u *"_ivl_34", 31 0, L_000002ad8385c1c8;  1 drivers
v000002ad83853c90_0 .net *"_ivl_36", 0 0, L_000002ad838b56b0;  1 drivers
v000002ad83852cf0_0 .net *"_ivl_39", 0 0, L_000002ad837ebb80;  1 drivers
L_000002ad8385c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ad838530b0_0 .net *"_ivl_4", 0 0, L_000002ad8385c060;  1 drivers
v000002ad838529d0_0 .net *"_ivl_40", 31 0, L_000002ad838b5e30;  1 drivers
L_000002ad8385c210 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad83853830_0 .net *"_ivl_43", 23 0, L_000002ad8385c210;  1 drivers
L_000002ad8385c258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ad83852f70_0 .net/2u *"_ivl_44", 31 0, L_000002ad8385c258;  1 drivers
v000002ad83852610_0 .net *"_ivl_46", 0 0, L_000002ad838b4fd0;  1 drivers
v000002ad83853010_0 .net *"_ivl_6", 31 0, L_000002ad838b45d0;  1 drivers
L_000002ad8385c0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ad838526b0_0 .net *"_ivl_9", 23 0, L_000002ad8385c0a8;  1 drivers
v000002ad83852750_0 .net "clk_divider_en", 0 0, L_000002ad837ed5c0;  1 drivers
v000002ad83850310_0 .net "clock_divider_off", 0 0, L_000002ad837ecc90;  1 drivers
v000002ad83850270_0 .var "clock_divider_on", 0 0;
v000002ad83851ad0_0 .var "counter_even", 7 0;
v000002ad83852250_0 .var "counter_odd_down", 7 0;
v000002ad83851530_0 .var "counter_odd_up", 7 0;
v000002ad83851850_0 .net "flag", 0 0, L_000002ad838b4350;  1 drivers
v000002ad83851170_0 .net "half_period", 7 0, L_000002ad838b5750;  1 drivers
v000002ad83851210_0 .net "half_period_plus_1", 7 0, L_000002ad838b4f30;  1 drivers
v000002ad83850590_0 .net "i_clk_en", 0 0, L_000002ad8385c2a0;  alias, 1 drivers
v000002ad83851670_0 .net "i_div_ratio", 7 0, v000002ad8373e0a0_3;  alias, 1 drivers
v000002ad83850770_0 .net "i_ref_clk", 0 0, o000002ad838008c8;  alias, 0 drivers
v000002ad83850450_0 .net "i_rst_n", 0 0, v000002ad8373ed20_0;  alias, 1 drivers
v000002ad83851f30_0 .net "o_div_clk", 0 0, L_000002ad838b6290;  alias, 1 drivers
v000002ad83850130_0 .net "odd", 0 0, L_000002ad838b5bb0;  1 drivers
E_000002ad837ab9f0 .event anyedge, v000002ad8373dd80_0;
L_000002ad838b6150 .part v000002ad8373e0a0_3, 1, 7;
L_000002ad838b5750 .concat [ 7 1 0 0], L_000002ad838b6150, L_000002ad8385c060;
L_000002ad838b45d0 .concat [ 8 24 0 0], v000002ad8373e0a0_3, L_000002ad8385c0a8;
L_000002ad838b47b0 .part L_000002ad838b45d0, 1, 31;
L_000002ad838b4530 .concat [ 31 1 0 0], L_000002ad838b47b0, L_000002ad8385c0f0;
L_000002ad838b5c50 .arith/sum 32, L_000002ad838b4530, L_000002ad8385c138;
L_000002ad838b4f30 .part L_000002ad838b5c50, 0, 8;
L_000002ad838b5bb0 .part v000002ad8373e0a0_3, 0, 1;
L_000002ad838b4350 .functor MUXZ 1, L_000002ad837ecc90, v000002ad83850270_0, L_000002ad837ed5c0, C4<>;
L_000002ad838b6290 .functor MUXZ 1, L_000002ad837ecc90, v000002ad83850270_0, L_000002ad837ed5c0, C4<>;
L_000002ad838b5cf0 .concat [ 8 24 0 0], v000002ad8373e0a0_3, L_000002ad8385c180;
L_000002ad838b56b0 .cmp/ne 32, L_000002ad838b5cf0, L_000002ad8385c1c8;
L_000002ad838b5e30 .concat [ 8 24 0 0], v000002ad8373e0a0_3, L_000002ad8385c210;
L_000002ad838b4fd0 .cmp/ne 32, L_000002ad838b5e30, L_000002ad8385c258;
S_000002ad8384a730 .scope module, "clock_gating_ALU" "CLK_gate" 2 217, 36 1 0, S_000002ad83681090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_000002ad837ed400 .functor AND 1, v000002ad838518f0_0, o000002ad837fed08, C4<1>, C4<1>;
v000002ad838521b0_0 .net "CLK", 0 0, o000002ad837fed08;  alias, 0 drivers
v000002ad83850810_0 .net "CLK_EN", 0 0, v000002ad8373d2e0_0;  alias, 1 drivers
v000002ad838504f0_0 .net "GATED_CLK", 0 0, L_000002ad837ed400;  alias, 1 drivers
v000002ad838518f0_0 .var "latch", 0 0;
E_000002ad837aba70 .event anyedge, v000002ad8373d2e0_0, v000002ad837b4370_0;
    .scope S_000002ad8373fc00;
T_0 ;
    %wait E_000002ad837abb70;
    %load/vec4 v000002ad8373e140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ad8373e460_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002ad8373e460_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002ad8373e460_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ad8373fc00;
T_1 ;
    %wait E_000002ad837abb70;
    %load/vec4 v000002ad8373e140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373d740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ad8373e460_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002ad8373d740_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ad8373f5c0;
T_2 ;
    %wait E_000002ad837aaff0;
    %load/vec4 v000002ad8373d560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ad8373d9c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002ad8373d9c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002ad8373d9c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ad8373f5c0;
T_3 ;
    %wait E_000002ad837aaff0;
    %load/vec4 v000002ad8373d560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373ed20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002ad8373d9c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002ad8373ed20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002ad8384b6d0;
T_4 ;
    %wait E_000002ad837ab8f0;
    %load/vec4 v000002ad83853650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad838527f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83852b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83852bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad838531f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ad83853ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002ad838535b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002ad838527f0_0;
    %pad/u 32;
    %load/vec4 v000002ad83852890_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad838527f0_0, 0;
    %load/vec4 v000002ad838531f0_0;
    %inv;
    %assign/vec4 v000002ad838531f0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002ad838527f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002ad838527f0_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002ad838535b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v000002ad83852c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v000002ad83852bb0_0;
    %pad/u 32;
    %load/vec4 v000002ad83852890_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83852bb0_0, 0;
    %load/vec4 v000002ad838531f0_0;
    %inv;
    %assign/vec4 v000002ad838531f0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v000002ad83852bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002ad83852bb0_0, 0;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000002ad83852c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000002ad83852b10_0;
    %pad/u 32;
    %load/vec4 v000002ad838533d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83852b10_0, 0;
    %load/vec4 v000002ad838531f0_0;
    %inv;
    %assign/vec4 v000002ad838531f0_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v000002ad83852b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002ad83852b10_0, 0;
T_4.17 ;
T_4.14 ;
T_4.11 ;
T_4.8 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ad8384b6d0;
T_5 ;
    %wait E_000002ad837ab870;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad838527f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad83852b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad83852bb0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002ad83849f60;
T_6 ;
    %wait E_000002ad837ab8f0;
    %load/vec4 v000002ad83850450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83851ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83852250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83851530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad83850270_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002ad83852750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002ad83850130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002ad83851ad0_0;
    %pad/u 32;
    %load/vec4 v000002ad83851170_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83851ad0_0, 0;
    %load/vec4 v000002ad83850270_0;
    %inv;
    %assign/vec4 v000002ad83850270_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000002ad83851ad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002ad83851ad0_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000002ad83850130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v000002ad83851850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000002ad83851530_0;
    %pad/u 32;
    %load/vec4 v000002ad83851170_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83851530_0, 0;
    %load/vec4 v000002ad83850270_0;
    %inv;
    %assign/vec4 v000002ad83850270_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v000002ad83851530_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002ad83851530_0, 0;
T_6.13 ;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000002ad83851850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v000002ad83852250_0;
    %pad/u 32;
    %load/vec4 v000002ad83851210_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83852250_0, 0;
    %load/vec4 v000002ad83850270_0;
    %inv;
    %assign/vec4 v000002ad83850270_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v000002ad83852250_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002ad83852250_0, 0;
T_6.17 ;
T_6.14 ;
T_6.11 ;
T_6.8 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002ad83849f60;
T_7 ;
    %wait E_000002ad837ab9f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad83851ad0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad83852250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad83851530_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002ad8373fd90;
T_8 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad8373db00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8373da60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002ad8373e320_0;
    %assign/vec4 v000002ad8373da60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002ad8373fd90;
T_9 ;
    %wait E_000002ad837abc30;
    %load/vec4 v000002ad8373da60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.14 ;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v000002ad83849440_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.20;
T_9.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.20;
T_9.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.20;
T_9.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.20;
T_9.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %load/vec4 v000002ad83849440_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v000002ad83849440_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.26 ;
T_9.24 ;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.22 ;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.28;
T_9.27 ;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.28 ;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v000002ad8373dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.30 ;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.32 ;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.34;
T_9.33 ;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.34 ;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.36;
T_9.35 ;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.36 ;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000002ad8373d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.38;
T_9.37 ;
    %load/vec4 v000002ad8373da60_0;
    %store/vec4 v000002ad8373e320_0, 0, 4;
T_9.38 ;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ad8373e320_0, 0, 4;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002ad8373fd90;
T_10 ;
    %wait E_000002ad837ab970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8373edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8373d2e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad83848ae0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad83848040_0, 0, 1;
    %load/vec4 v000002ad8373da60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %load/vec4 v000002ad8373ea00_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.0 ;
    %load/vec4 v000002ad8373ea00_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.1 ;
    %load/vec4 v000002ad8373e5a0_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %load/vec4 v000002ad8373ea00_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %jmp T_10.12;
T_10.2 ;
    %load/vec4 v000002ad8373ea00_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.3 ;
    %load/vec4 v000002ad8373ea00_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.4 ;
    %load/vec4 v000002ad8373ea00_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v000002ad8373ea00_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %load/vec4 v000002ad8373e5a0_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %load/vec4 v000002ad8373e5a0_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v000002ad8373e5a0_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8373d2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8373edc0_0, 0, 1;
    %load/vec4 v000002ad8373e5a0_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v000002ad8373d380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %load/vec4 v000002ad83847dc0_0;
    %store/vec4 v000002ad83848ae0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848040_0, 0, 1;
    %load/vec4 v000002ad8373e5a0_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
T_10.13 ;
    %load/vec4 v000002ad83849120_0;
    %store/vec4 v000002ad83849440_0, 0, 8;
    %load/vec4 v000002ad8373e5a0_0;
    %store/vec4 v000002ad83849a80_0, 0, 8;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002ad8373fd90;
T_11 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad8373db00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8373e8c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8373d420_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8373e1e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad83847dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373e000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad838499e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373e000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad838499e0_0, 0;
    %load/vec4 v000002ad8373da60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %jmp T_11.12;
T_11.2 ;
    %load/vec4 v000002ad8373e5a0_0;
    %assign/vec4 v000002ad83849120_0, 0;
    %jmp T_11.12;
T_11.3 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v000002ad8373e5a0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000002ad8373e8c0_0, 0;
    %load/vec4 v000002ad8373e5a0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000002ad8373d420_0, 0;
T_11.13 ;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v000002ad8373e5a0_0;
    %assign/vec4 v000002ad8373ea00_0, 0;
T_11.15 ;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8373e000_0, 0;
    %load/vec4 v000002ad83848c20_0;
    %assign/vec4 v000002ad83847dc0_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad838499e0_0, 0;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad838499e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8373e8c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8373d420_0, 0;
    %jmp T_11.12;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad838499e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad8373e8c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad8373d420_0, 0;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v000002ad8373eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %load/vec4 v000002ad8373e5a0_0;
    %pad/u 4;
    %assign/vec4 v000002ad8373e1e0_0, 0;
T_11.17 ;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v000002ad8373d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %load/vec4 v000002ad8373d1a0_0;
    %assign/vec4 v000002ad83847dc0_0, 0;
T_11.19 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002ad836a4a90;
T_12 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad837b44b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ad837d9d70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837daa90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002ad837daa90_0;
    %load/vec4 v000002ad837da810_0;
    %cmp/ne;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ad837d9d70_0, 0;
    %load/vec4 v000002ad837da810_0;
    %assign/vec4 v000002ad837daa90_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002ad837d9d70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002ad837d97d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002ad837d9d70_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002ad836a4a90;
T_13 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad837b44b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837da090_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002ad837db0d0_0;
    %assign/vec4 v000002ad837da090_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002ad836a4a90;
T_14 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad837b44b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837d99b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002ad837dadb0_0;
    %assign/vec4 v000002ad837d99b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002ad8384ad70;
T_15 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad83848a40_0;
    %nor/r;
    %load/vec4 v000002ad8384c100_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002ad8373e640_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002ad8384ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002ad8373e640_0;
    %pad/u 32;
    %load/vec4 v000002ad8384c740_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002ad8373e640_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000002ad8373e640_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002ad8373e640_0, 0;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002ad8384ad70;
T_16 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad83848a40_0;
    %nor/r;
    %load/vec4 v000002ad8384c100_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad83848b80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002ad8384ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002ad8373e640_0;
    %pad/u 32;
    %load/vec4 v000002ad8384c740_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v000002ad83848b80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002ad83848b80_0, 0;
T_16.4 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002ad8384abe0;
T_17 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad83849c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad83848400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad838487c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad83848860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad83848900_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002ad83847e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000002ad83848180_0;
    %pad/u 32;
    %load/vec4 v000002ad838498a0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v000002ad838482c0_0;
    %assign/vec4 v000002ad83848400_0, 0;
T_17.4 ;
    %load/vec4 v000002ad83848180_0;
    %load/vec4 v000002ad838498a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v000002ad838482c0_0;
    %assign/vec4 v000002ad838487c0_0, 0;
T_17.6 ;
    %load/vec4 v000002ad83848180_0;
    %pad/u 32;
    %load/vec4 v000002ad838498a0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v000002ad838482c0_0;
    %assign/vec4 v000002ad83848860_0, 0;
    %load/vec4 v000002ad83848400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.12, 9;
    %load/vec4 v000002ad838487c0_0;
    %and;
T_17.12;
    %flag_set/vec4 8;
    %jmp/1 T_17.11, 8;
    %load/vec4 v000002ad838487c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.13, 10;
    %load/vec4 v000002ad83848860_0;
    %and;
T_17.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.11;
    %flag_get/vec4 8;
    %jmp/1 T_17.10, 8;
    %load/vec4 v000002ad83848400_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_17.14, 8;
    %load/vec4 v000002ad83848860_0;
    %and;
T_17.14;
    %or;
T_17.10;
    %assign/vec4 v000002ad83848900_0, 0;
T_17.8 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002ad8373ff20;
T_18 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad83848ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad838494e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002ad83849800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v000002ad83848720_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000002ad83848cc0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002ad83848720_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000002ad838494e0_0, 4, 5;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002ad8384af00;
T_19 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad8384cec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad8384cc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d8c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002ad8384cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002ad8384d280_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.6, 5;
    %load/vec4 v000002ad8384d280_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v000002ad8384c1a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002ad8384d280_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000002ad8384cc40_0, 4, 5;
T_19.4 ;
    %load/vec4 v000002ad8384d280_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_19.7, 4;
    %load/vec4 v000002ad8384cc40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002ad8384c1a0_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v000002ad8384d8c0_0, 0;
T_19.7 ;
    %load/vec4 v000002ad8384d280_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_19.9, 4;
    %load/vec4 v000002ad8384d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %load/vec4 v000002ad8384d8c0_0;
    %nor/r;
    %load/vec4 v000002ad8384c1a0_0;
    %cmp/e;
    %jmp/0xz  T_19.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d320_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8384d320_0, 0;
T_19.14 ;
T_19.11 ;
    %load/vec4 v000002ad8384d820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v000002ad8384d8c0_0;
    %load/vec4 v000002ad8384c1a0_0;
    %cmp/e;
    %jmp/0xz  T_19.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d320_0, 0;
    %jmp T_19.18;
T_19.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8384d320_0, 0;
T_19.18 ;
T_19.15 ;
T_19.9 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002ad8384a410;
T_20 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad8384d000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d0a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002ad8384c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002ad8384bf20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d0a0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8384d0a0_0, 0;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002ad8384a5a0;
T_21 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad8384d500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d460_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002ad8384c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000002ad8384c060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384d460_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8384d460_0, 0;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002ad8373fa70;
T_22 ;
    %wait E_000002ad837ab2f0;
    %load/vec4 v000002ad838484a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000002ad838480e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002ad83849620_0;
    %assign/vec4 v000002ad838480e0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002ad8373fa70;
T_23 ;
    %wait E_000002ad837ab7f0;
    %load/vec4 v000002ad838480e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.7;
T_23.0 ;
    %load/vec4 v000002ad838485e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.9;
T_23.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.9 ;
    %jmp T_23.7;
T_23.1 ;
    %load/vec4 v000002ad83847f00_0;
    %pad/u 32;
    %load/vec4 v000002ad83849bc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_23.10, 4;
    %load/vec4 v000002ad83849300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.13;
T_23.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.13 ;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.11 ;
    %jmp T_23.7;
T_23.2 ;
    %load/vec4 v000002ad83849b20_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_23.16, 5;
    %load/vec4 v000002ad83849b20_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_23.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v000002ad83847fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.18 ;
T_23.15 ;
    %jmp T_23.7;
T_23.3 ;
    %load/vec4 v000002ad83847f00_0;
    %pad/u 32;
    %load/vec4 v000002ad83849bc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_23.19, 4;
    %load/vec4 v000002ad83849940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.22;
T_23.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.22 ;
    %jmp T_23.20;
T_23.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.20 ;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v000002ad83847f00_0;
    %pad/u 32;
    %load/vec4 v000002ad83849bc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_23.23, 4;
    %load/vec4 v000002ad83849260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.26;
T_23.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.26 ;
    %jmp T_23.24;
T_23.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.24 ;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v000002ad838485e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
    %jmp T_23.28;
T_23.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002ad83849620_0, 0, 6;
T_23.28 ;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002ad8373fa70;
T_24 ;
    %wait E_000002ad837ab070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad83848e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad83848360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad838491c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad838496c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad83848d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad83849080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad83848220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad83848540_0, 0, 1;
    %load/vec4 v000002ad838480e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %jmp T_24.7;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848540_0, 0, 1;
    %jmp T_24.7;
T_24.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83849080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848360_0, 0, 1;
    %jmp T_24.7;
T_24.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad838491c0_0, 0, 1;
    %jmp T_24.7;
T_24.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848220_0, 0, 1;
    %jmp T_24.7;
T_24.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848d60_0, 0, 1;
    %jmp T_24.7;
T_24.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad83848360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad838496c0_0, 0, 1;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002ad83849dd0;
T_25 ;
    %wait E_000002ad837a9d30;
    %load/vec4 v000002ad8384ec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384e890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad8384f0b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8384f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384ecf0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002ad8384ecf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v000002ad8384f3d0_0;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad8384f5b0_0, 0;
    %load/vec4 v000002ad8384fc90_0;
    %assign/vec4 v000002ad8384f0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8384ecf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384e890_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v000002ad8384ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %load/vec4 v000002ad8384f5b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.7, 5;
    %load/vec4 v000002ad8384f0b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002ad8384f150_0, 0;
    %load/vec4 v000002ad8384f0b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002ad8384f0b0_0, 0;
    %load/vec4 v000002ad8384f5b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002ad8384f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384e890_0, 0;
T_25.7 ;
    %load/vec4 v000002ad8384f5b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_25.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8384e890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8384ecf0_0, 0;
    %load/vec4 v000002ad8384f5b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002ad8384f5b0_0, 0;
T_25.9 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002ad8384b220;
T_26 ;
    %wait E_000002ad837ab730;
    %load/vec4 v000002ad8384f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000002ad8384f010_0;
    %nor/r;
    %store/vec4 v000002ad8384ebb0_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000002ad8384f010_0;
    %store/vec4 v000002ad8384ebb0_0, 0, 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002ad8384b090;
T_27 ;
    %wait E_000002ad837a9d30;
    %load/vec4 v000002ad8384cba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000002ad8384c920_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000002ad8384cb00_0;
    %assign/vec4 v000002ad8384c920_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000002ad8384b090;
T_28 ;
    %wait E_000002ad837ab4b0;
    %load/vec4 v000002ad8384c920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
    %jmp T_28.6;
T_28.0 ;
    %load/vec4 v000002ad8384c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
T_28.8 ;
    %jmp T_28.6;
T_28.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v000002ad8384f510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %load/vec4 v000002ad8384ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
    %jmp T_28.12;
T_28.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
T_28.12 ;
    %jmp T_28.10;
T_28.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
T_28.10 ;
    %jmp T_28.6;
T_28.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
    %jmp T_28.6;
T_28.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ad8384cb00_0, 0, 5;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002ad8384b090;
T_29 ;
    %wait E_000002ad837ab0b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384ef70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ad8384f290_0, 0, 2;
    %load/vec4 v000002ad8384c920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384ef70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ad8384f290_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384de90_0, 0, 1;
    %jmp T_29.6;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384ef70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ad8384f290_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384de90_0, 0, 1;
    %jmp T_29.6;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384ef70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ad8384f290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8384de90_0, 0, 1;
    %jmp T_29.6;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8384ef70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ad8384f290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8384de90_0, 0, 1;
    %jmp T_29.6;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8384ef70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002ad8384f290_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384de90_0, 0, 1;
    %jmp T_29.6;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8384ef70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ad8384f290_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384de90_0, 0, 1;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000002ad8384b3b0;
T_30 ;
    %wait E_000002ad837ab4f0;
    %load/vec4 v000002ad8384e2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad8384df30_0, 0, 1;
    %jmp T_30.4;
T_30.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad8384df30_0, 0, 1;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v000002ad8384e7f0_0;
    %store/vec4 v000002ad8384df30_0, 0, 1;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v000002ad8384f8d0_0;
    %store/vec4 v000002ad8384df30_0, 0, 1;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000002ad8373f430;
T_31 ;
    %wait E_000002ad837a9d30;
    %load/vec4 v000002ad8373e820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373e780_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002ad8373efa0_0;
    %assign/vec4 v000002ad8373e3c0_0, 0;
    %load/vec4 v000002ad8373efa0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v000002ad8373e3c0_0;
    %nor/r;
    %and;
T_31.2;
    %assign/vec4 v000002ad8373e780_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002ad836a8ef0;
T_32 ;
    %wait E_000002ad837abd30;
    %load/vec4 v000002ad837f6ea0_0;
    %load/vec4 v000002ad837f6680_0;
    %pad/u 5;
    %load/vec4 v000002ad837f7620_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002ad837f6360_0, 0, 5;
    %load/vec4 v000002ad837f6360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002ad837f6360_0;
    %xor;
    %store/vec4 v000002ad837f7440_0, 0, 5;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000002ad836a8ef0;
T_33 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad837f6220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ad837f6ea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ad837f6ae0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002ad837f6360_0;
    %assign/vec4 v000002ad837f6ea0_0, 0;
    %load/vec4 v000002ad837f7440_0;
    %assign/vec4 v000002ad837f6ae0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002ad836a8ef0;
T_34 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad837f6220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837f7620_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002ad837f7440_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000002ad837f7120_0;
    %parti/s 1, 4, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_34.3, 4;
    %load/vec4 v000002ad837f7440_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002ad837f7120_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_34.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_34.2, 8;
    %load/vec4 v000002ad837f7440_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000002ad837f7120_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.2;
    %assign/vec4 v000002ad837f7620_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002ad83675ab0;
T_35 ;
    %wait E_000002ad837a9fb0;
    %load/vec4 v000002ad837f6720_0;
    %load/vec4 v000002ad837f7940_0;
    %inv;
    %and;
    %store/vec4 v000002ad837f7080_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000002ad83672400;
T_36 ;
    %wait E_000002ad837aa130;
    %load/vec4 v000002ad837f6c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000002ad837f60e0_0;
    %load/vec4 v000002ad837f67c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad837f7800, 0, 4;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002ad83672400;
T_37 ;
    %wait E_000002ad837aa9b0;
    %load/vec4 v000002ad837f6540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000002ad837f71c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002ad837f7800, 4;
    %assign/vec4 v000002ad837f7580_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002ad83672590;
T_38 ;
    %wait E_000002ad837aacf0;
    %load/vec4 v000002ad837f5d20_0;
    %load/vec4 v000002ad837f78a0_0;
    %pad/u 5;
    %load/vec4 v000002ad837f7b20_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002ad837f6180_0, 0, 5;
    %load/vec4 v000002ad837f6180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002ad837f6180_0;
    %xor;
    %store/vec4 v000002ad837f5fa0_0, 0, 5;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000002ad83672590;
T_39 ;
    %wait E_000002ad837a9d30;
    %load/vec4 v000002ad837f69a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ad837f5d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ad837f6e00_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000002ad837f6180_0;
    %assign/vec4 v000002ad837f5d20_0, 0;
    %load/vec4 v000002ad837f5fa0_0;
    %assign/vec4 v000002ad837f6e00_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000002ad83672590;
T_40 ;
    %wait E_000002ad837a9d30;
    %load/vec4 v000002ad837f69a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad837f7b20_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000002ad837f5fa0_0;
    %load/vec4 v000002ad837f65e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002ad837f7b20_0, 0;
    %load/vec4 v000002ad837f5fa0_0;
    %load/vec4 v000002ad837f65e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002ad837f64a0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000002ad8366b3d0;
T_41 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad837d9910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad837daf90_0, 0, 32;
T_41.2 ;
    %load/vec4 v000002ad837daf90_0;
    %pad/u 33;
    %cmpi/u 4, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_41.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002ad837daf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad837dab30, 0, 4;
    %load/vec4 v000002ad837daf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad837daf90_0, 0, 32;
    %jmp T_41.2;
T_41.3 ;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad837daf90_0, 0, 32;
T_41.4 ;
    %load/vec4 v000002ad837daf90_0;
    %pad/u 33;
    %cmpi/u 4, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_41.5, 5;
    %ix/getv/s 4, v000002ad837daf90_0;
    %load/vec4a v000002ad837dab30, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002ad837d9af0_0;
    %load/vec4 v000002ad837daf90_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002ad837daf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad837dab30, 0, 4;
    %load/vec4 v000002ad837daf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad837daf90_0, 0, 32;
    %jmp T_41.4;
T_41.5 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000002ad8366b3d0;
T_42 ;
    %wait E_000002ad837a81b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad837daf90_0, 0, 32;
T_42.0 ;
    %load/vec4 v000002ad837daf90_0;
    %pad/u 33;
    %cmpi/u 4, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_42.1, 5;
    %ix/getv/s 4, v000002ad837daf90_0;
    %load/vec4a v000002ad837dab30, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002ad837daf90_0;
    %store/vec4 v000002ad837da270_0, 4, 1;
    %load/vec4 v000002ad837daf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad837daf90_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000002ad83675920;
T_43 ;
    %wait E_000002ad837a9d30;
    %load/vec4 v000002ad837dabd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad837f6b80_0, 0, 32;
T_43.2 ;
    %load/vec4 v000002ad837f6b80_0;
    %pad/u 33;
    %cmpi/u 4, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002ad837f6b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad837f7a80, 0, 4;
    %load/vec4 v000002ad837f6b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad837f6b80_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad837f6b80_0, 0, 32;
T_43.4 ;
    %load/vec4 v000002ad837f6b80_0;
    %pad/u 33;
    %cmpi/u 4, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_43.5, 5;
    %ix/getv/s 4, v000002ad837f6b80_0;
    %load/vec4a v000002ad837f7a80, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002ad837d9a50_0;
    %load/vec4 v000002ad837f6b80_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002ad837f6b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad837f7a80, 0, 4;
    %load/vec4 v000002ad837f6b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad837f6b80_0, 0, 32;
    %jmp T_43.4;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002ad83675920;
T_44 ;
    %wait E_000002ad837a9930;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad837f6b80_0, 0, 32;
T_44.0 ;
    %load/vec4 v000002ad837f6b80_0;
    %pad/u 33;
    %cmpi/u 4, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_44.1, 5;
    %ix/getv/s 4, v000002ad837f6b80_0;
    %load/vec4a v000002ad837f7a80, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002ad837f6b80_0;
    %store/vec4 v000002ad837dad10_0, 4, 1;
    %load/vec4 v000002ad837f6b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad837f6b80_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000002ad8373f2a0;
T_45 ;
    %wait E_000002ad837abeb0;
    %load/vec4 v000002ad8373d6a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002ad8373e280_0, 0, 4;
    %jmp T_45.4;
T_45.0 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002ad8373e280_0, 0, 4;
    %jmp T_45.4;
T_45.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002ad8373e280_0, 0, 4;
    %jmp T_45.4;
T_45.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002ad8373e280_0, 0, 4;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000002ad8384a730;
T_46 ;
    %wait E_000002ad837aba70;
    %load/vec4 v000002ad838521b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v000002ad83850810_0;
    %assign/vec4 v000002ad838518f0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000002ad836a01d0;
T_47 ;
    %wait E_000002ad837a8530;
    %load/vec4 v000002ad837ee620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v000002ad837eeda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %jmp T_47.6;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad837edea0_0, 0, 1;
    %jmp T_47.6;
T_47.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad837ef840_0, 0, 1;
    %jmp T_47.6;
T_47.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad837ee260_0, 0, 1;
    %jmp T_47.6;
T_47.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad837ef2a0_0, 0, 1;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad837edea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad837ef840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad837ee260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad837ef2a0_0, 0, 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000002ad8367cd10;
T_48 ;
    %wait E_000002ad837a7370;
    %load/vec4 v000002ad837ef340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837ee580_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000002ad837edd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v000002ad837eeb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %jmp T_48.8;
T_48.4 ;
    %load/vec4 v000002ad837ee8a0_0;
    %load/vec4 v000002ad837ef3e0_0;
    %add;
    %assign/vec4 v000002ad837ee9e0_0, 0;
    %jmp T_48.8;
T_48.5 ;
    %load/vec4 v000002ad837ee8a0_0;
    %load/vec4 v000002ad837ef3e0_0;
    %sub;
    %assign/vec4 v000002ad837ee9e0_0, 0;
    %jmp T_48.8;
T_48.6 ;
    %load/vec4 v000002ad837ee8a0_0;
    %load/vec4 v000002ad837ef3e0_0;
    %mul;
    %assign/vec4 v000002ad837ee9e0_0, 0;
    %jmp T_48.8;
T_48.7 ;
    %load/vec4 v000002ad837ee8a0_0;
    %load/vec4 v000002ad837ef3e0_0;
    %div;
    %assign/vec4 v000002ad837ee9e0_0, 0;
    %jmp T_48.8;
T_48.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad837ee580_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837ee580_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000002ad8367aa50;
T_49 ;
    %wait E_000002ad837a7370;
    %load/vec4 v000002ad837ee3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ef480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837ee760_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000002ad837eef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000002ad837ee300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %jmp T_49.8;
T_49.4 ;
    %load/vec4 v000002ad837ee6c0_0;
    %load/vec4 v000002ad837ef8e0_0;
    %and;
    %assign/vec4 v000002ad837ef480_0, 0;
    %jmp T_49.8;
T_49.5 ;
    %load/vec4 v000002ad837ee6c0_0;
    %load/vec4 v000002ad837ef8e0_0;
    %or;
    %assign/vec4 v000002ad837ef480_0, 0;
    %jmp T_49.8;
T_49.6 ;
    %load/vec4 v000002ad837ee6c0_0;
    %load/vec4 v000002ad837ef8e0_0;
    %and;
    %inv;
    %assign/vec4 v000002ad837ef480_0, 0;
    %jmp T_49.8;
T_49.7 ;
    %load/vec4 v000002ad837ee6c0_0;
    %load/vec4 v000002ad837ef8e0_0;
    %or;
    %inv;
    %assign/vec4 v000002ad837ef480_0, 0;
    %jmp T_49.8;
T_49.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad837ee760_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ef480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837ee760_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000002ad836a0040;
T_50 ;
    %wait E_000002ad837a7370;
    %load/vec4 v000002ad837ede00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837ee080_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000002ad837edfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000002ad837eed00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %jmp T_50.8;
T_50.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
    %jmp T_50.8;
T_50.5 ;
    %load/vec4 v000002ad837ef700_0;
    %load/vec4 v000002ad837ef7a0_0;
    %cmp/e;
    %jmp/0xz  T_50.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
    %jmp T_50.10;
T_50.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
T_50.10 ;
    %jmp T_50.8;
T_50.6 ;
    %load/vec4 v000002ad837ef7a0_0;
    %load/vec4 v000002ad837ef700_0;
    %cmp/u;
    %jmp/0xz  T_50.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
    %jmp T_50.12;
T_50.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
T_50.12 ;
    %jmp T_50.8;
T_50.7 ;
    %load/vec4 v000002ad837ef700_0;
    %load/vec4 v000002ad837ef7a0_0;
    %cmp/u;
    %jmp/0xz  T_50.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
    %jmp T_50.14;
T_50.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
T_50.14 ;
    %jmp T_50.8;
T_50.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad837ee080_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837ee1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837ee080_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000002ad836a4900;
T_51 ;
    %wait E_000002ad837a7370;
    %load/vec4 v000002ad837ef160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837b51d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837b4cd0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000002ad837b5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000002ad837eebc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %jmp T_51.8;
T_51.4 ;
    %load/vec4 v000002ad837ef5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002ad837b51d0_0, 0;
    %jmp T_51.8;
T_51.5 ;
    %load/vec4 v000002ad837ef5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002ad837b51d0_0, 0;
    %jmp T_51.8;
T_51.6 ;
    %load/vec4 v000002ad837eec60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002ad837b51d0_0, 0;
    %jmp T_51.8;
T_51.7 ;
    %load/vec4 v000002ad837eec60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002ad837b51d0_0, 0;
    %jmp T_51.8;
T_51.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad837b4cd0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad837b51d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad837b4cd0_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000002ad8367cb80;
T_52 ;
    %wait E_000002ad837a78f0;
    %load/vec4 v000002ad837ef200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %jmp T_52.4;
T_52.0 ;
    %load/vec4 v000002ad837edc20_0;
    %store/vec4 v000002ad837ef0c0_0, 0, 8;
    %jmp T_52.4;
T_52.1 ;
    %load/vec4 v000002ad837ee120_0;
    %store/vec4 v000002ad837ef0c0_0, 0, 8;
    %jmp T_52.4;
T_52.2 ;
    %load/vec4 v000002ad837ef660_0;
    %store/vec4 v000002ad837ef0c0_0, 0, 8;
    %jmp T_52.4;
T_52.3 ;
    %load/vec4 v000002ad837edcc0_0;
    %store/vec4 v000002ad837ef0c0_0, 0, 8;
    %jmp T_52.4;
T_52.4 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000002ad8367abe0;
T_53 ;
    %wait E_000002ad837a80b0;
    %load/vec4 v000002ad837eeee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %jmp T_53.4;
T_53.0 ;
    %load/vec4 v000002ad837eda40_0;
    %store/vec4 v000002ad837ee800_0, 0, 1;
    %jmp T_53.4;
T_53.1 ;
    %load/vec4 v000002ad837ee440_0;
    %store/vec4 v000002ad837ee800_0, 0, 1;
    %jmp T_53.4;
T_53.2 ;
    %load/vec4 v000002ad837ee4e0_0;
    %store/vec4 v000002ad837ee800_0, 0, 1;
    %jmp T_53.4;
T_53.3 ;
    %load/vec4 v000002ad837ef520_0;
    %store/vec4 v000002ad837ee800_0, 0, 1;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000002ad8373f110;
T_54 ;
    %wait E_000002ad837a87f0;
    %load/vec4 v000002ad8373eaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad8373de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373d880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ad8373e960_0, 0, 32;
T_54.2 ;
    %load/vec4 v000002ad8373e960_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.3, 5;
    %load/vec4 v000002ad8373e960_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_54.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v000002ad8373e960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8373e0a0, 0, 4;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v000002ad8373e960_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_54.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v000002ad8373e960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8373e0a0, 0, 4;
    %jmp T_54.7;
T_54.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002ad8373e960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8373e0a0, 0, 4;
T_54.7 ;
T_54.5 ;
    %load/vec4 v000002ad8373e960_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ad8373e960_0, 0, 32;
    %jmp T_54.2;
T_54.3 ;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000002ad8373dec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %load/vec4 v000002ad8373e6e0_0;
    %load/vec4 v000002ad8373ef00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad8373e0a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad8373d880_0, 0;
    %jmp T_54.9;
T_54.8 ;
    %load/vec4 v000002ad8373d100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.12, 9;
    %load/vec4 v000002ad8373dec0_0;
    %nor/r;
    %and;
T_54.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %load/vec4 v000002ad8373ef00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002ad8373e0a0, 4;
    %assign/vec4 v000002ad8373de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad8373d880_0, 0;
T_54.10 ;
T_54.9 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
# The file index is used to find the file name in the following table.
:file_names 37;
    "N/A";
    "<interactive>";
    "SYS_TOP.v";
    "./../ALU/ALU.v";
    "./ALU_MUX.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
    "./../MUX/MUX.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./UART_RX_FSM.v";
    "./deserializer.v";
    "./data_sampling.v";
    "./edge_bit_counter.v";
    "./parity_checker.v";
    "./start_checker.v";
    "./stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./UART_TX_FSM.v";
    "./UART_TX_MUX.v";
    "./parity_calc.v";
    "./serializer.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
