#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020d61fcd3c0 .scope module, "ALU" "ALU" 2 16;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "inA";
    .port_info 3 /INPUT 8 "inB";
    .port_info 4 /INPUT 4 "op";
P_0000020d62009b10 .param/l "N" 0 2 16, +C4<00000000000000000000000000001000>;
L_0000020d62009fb0 .functor BUFZ 8, v0000020d62075250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000020d6200c400_0 .net *"_ivl_0", 31 0, L_0000020d62076470;  1 drivers
L_0000020d62077110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d6200c180_0 .net/2s *"_ivl_10", 1 0, L_0000020d62077110;  1 drivers
v0000020d6200c4a0_0 .net *"_ivl_12", 1 0, L_0000020d62076650;  1 drivers
L_0000020d62077038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d6200ba00_0 .net *"_ivl_3", 23 0, L_0000020d62077038;  1 drivers
L_0000020d62077080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d6200baa0_0 .net/2u *"_ivl_4", 31 0, L_0000020d62077080;  1 drivers
v0000020d6200bb40_0 .net *"_ivl_6", 0 0, L_0000020d62076510;  1 drivers
L_0000020d620770c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020d6200bbe0_0 .net/2s *"_ivl_8", 1 0, L_0000020d620770c8;  1 drivers
o0000020d620210c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020d6200bc80_0 .net "inA", 7 0, o0000020d620210c8;  0 drivers
o0000020d620210f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020d6200bd20_0 .net "inB", 7 0, o0000020d620210f8;  0 drivers
o0000020d62021128 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020d62075d90_0 .net "op", 3 0, o0000020d62021128;  0 drivers
v0000020d62076f10_0 .net "out", 7 0, L_0000020d62009fb0;  1 drivers
v0000020d62075250_0 .var "result", 7 0;
v0000020d62075e30_0 .net "zero", 0 0, L_0000020d620766f0;  1 drivers
E_0000020d62009cd0 .event anyedge, v0000020d62075d90_0, v0000020d6200bc80_0, v0000020d6200bd20_0;
L_0000020d62076470 .concat [ 8 24 0 0], v0000020d62075250_0, L_0000020d62077038;
L_0000020d62076510 .cmp/eq 32, L_0000020d62076470, L_0000020d62077080;
L_0000020d62076650 .functor MUXZ 2, L_0000020d62077110, L_0000020d620770c8, L_0000020d62076510, C4<>;
L_0000020d620766f0 .part L_0000020d62076650, 0, 1;
S_0000020d61fcd550 .scope module, "Memory" "Memory" 2 94;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
o0000020d620215d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000020d62077158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000020d6200a090 .functor XNOR 1, o0000020d620215d8, L_0000020d62077158, C4<0>, C4<0>;
o0000020d62021578 .functor BUFZ 1, C4<z>; HiZ drive
L_0000020d620771a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020d6200a020 .functor XNOR 1, o0000020d62021578, L_0000020d620771a0, C4<0>, C4<0>;
L_0000020d620e0690 .functor AND 1, L_0000020d6200a090, L_0000020d6200a020, C4<1>, C4<1>;
v0000020d62075f70_0 .net/2u *"_ivl_0", 0 0, L_0000020d62077158;  1 drivers
v0000020d620756b0_0 .net *"_ivl_10", 31 0, L_0000020d62076790;  1 drivers
v0000020d620754d0_0 .net *"_ivl_13", 9 0, L_0000020d620768d0;  1 drivers
v0000020d620761f0_0 .net *"_ivl_14", 13 0, L_0000020d62076970;  1 drivers
L_0000020d620771e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000020d62075bb0_0 .net *"_ivl_17", 3 0, L_0000020d620771e8;  1 drivers
L_0000020d62077230 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000020d620751b0_0 .net *"_ivl_18", 31 0, L_0000020d62077230;  1 drivers
v0000020d62075930_0 .net *"_ivl_2", 0 0, L_0000020d6200a090;  1 drivers
v0000020d62075430_0 .net/2u *"_ivl_4", 0 0, L_0000020d620771a0;  1 drivers
v0000020d62075750_0 .net *"_ivl_6", 0 0, L_0000020d6200a020;  1 drivers
v0000020d620752f0_0 .net *"_ivl_9", 0 0, L_0000020d620e0690;  1 drivers
o0000020d620214b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020d620759d0_0 .net "addr", 31 0, o0000020d620214b8;  0 drivers
o0000020d620214e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d620765b0_0 .net "clock", 0 0, o0000020d620214e8;  0 drivers
v0000020d62075cf0 .array "data", 0 4095, 31 0;
o0000020d62021518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020d62075390_0 .net "din", 31 0, o0000020d62021518;  0 drivers
v0000020d620760b0_0 .net "dout", 31 0, L_0000020d62076b50;  1 drivers
v0000020d62076150_0 .net "ren", 0 0, o0000020d62021578;  0 drivers
o0000020d620215a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d62075570_0 .net "reset", 0 0, o0000020d620215a8;  0 drivers
v0000020d62076a10_0 .net "wen", 0 0, o0000020d620215d8;  0 drivers
E_0000020d620095d0 .event anyedge, v0000020d620759d0_0, v0000020d62076150_0, v0000020d62076a10_0, v0000020d62075390_0;
E_0000020d62008fd0 .event posedge, v0000020d62076a10_0, v0000020d62076150_0;
E_0000020d62009010 .event anyedge, v0000020d62076a10_0, v0000020d62076150_0;
L_0000020d62076790 .array/port v0000020d62075cf0, L_0000020d62076970;
L_0000020d620768d0 .part o0000020d620214b8, 0, 10;
L_0000020d62076970 .concat [ 10 4 0 0], L_0000020d620768d0, L_0000020d620771e8;
L_0000020d62076b50 .functor MUXZ 32, L_0000020d62077230, L_0000020d62076790, L_0000020d620e0690, C4<>;
S_0000020d6201aa50 .scope module, "RegFile" "RegFile" 2 57;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_0000020d620e0460 .functor BUFZ 32, L_0000020d62075110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020d620e0f50 .functor BUFZ 32, L_0000020d62076c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020d62075610_0 .net *"_ivl_0", 31 0, L_0000020d62075110;  1 drivers
v0000020d62076d30_0 .net *"_ivl_10", 6 0, L_0000020d620c0170;  1 drivers
L_0000020d620772c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d620757f0_0 .net *"_ivl_13", 1 0, L_0000020d620772c0;  1 drivers
v0000020d62075890_0 .net *"_ivl_2", 6 0, L_0000020d62076bf0;  1 drivers
L_0000020d62077278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d62075a70_0 .net *"_ivl_5", 1 0, L_0000020d62077278;  1 drivers
v0000020d62076830_0 .net *"_ivl_8", 31 0, L_0000020d62076c90;  1 drivers
o0000020d62021878 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d62076330_0 .net "clock", 0 0, o0000020d62021878;  0 drivers
v0000020d62076e70 .array "data", 31 0, 31 0;
v0000020d620763d0_0 .var/i "i", 31 0;
o0000020d620218d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000020d62075b10_0 .net "raA", 4 0, o0000020d620218d8;  0 drivers
o0000020d62021908 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000020d62076dd0_0 .net "raB", 4 0, o0000020d62021908;  0 drivers
v0000020d62075070_0 .net "rdA", 31 0, L_0000020d620e0460;  1 drivers
v0000020d62076ab0_0 .net "rdB", 31 0, L_0000020d620e0f50;  1 drivers
o0000020d62021998 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d62075c50_0 .net "reset", 0 0, o0000020d62021998;  0 drivers
o0000020d620219c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000020d62075ed0_0 .net "wa", 4 0, o0000020d620219c8;  0 drivers
o0000020d620219f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020d62076010_0 .net "wd", 31 0, o0000020d620219f8;  0 drivers
o0000020d62021a28 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d62076290_0 .net "wen", 0 0, o0000020d62021a28;  0 drivers
E_0000020d62009350 .event negedge, v0000020d62075c50_0, v0000020d62076330_0;
L_0000020d62075110 .array/port v0000020d62076e70, L_0000020d62076bf0;
L_0000020d62076bf0 .concat [ 5 2 0 0], o0000020d620218d8, L_0000020d62077278;
L_0000020d62076c90 .array/port v0000020d62076e70, L_0000020d620c0170;
L_0000020d620c0170 .concat [ 5 2 0 0], o0000020d62021908, L_0000020d620772c0;
    .scope S_0000020d61fcd3c0;
T_0 ;
    %wait E_0000020d62009cd0;
    %load/vec4 v0000020d62075d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000020d62075250_0, 0, 8;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0000020d6200bc80_0;
    %load/vec4 v0000020d6200bd20_0;
    %and;
    %store/vec4 v0000020d62075250_0, 0, 8;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0000020d6200bc80_0;
    %load/vec4 v0000020d6200bd20_0;
    %or;
    %store/vec4 v0000020d62075250_0, 0, 8;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0000020d6200bc80_0;
    %load/vec4 v0000020d6200bd20_0;
    %add;
    %store/vec4 v0000020d62075250_0, 0, 8;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0000020d6200bc80_0;
    %load/vec4 v0000020d6200bd20_0;
    %sub;
    %store/vec4 v0000020d62075250_0, 0, 8;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000020d6200bc80_0;
    %load/vec4 v0000020d6200bd20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v0000020d62075250_0, 0, 8;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0000020d6200bc80_0;
    %load/vec4 v0000020d6200bd20_0;
    %or;
    %inv;
    %store/vec4 v0000020d62075250_0, 0, 8;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020d61fcd550;
T_1 ;
    %wait E_0000020d62009010;
    %load/vec4 v0000020d62076150_0;
    %load/vec4 v0000020d62076a10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 106 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020d61fcd550;
T_2 ;
    %wait E_0000020d62008fd0;
    %load/vec4 v0000020d620759d0_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 110 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020d61fcd550;
T_3 ;
    %wait E_0000020d620095d0;
    %load/vec4 v0000020d62076a10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v0000020d62076150_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000020d62075390_0;
    %load/vec4 v0000020d620759d0_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000020d62075cf0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020d6201aa50;
T_4 ;
    %wait E_0000020d62009350;
    %load/vec4 v0000020d62075c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d620763d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020d620763d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020d620763d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d62076e70, 0, 4;
    %load/vec4 v0000020d620763d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d620763d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020d62076290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020d62076010_0;
    %load/vec4 v0000020d62075ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d62076e70, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "data.v";
