# CPU_VHDL
A simple CPU's design using VHDL
The .ucf( Constraint's file ) is design to work over a Basys 2 Spartan-3E FPGA 
