
---------- Begin Simulation Statistics ----------
final_tick                               359103975005500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806136                       # Number of bytes of host memory used
host_op_rate                                    81411                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.30                       # Real time elapsed on the host
host_tick_rate                               45669156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009467                       # Number of seconds simulated
sim_ticks                                  9467165500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       169313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        343454                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1372854                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           37                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77446                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1404302                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1026054                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1372854                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       346800                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1502684                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48162                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        20082                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6488825                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4458135                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77515                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1449043                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3044131                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18445895                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.914910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.301792                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15025376     81.46%     81.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       879228      4.77%     86.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       138363      0.75%     86.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219956      1.19%     88.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389397      2.11%     90.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       211331      1.15%     91.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78488      0.43%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54713      0.30%     92.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1449043      7.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18445895                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.893431                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.893431                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14618938                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20841547                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1195255                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2164927                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77765                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        817753                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3212550                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15697                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369434                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1260                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1502684                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1747795                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16978913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13077773                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles           63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3816                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155530                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.079363                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1814019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1074216                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.690692                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18874642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.173965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.579831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15115625     80.08%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           276834      1.47%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212456      1.13%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226050      1.20%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327479      1.74%     85.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387649      2.05%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           494308      2.62%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109656      0.58%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1724585      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18874642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14837887                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8828259                       # number of floating regfile writes
system.switch_cpus.idleCycles                   59669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87528                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1166321                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.000015                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3672200                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369369                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7749079                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3303745                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           20                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       429459                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19917162                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3302831                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       139759                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18934599                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          79764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        637134                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77765                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        764673                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29752                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        50230                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       560556                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       109059                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24051697                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18616106                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596916                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14356853                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.983194                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18649185                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17191817                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8222894                       # number of integer regfile writes
system.switch_cpus.ipc                       0.528142                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.528142                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39386      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8762734     45.94%     46.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          203      0.00%     46.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967867      5.07%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1450163      7.60%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35281      0.18%     59.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317465      6.91%     65.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15453      0.08%     66.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409305      7.39%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352475      7.09%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1368662      7.18%     87.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       330684      1.73%     89.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1978564     10.37%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        46023      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19074360                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9283965                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18364413                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8916855                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9733321                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              350402                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018370                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          102189     29.16%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61519     17.56%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        83969     23.96%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            4      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23091      6.59%     77.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3233      0.92%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34856      9.95%     88.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6012      1.72%     89.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35444     10.12%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           85      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10101411                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     39058100                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9699251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13224847                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19917102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19074360                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           60                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3040723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        48751                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4236678                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18874642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.010581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.891373                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13047366     69.13%     69.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1500523      7.95%     77.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1069192      5.66%     82.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       902034      4.78%     87.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       798197      4.23%     91.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       558506      2.96%     94.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       470257      2.49%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306045      1.62%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222522      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18874642                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.007397                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1748218                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   462                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        53769                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19872                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3303745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       429459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6138857                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18934311                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11939982                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1423096                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1539378                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         590641                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        153828                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49416933                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20475973                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23737845                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2581035                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         466778                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77765                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2736478                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4323347                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15650133                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19364410                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4303175                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36917311                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40270624                       # The number of ROB writes
system.switch_cpus.timesIdled                     651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       106840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413205                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         106840                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             165342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16308                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153005                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8798                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        165343                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       517594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       517594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 517594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12188672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12188672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12188672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            174141                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  174141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              174141                       # Request fanout histogram
system.membus.reqLayer2.occupancy           445379000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          932494250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9467165500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          345532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10074                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           939                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14939904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15030592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          183490                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1043712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           390836                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.273363                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.445686                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 283996     72.66%     72.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 106840     27.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             390836                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          234109000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309603000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1405999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           54                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        33150                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33204                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           54                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        33150                       # number of overall hits
system.l2.overall_hits::total                   33204                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          883                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       173254                       # number of demand (read+write) misses
system.l2.demand_misses::total                 174142                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          883                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       173254                       # number of overall misses
system.l2.overall_misses::total                174142                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     75234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14431265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14506499500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     75234000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14431265500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14506499500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.942369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.839393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839862                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.942369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.839393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839862                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85202.718007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83295.424637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83302.704115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85202.718007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83295.424637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83302.704115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16308                       # number of writebacks
system.l2.writebacks::total                     16308                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       173254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            174137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       173254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           174137                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     66404000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12698745500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12765149500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     66404000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12698745500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12765149500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.942369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.839393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.942369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.839393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.839838                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75202.718007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73295.540074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73305.210840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75202.718007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73295.540074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73305.210840                       # average overall mshr miss latency
system.l2.replacements                         183490                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27031                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          478                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              478                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          478                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        92664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         92664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    728360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     728360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.873337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82786.997045                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82786.997045                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    640380000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    640380000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.873337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72786.997045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72786.997045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     75234000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75234000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.942369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85202.718007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85010.169492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     66404000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66404000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.942369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75202.718007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75202.718007                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       164456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          164459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13702905500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13702905500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.837651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83322.624289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83321.104348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       164456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       164456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12058365500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12058365500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.837651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.837638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73322.745902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73322.745902                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4046.750777                       # Cycle average of tags in use
system.l2.tags.total_refs                      307728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    183490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.677083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     257.134052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.011974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.132411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.285596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3783.186745                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.062777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.923630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1840406                       # Number of tag accesses
system.l2.tags.data_accesses                  1840406                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        56512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11088128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11144960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        56512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1043712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1043712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       173252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16308                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5969263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1171219411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1177222475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5969263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5982783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110245458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110245458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110245458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5969263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1171219411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1287467933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    173054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000531082500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1005                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1005                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              353570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15304                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      174136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16308                       # Number of write requests accepted
system.mem_ctrls.readBursts                    174136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              735                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2316992500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  869685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5578311250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13320.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32070.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   129896                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10320                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                174136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16308                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   98801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.444731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.225770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.026824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22850     45.70%     45.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11474     22.95%     68.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4858      9.72%     78.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3187      6.37%     84.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1714      3.43%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1191      2.38%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.88%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          578      1.16%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3207      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     172.917413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.335642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.039359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           847     84.28%     84.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           68      6.77%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           35      3.48%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           20      1.99%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      1.89%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           13      1.29%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1005                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.203980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              913     90.85%     90.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      1.49%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54      5.37%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      1.59%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.30%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1005                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11131968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1042240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11144704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1043712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1175.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1177.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9467079000                       # Total gap between requests
system.mem_ctrls.avgGap                      49710.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        56512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11075456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1042240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5969262.922466075048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1169880889.903107881546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110089973.604031756520                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       173253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     30034250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5548277000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 228437316000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34013.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32024.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14007684.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            161378280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             85767000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           584130540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           39431880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     746787600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4178692230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        116459520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5912647050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.542483                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    266003750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    315900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8885251750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            195664560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103986795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           657779640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45575820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     746787600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4182743220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        113053920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6045591555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.585177                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    254807250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    315900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8896448250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9467155500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1746557                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1746567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1746557                       # number of overall hits
system.cpu.icache.overall_hits::total         1746567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1238                       # number of overall misses
system.cpu.icache.overall_misses::total          1240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     95311500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95311500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     95311500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95311500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1747795                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1747807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1747795                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1747807                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000709                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76988.287561                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76864.112903                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76988.287561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76864.112903                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          478                       # number of writebacks
system.cpu.icache.writebacks::total               478                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          301                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          301                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          937                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          937                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          937                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          937                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     77226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     77226500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77226500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000536                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000536                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000536                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000536                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82418.890075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82418.890075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82418.890075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82418.890075                       # average overall mshr miss latency
system.cpu.icache.replacements                    478                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1746557                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1746567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     95311500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95311500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1747795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1747807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76988.287561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76864.112903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          301                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          937                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          937                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     77226500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77226500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000536                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000536                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82418.890075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82418.890075                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008494                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              817486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1710.221757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3496553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3496553                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2651592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2651593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2651592                       # number of overall hits
system.cpu.dcache.overall_hits::total         2651593                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       816584                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         816587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       816584                       # number of overall misses
system.cpu.dcache.overall_misses::total        816587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  55297093701                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55297093701                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  55297093701                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55297093701                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3468176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3468180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3468176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3468180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.235451                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.235451                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.235451                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.235451                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67717.581658                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67717.332876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67717.581658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67717.332876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1140845                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31432                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.295654                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27031                       # number of writebacks
system.cpu.dcache.writebacks::total             27031                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       610180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       610180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       610180                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       610180                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15113911201                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15113911201                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15113911201                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15113911201                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73224.894871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73224.894871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73224.894871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73224.894871                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205381                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2341278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2341279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       806446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        806449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  54525590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54525590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3147724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3147728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.256200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.256200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67612.202181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67611.950663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       610115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       610115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14356540500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14356540500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73124.165313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73124.165313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    771503701                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    771503701                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76100.187512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76100.187512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    757370701                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    757370701                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75188.196267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75188.196267                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103975005500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.026916                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2772192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.497802                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.026914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7142765                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7142765                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359132653387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58097                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806668                       # Number of bytes of host memory used
host_op_rate                                    98137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   688.51                       # Real time elapsed on the host
host_tick_rate                               41652837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028678                       # Number of seconds simulated
sim_ticks                                 28678382000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       523102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1046054                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4221697                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239451                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4314132                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3089760                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4221697                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1131937                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4635013                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          151131                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66745                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19953544                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13595517                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239469                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4344075                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9234173                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     55930075                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.906347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.291438                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     45630189     81.58%     81.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2645366      4.73%     86.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437429      0.78%     87.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       688485      1.23%     88.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1151053      2.06%     90.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       624162      1.12%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       236441      0.42%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       172875      0.31%     92.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4344075      7.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     55930075                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.911892                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.911892                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      44413749                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62817148                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3579628                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6564155                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240300                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2436305                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9659230                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51408                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1212934                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4666                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4635013                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5240079                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              51565049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         51820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39498946                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          199                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          480600                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.080810                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5428476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3240891                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.688654                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     57234137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.169988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.578321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45874237     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           832137      1.45%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           656856      1.15%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           710266      1.24%     83.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1005116      1.76%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1122809      1.96%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1435061      2.51%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           339493      0.59%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5258162      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     57234137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42751010                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25404892                       # number of floating regfile writes
system.switch_cpus.idleCycles                  122627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       269995                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3561828                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.990950                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11160628                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1212607                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23818525                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9964806                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           43                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21756                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1421327                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59915393                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9948021                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       439157                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56837673                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         248260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1960078                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240300                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2354292                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        90539                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       184655                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          876                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1018                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1160                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1692860                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       362741                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1018                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93999                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       175996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72133401                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55869361                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.597043                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43066710                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.974068                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55973916                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53077494                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25610658                       # number of integer regfile writes
system.switch_cpus.ipc                       0.523042                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.523042                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114948      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27007061     47.15%     47.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          903      0.00%     47.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766432      4.83%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4164973      7.27%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           30      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101490      0.18%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795869      6.63%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44892      0.08%     66.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058335      7.09%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896900      6.80%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4390165      7.66%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1098823      1.92%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5695585      9.94%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140174      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57276832                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26741658                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52880905                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25665565                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27852143                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1079786                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018852                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          333835     30.92%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179907     16.66%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248541     23.02%     70.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68627      6.36%     76.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9630      0.89%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         114701     10.62%     88.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19649      1.82%     90.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104507      9.68%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          389      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31500012                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    120144673                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30203796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41287533                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59915267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57276832                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9223335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       157993                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13290317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     57234137                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.000746                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.884819                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     39741193     69.44%     69.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4500014      7.86%     77.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3221856      5.63%     82.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2693935      4.71%     87.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2385965      4.17%     91.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1680817      2.94%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1423566      2.49%     97.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       932368      1.63%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654423      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     57234137                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.998606                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5240109                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    30                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       193550                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        87185                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9964806                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1421327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18697390                       # number of misc regfile reads
system.switch_cpus.numCycles                 57356764                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        36560803                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4238666                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4609774                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1603427                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        461957                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149553874                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61681991                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71568398                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7793288                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1410990                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240300                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8029824                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13185250                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45028625                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60145705                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          148                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12877439                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111512245                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121159146                       # The number of ROB writes
system.switch_cpus.timesIdled                    1369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       326310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257945                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         326310                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28678382000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             496001                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        54660                       # Transaction distribution
system.membus.trans_dist::CleanEvict           468442                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26952                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26952                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        496000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1569007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1569007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1569007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36967232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36967232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36967232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            522952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  522952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              522952                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1376309500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2800320250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28678382000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28678382000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28678382000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28678382000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            597998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       145798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1047592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30978                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2176                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       278208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45948032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46226240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          566590                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3498240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1195564                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.272934                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.445467                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 869254     72.71%     72.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 326310     27.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1195564                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          722281500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940200000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3264998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28678382000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          319                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       105704                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106023                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          319                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       105704                       # number of overall hits
system.l2.overall_hits::total                  106023                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1857                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       521094                       # number of demand (read+write) misses
system.l2.demand_misses::total                 522951                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1857                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       521094                       # number of overall misses
system.l2.overall_misses::total                522951                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    161395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  43593122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43754518000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    161395500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  43593122500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43754518000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628974                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628974                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.853401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.831359                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.831435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.853401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.831359                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.831435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86911.954766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83656.926581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83668.485193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86911.954766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83656.926581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83668.485193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               54660                       # number of writebacks
system.l2.writebacks::total                     54660                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       521094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            522951                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       521094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           522951                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    142825500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  38382162500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38524988000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    142825500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  38382162500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38524988000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.853401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.831359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.831435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.853401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.831359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.831435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76911.954766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73656.888201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73668.446948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76911.954766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73656.888201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73668.446948                       # average overall mshr miss latency
system.l2.replacements                         566590                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        91138                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            91138                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        91138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        91138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2171                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       282821                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        282821                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4026                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26952                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2229801000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2229801000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.870037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82732.301870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82732.301870                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1960281000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1960281000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.870037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72732.301870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72732.301870                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    161395500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161395500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.853401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.853401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86911.954766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86911.954766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    142825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.853401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.853401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76911.954766                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76911.954766                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       101678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            101678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       494142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          494142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  41363321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  41363321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.829348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.829348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83707.358411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83707.358411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       494142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       494142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  36421881500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36421881500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.829348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.829348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73707.317937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73707.317937                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28678382000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      987937                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    570686                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.731139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     279.616077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.134222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3812.249701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.930725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5598370                       # Number of tag accesses
system.l2.tags.data_accesses                  5598370                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28678382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     33350144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33468992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       118848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3498240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3498240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       521096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              522953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        54660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4144167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1162901868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1167046035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4144167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4144167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121981777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121981777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121981777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4144167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1162901868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1289027812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     54660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    520566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000527898250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1065290                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      522952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      54660                       # Number of write requests accepted
system.mem_ctrls.readBursts                    522952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    54660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    529                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7140877500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2612115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16936308750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13668.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32418.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   387023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33579                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                522952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                54660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  297795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  168411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       156479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.034637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.739222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.109300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71712     45.83%     45.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36913     23.59%     69.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15640      9.99%     79.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9692      6.19%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5462      3.49%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3632      2.32%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2738      1.75%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1709      1.09%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8981      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       156479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.986944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.980158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    231.579521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1838     54.54%     54.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          487     14.45%     68.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          318      9.44%     78.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          181      5.37%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          107      3.18%     86.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           67      1.99%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           47      1.39%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           49      1.45%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           36      1.07%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           28      0.83%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           32      0.95%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           36      1.07%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           30      0.89%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           29      0.86%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           25      0.74%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           12      0.36%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           13      0.39%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           13      0.39%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.18%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            6      0.18%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            3      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.219288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.205410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.702991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3026     89.79%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      1.72%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              205      6.08%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      1.78%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.53%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33435072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3498176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33468928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3498240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1165.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1167.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28678316500                       # Total gap between requests
system.mem_ctrls.avgGap                      49649.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       118848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     33316224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3498176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4144166.850138198119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1161719095.589144468307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121979545.429027348757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       521095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        54660                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     66252250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16870056500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 702633553250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35677.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32374.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12854620.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            514108560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            273251385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1767735480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          132410520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2264333760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12634681560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        372766560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17959287825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.230860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    858697750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    957840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26861844250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            603158640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            320586420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1962364740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          152909460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2264333760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12698087220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        319372320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18320812560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.837036                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    713699000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    957840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27006843000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    38145537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6983846                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6983856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6983846                       # number of overall hits
system.cpu.icache.overall_hits::total         6983856                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4030                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4028                       # number of overall misses
system.cpu.icache.overall_misses::total          4030                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    301145000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    301145000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    301145000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    301145000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6987874                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6987886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6987874                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6987886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000577                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000577                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74762.909633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74725.806452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74762.909633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74725.806452                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          526                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2649                       # number of writebacks
system.cpu.icache.writebacks::total              2649                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          915                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          915                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          915                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          915                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    245298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    245298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    245298000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    245298000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78797.944105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78797.944105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78797.944105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78797.944105                       # average overall mshr miss latency
system.cpu.icache.replacements                   2649                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6983846                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6983856                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4030                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    301145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    301145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6987874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6987886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74762.909633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74725.806452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          915                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          915                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    245298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    245298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78797.944105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78797.944105                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.045617                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6986971                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2243.008347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000212                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.045404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13978887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13978887                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10712659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10712660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10712659                       # number of overall hits
system.cpu.dcache.overall_hits::total        10712660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3243556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3243559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3243556                       # number of overall misses
system.cpu.dcache.overall_misses::total       3243559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 220400810621                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 220400810621                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 220400810621                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 220400810621                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13956215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13956219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232410                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67950.363928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67950.301080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67950.363928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67950.301080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4613232                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            127667                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.134882                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    46.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       118169                       # number of writebacks
system.cpu.dcache.writebacks::total            118169                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2410354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2410354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2410354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2410354                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833202                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  60835365123                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60835365123                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60835365123                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60835365123                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059701                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73013.945145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73013.945145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73013.945145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73013.945145                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9374779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9374780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3202163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3202166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 217262341000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 217262341000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12576942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12576946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67848.620136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67848.556571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2410006                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2410006                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  57757977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  57757977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72912.285696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72912.285696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3138469621                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3138469621                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75821.264972                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75821.264972                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3077387623                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3077387623                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74975.944037                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74975.944037                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359132653387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.108685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11545865                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833205                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.857172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.108683                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          708                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28745643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28745643                       # Number of data accesses

---------- End Simulation Statistics   ----------
