/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Enum Values                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace SystemZ {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    LIFETIME_START	= 15,
    LIFETIME_END	= 16,
    A	= 17,
    ADB	= 18,
    ADBR	= 19,
    ADJCALLSTACKDOWN	= 20,
    ADJCALLSTACKUP	= 21,
    ADJDYNALLOC	= 22,
    AEB	= 23,
    AEBR	= 24,
    AEXT128_64	= 25,
    AFI	= 26,
    AG	= 27,
    AGF	= 28,
    AGFI	= 29,
    AGFR	= 30,
    AGHI	= 31,
    AGHIK	= 32,
    AGR	= 33,
    AGRK	= 34,
    AGSI	= 35,
    AH	= 36,
    AHI	= 37,
    AHIK	= 38,
    AHY	= 39,
    AL	= 40,
    ALC	= 41,
    ALCG	= 42,
    ALCGR	= 43,
    ALCR	= 44,
    ALFI	= 45,
    ALG	= 46,
    ALGF	= 47,
    ALGFI	= 48,
    ALGFR	= 49,
    ALGHSIK	= 50,
    ALGR	= 51,
    ALGRK	= 52,
    ALHSIK	= 53,
    ALR	= 54,
    ALRK	= 55,
    ALY	= 56,
    AR	= 57,
    ARK	= 58,
    ASI	= 59,
    ATOMIC_CMP_SWAPW	= 60,
    ATOMIC_LOADW_AFI	= 61,
    ATOMIC_LOADW_AR	= 62,
    ATOMIC_LOADW_MAX	= 63,
    ATOMIC_LOADW_MIN	= 64,
    ATOMIC_LOADW_NILH	= 65,
    ATOMIC_LOADW_NILHi	= 66,
    ATOMIC_LOADW_NR	= 67,
    ATOMIC_LOADW_NRi	= 68,
    ATOMIC_LOADW_OILH	= 69,
    ATOMIC_LOADW_OR	= 70,
    ATOMIC_LOADW_SR	= 71,
    ATOMIC_LOADW_UMAX	= 72,
    ATOMIC_LOADW_UMIN	= 73,
    ATOMIC_LOADW_XILF	= 74,
    ATOMIC_LOADW_XR	= 75,
    ATOMIC_LOAD_AFI	= 76,
    ATOMIC_LOAD_AGFI	= 77,
    ATOMIC_LOAD_AGHI	= 78,
    ATOMIC_LOAD_AGR	= 79,
    ATOMIC_LOAD_AHI	= 80,
    ATOMIC_LOAD_AR	= 81,
    ATOMIC_LOAD_MAX_32	= 82,
    ATOMIC_LOAD_MAX_64	= 83,
    ATOMIC_LOAD_MIN_32	= 84,
    ATOMIC_LOAD_MIN_64	= 85,
    ATOMIC_LOAD_NGR	= 86,
    ATOMIC_LOAD_NGRi	= 87,
    ATOMIC_LOAD_NIHF	= 88,
    ATOMIC_LOAD_NIHFi	= 89,
    ATOMIC_LOAD_NIHH	= 90,
    ATOMIC_LOAD_NIHHi	= 91,
    ATOMIC_LOAD_NIHL	= 92,
    ATOMIC_LOAD_NIHLi	= 93,
    ATOMIC_LOAD_NILF	= 94,
    ATOMIC_LOAD_NILF32	= 95,
    ATOMIC_LOAD_NILF32i	= 96,
    ATOMIC_LOAD_NILFi	= 97,
    ATOMIC_LOAD_NILH	= 98,
    ATOMIC_LOAD_NILH32	= 99,
    ATOMIC_LOAD_NILH32i	= 100,
    ATOMIC_LOAD_NILHi	= 101,
    ATOMIC_LOAD_NILL	= 102,
    ATOMIC_LOAD_NILL32	= 103,
    ATOMIC_LOAD_NILL32i	= 104,
    ATOMIC_LOAD_NILLi	= 105,
    ATOMIC_LOAD_NR	= 106,
    ATOMIC_LOAD_NRi	= 107,
    ATOMIC_LOAD_OGR	= 108,
    ATOMIC_LOAD_OIHF	= 109,
    ATOMIC_LOAD_OIHH	= 110,
    ATOMIC_LOAD_OIHL	= 111,
    ATOMIC_LOAD_OILF	= 112,
    ATOMIC_LOAD_OILF32	= 113,
    ATOMIC_LOAD_OILH	= 114,
    ATOMIC_LOAD_OILH32	= 115,
    ATOMIC_LOAD_OILL	= 116,
    ATOMIC_LOAD_OILL32	= 117,
    ATOMIC_LOAD_OR	= 118,
    ATOMIC_LOAD_SGR	= 119,
    ATOMIC_LOAD_SR	= 120,
    ATOMIC_LOAD_UMAX_32	= 121,
    ATOMIC_LOAD_UMAX_64	= 122,
    ATOMIC_LOAD_UMIN_32	= 123,
    ATOMIC_LOAD_UMIN_64	= 124,
    ATOMIC_LOAD_XGR	= 125,
    ATOMIC_LOAD_XIHF	= 126,
    ATOMIC_LOAD_XILF	= 127,
    ATOMIC_LOAD_XILF32	= 128,
    ATOMIC_LOAD_XR	= 129,
    ATOMIC_SWAPW	= 130,
    ATOMIC_SWAP_32	= 131,
    ATOMIC_SWAP_64	= 132,
    AXBR	= 133,
    AY	= 134,
    AsmBASR	= 135,
    AsmBRAS	= 136,
    AsmBRASL	= 137,
    AsmBRC	= 138,
    AsmBRCL	= 139,
    AsmCGIJ	= 140,
    AsmCGRJ	= 141,
    AsmCIJ	= 142,
    AsmCRJ	= 143,
    AsmEJ	= 144,
    AsmEJG	= 145,
    AsmELOC	= 146,
    AsmELOCG	= 147,
    AsmELOCGR	= 148,
    AsmELOCR	= 149,
    AsmESTOC	= 150,
    AsmESTOCG	= 151,
    AsmHEJ	= 152,
    AsmHEJG	= 153,
    AsmHELOC	= 154,
    AsmHELOCG	= 155,
    AsmHELOCGR	= 156,
    AsmHELOCR	= 157,
    AsmHESTOC	= 158,
    AsmHESTOCG	= 159,
    AsmHJ	= 160,
    AsmHJG	= 161,
    AsmHLOC	= 162,
    AsmHLOCG	= 163,
    AsmHLOCGR	= 164,
    AsmHLOCR	= 165,
    AsmHSTOC	= 166,
    AsmHSTOCG	= 167,
    AsmJEAltCGI	= 168,
    AsmJEAltCGR	= 169,
    AsmJEAltCI	= 170,
    AsmJEAltCR	= 171,
    AsmJECGI	= 172,
    AsmJECGR	= 173,
    AsmJECI	= 174,
    AsmJECR	= 175,
    AsmJHAltCGI	= 176,
    AsmJHAltCGR	= 177,
    AsmJHAltCI	= 178,
    AsmJHAltCR	= 179,
    AsmJHCGI	= 180,
    AsmJHCGR	= 181,
    AsmJHCI	= 182,
    AsmJHCR	= 183,
    AsmJHEAltCGI	= 184,
    AsmJHEAltCGR	= 185,
    AsmJHEAltCI	= 186,
    AsmJHEAltCR	= 187,
    AsmJHECGI	= 188,
    AsmJHECGR	= 189,
    AsmJHECI	= 190,
    AsmJHECR	= 191,
    AsmJLAltCGI	= 192,
    AsmJLAltCGR	= 193,
    AsmJLAltCI	= 194,
    AsmJLAltCR	= 195,
    AsmJLCGI	= 196,
    AsmJLCGR	= 197,
    AsmJLCI	= 198,
    AsmJLCR	= 199,
    AsmJLEAltCGI	= 200,
    AsmJLEAltCGR	= 201,
    AsmJLEAltCI	= 202,
    AsmJLEAltCR	= 203,
    AsmJLECGI	= 204,
    AsmJLECGR	= 205,
    AsmJLECI	= 206,
    AsmJLECR	= 207,
    AsmJLHAltCGI	= 208,
    AsmJLHAltCGR	= 209,
    AsmJLHAltCI	= 210,
    AsmJLHAltCR	= 211,
    AsmJLHCGI	= 212,
    AsmJLHCGR	= 213,
    AsmJLHCI	= 214,
    AsmJLHCR	= 215,
    AsmLEJ	= 216,
    AsmLEJG	= 217,
    AsmLELOC	= 218,
    AsmLELOCG	= 219,
    AsmLELOCGR	= 220,
    AsmLELOCR	= 221,
    AsmLESTOC	= 222,
    AsmLESTOCG	= 223,
    AsmLHJ	= 224,
    AsmLHJG	= 225,
    AsmLHLOC	= 226,
    AsmLHLOCG	= 227,
    AsmLHLOCGR	= 228,
    AsmLHLOCR	= 229,
    AsmLHSTOC	= 230,
    AsmLHSTOCG	= 231,
    AsmLJ	= 232,
    AsmLJG	= 233,
    AsmLLOC	= 234,
    AsmLLOCG	= 235,
    AsmLLOCGR	= 236,
    AsmLLOCR	= 237,
    AsmLOC	= 238,
    AsmLOCG	= 239,
    AsmLOCGR	= 240,
    AsmLOCR	= 241,
    AsmLSTOC	= 242,
    AsmLSTOCG	= 243,
    AsmNEJ	= 244,
    AsmNEJG	= 245,
    AsmNELOC	= 246,
    AsmNELOCG	= 247,
    AsmNELOCGR	= 248,
    AsmNELOCR	= 249,
    AsmNESTOC	= 250,
    AsmNESTOCG	= 251,
    AsmNHEJ	= 252,
    AsmNHEJG	= 253,
    AsmNHELOC	= 254,
    AsmNHELOCG	= 255,
    AsmNHELOCGR	= 256,
    AsmNHELOCR	= 257,
    AsmNHESTOC	= 258,
    AsmNHESTOCG	= 259,
    AsmNHJ	= 260,
    AsmNHJG	= 261,
    AsmNHLOC	= 262,
    AsmNHLOCG	= 263,
    AsmNHLOCGR	= 264,
    AsmNHLOCR	= 265,
    AsmNHSTOC	= 266,
    AsmNHSTOCG	= 267,
    AsmNLEJ	= 268,
    AsmNLEJG	= 269,
    AsmNLELOC	= 270,
    AsmNLELOCG	= 271,
    AsmNLELOCGR	= 272,
    AsmNLELOCR	= 273,
    AsmNLESTOC	= 274,
    AsmNLESTOCG	= 275,
    AsmNLHJ	= 276,
    AsmNLHJG	= 277,
    AsmNLHLOC	= 278,
    AsmNLHLOCG	= 279,
    AsmNLHLOCGR	= 280,
    AsmNLHLOCR	= 281,
    AsmNLHSTOC	= 282,
    AsmNLHSTOCG	= 283,
    AsmNLJ	= 284,
    AsmNLJG	= 285,
    AsmNLLOC	= 286,
    AsmNLLOCG	= 287,
    AsmNLLOCGR	= 288,
    AsmNLLOCR	= 289,
    AsmNLSTOC	= 290,
    AsmNLSTOCG	= 291,
    AsmNOJ	= 292,
    AsmNOJG	= 293,
    AsmNOLOC	= 294,
    AsmNOLOCG	= 295,
    AsmNOLOCGR	= 296,
    AsmNOLOCR	= 297,
    AsmNOSTOC	= 298,
    AsmNOSTOCG	= 299,
    AsmOJ	= 300,
    AsmOJG	= 301,
    AsmOLOC	= 302,
    AsmOLOCG	= 303,
    AsmOLOCGR	= 304,
    AsmOLOCR	= 305,
    AsmOSTOC	= 306,
    AsmOSTOCG	= 307,
    AsmSTOC	= 308,
    AsmSTOCG	= 309,
    BASR	= 310,
    BR	= 311,
    BRAS	= 312,
    BRASL	= 313,
    BRC	= 314,
    BRCL	= 315,
    BRCT	= 316,
    BRCTG	= 317,
    C	= 318,
    CDB	= 319,
    CDBR	= 320,
    CDFBR	= 321,
    CDGBR	= 322,
    CEB	= 323,
    CEBR	= 324,
    CEFBR	= 325,
    CEGBR	= 326,
    CFDBR	= 327,
    CFEBR	= 328,
    CFI	= 329,
    CFXBR	= 330,
    CG	= 331,
    CGDBR	= 332,
    CGEBR	= 333,
    CGF	= 334,
    CGFI	= 335,
    CGFR	= 336,
    CGFRL	= 337,
    CGH	= 338,
    CGHI	= 339,
    CGHRL	= 340,
    CGHSI	= 341,
    CGIJ	= 342,
    CGR	= 343,
    CGRJ	= 344,
    CGRL	= 345,
    CGXBR	= 346,
    CH	= 347,
    CHHSI	= 348,
    CHI	= 349,
    CHRL	= 350,
    CHSI	= 351,
    CHY	= 352,
    CIJ	= 353,
    CL	= 354,
    CLC	= 355,
    CLCWrapper	= 356,
    CLFHSI	= 357,
    CLFI	= 358,
    CLG	= 359,
    CLGF	= 360,
    CLGFI	= 361,
    CLGFR	= 362,
    CLGFRL	= 363,
    CLGHRL	= 364,
    CLGHSI	= 365,
    CLGR	= 366,
    CLGRL	= 367,
    CLHHSI	= 368,
    CLHRL	= 369,
    CLI	= 370,
    CLIY	= 371,
    CLR	= 372,
    CLRL	= 373,
    CLY	= 374,
    CPSDRdd	= 375,
    CPSDRds	= 376,
    CPSDRsd	= 377,
    CPSDRss	= 378,
    CR	= 379,
    CRJ	= 380,
    CRL	= 381,
    CS	= 382,
    CSG	= 383,
    CSY	= 384,
    CXBR	= 385,
    CXFBR	= 386,
    CXGBR	= 387,
    CY	= 388,
    CondStore16	= 389,
    CondStore16Inv	= 390,
    CondStore16_32	= 391,
    CondStore16_32Inv	= 392,
    CondStore32	= 393,
    CondStore32Inv	= 394,
    CondStore32_32	= 395,
    CondStore32_32Inv	= 396,
    CondStore64	= 397,
    CondStore64Inv	= 398,
    CondStore8	= 399,
    CondStore8Inv	= 400,
    CondStore8_32	= 401,
    CondStore8_32Inv	= 402,
    CondStoreF32	= 403,
    CondStoreF32Inv	= 404,
    CondStoreF64	= 405,
    CondStoreF64Inv	= 406,
    DDB	= 407,
    DDBR	= 408,
    DEB	= 409,
    DEBR	= 410,
    DL	= 411,
    DLG	= 412,
    DLGR	= 413,
    DLR	= 414,
    DSG	= 415,
    DSGF	= 416,
    DSGFR	= 417,
    DSGR	= 418,
    DXBR	= 419,
    EAR	= 420,
    FIDBR	= 421,
    FIEBR	= 422,
    FIXBR	= 423,
    FLOGR	= 424,
    IC	= 425,
    IC32	= 426,
    IC32Y	= 427,
    ICY	= 428,
    IIHF	= 429,
    IIHH	= 430,
    IIHL	= 431,
    IILF	= 432,
    IILF32	= 433,
    IILH	= 434,
    IILH32	= 435,
    IILL	= 436,
    IILL32	= 437,
    IPM	= 438,
    J	= 439,
    JG	= 440,
    L	= 441,
    L128	= 442,
    LA	= 443,
    LARL	= 444,
    LAY	= 445,
    LB	= 446,
    LBR	= 447,
    LCDBR	= 448,
    LCEBR	= 449,
    LCGFR	= 450,
    LCGR	= 451,
    LCR	= 452,
    LCXBR	= 453,
    LD	= 454,
    LDEB	= 455,
    LDEBR	= 456,
    LDGR	= 457,
    LDR	= 458,
    LDXBR	= 459,
    LDY	= 460,
    LE	= 461,
    LEDBR	= 462,
    LER	= 463,
    LEXBR	= 464,
    LEY	= 465,
    LG	= 466,
    LGB	= 467,
    LGBR	= 468,
    LGDR	= 469,
    LGF	= 470,
    LGFI	= 471,
    LGFR	= 472,
    LGFRL	= 473,
    LGH	= 474,
    LGHI	= 475,
    LGHR	= 476,
    LGHRL	= 477,
    LGR	= 478,
    LGRL	= 479,
    LH	= 480,
    LHI	= 481,
    LHR	= 482,
    LHRL	= 483,
    LHY	= 484,
    LLC	= 485,
    LLCR	= 486,
    LLGC	= 487,
    LLGCR	= 488,
    LLGF	= 489,
    LLGFR	= 490,
    LLGFRL	= 491,
    LLGH	= 492,
    LLGHR	= 493,
    LLGHRL	= 494,
    LLH	= 495,
    LLHR	= 496,
    LLHRL	= 497,
    LLIHF	= 498,
    LLIHH	= 499,
    LLIHL	= 500,
    LLILF	= 501,
    LLILH	= 502,
    LLILL	= 503,
    LMG	= 504,
    LNDBR	= 505,
    LNEBR	= 506,
    LNXBR	= 507,
    LOC	= 508,
    LOCG	= 509,
    LOCGR	= 510,
    LOCR	= 511,
    LPDBR	= 512,
    LPEBR	= 513,
    LPXBR	= 514,
    LR	= 515,
    LRL	= 516,
    LRV	= 517,
    LRVG	= 518,
    LRVGR	= 519,
    LRVR	= 520,
    LT	= 521,
    LTDBR	= 522,
    LTDBRCompare	= 523,
    LTEBR	= 524,
    LTEBRCompare	= 525,
    LTG	= 526,
    LTGF	= 527,
    LTGFR	= 528,
    LTGR	= 529,
    LTR	= 530,
    LTXBR	= 531,
    LTXBRCompare	= 532,
    LX	= 533,
    LXDB	= 534,
    LXDBR	= 535,
    LXEB	= 536,
    LXEBR	= 537,
    LXR	= 538,
    LY	= 539,
    LZDR	= 540,
    LZER	= 541,
    LZXR	= 542,
    MADB	= 543,
    MADBR	= 544,
    MAEB	= 545,
    MAEBR	= 546,
    MDB	= 547,
    MDBR	= 548,
    MDEB	= 549,
    MDEBR	= 550,
    MEEB	= 551,
    MEEBR	= 552,
    MGHI	= 553,
    MH	= 554,
    MHI	= 555,
    MHY	= 556,
    MLG	= 557,
    MLGR	= 558,
    MS	= 559,
    MSDB	= 560,
    MSDBR	= 561,
    MSEB	= 562,
    MSEBR	= 563,
    MSFI	= 564,
    MSG	= 565,
    MSGF	= 566,
    MSGFI	= 567,
    MSGFR	= 568,
    MSGR	= 569,
    MSR	= 570,
    MSY	= 571,
    MVC	= 572,
    MVCWrapper	= 573,
    MVGHI	= 574,
    MVHHI	= 575,
    MVHI	= 576,
    MVI	= 577,
    MVIY	= 578,
    MXBR	= 579,
    MXDB	= 580,
    MXDBR	= 581,
    N	= 582,
    NG	= 583,
    NGR	= 584,
    NGRK	= 585,
    NI	= 586,
    NIHF	= 587,
    NIHH	= 588,
    NIHL	= 589,
    NILF	= 590,
    NILF32	= 591,
    NILH	= 592,
    NILH32	= 593,
    NILL	= 594,
    NILL32	= 595,
    NIY	= 596,
    NR	= 597,
    NRK	= 598,
    NY	= 599,
    O	= 600,
    OG	= 601,
    OGR	= 602,
    OGRK	= 603,
    OI	= 604,
    OIHF	= 605,
    OIHH	= 606,
    OIHL	= 607,
    OILF	= 608,
    OILF32	= 609,
    OILH	= 610,
    OILH32	= 611,
    OILL	= 612,
    OILL32	= 613,
    OIY	= 614,
    OR	= 615,
    ORK	= 616,
    OY	= 617,
    RET	= 618,
    RISBG	= 619,
    RISBG32	= 620,
    RISBHG	= 621,
    RISBLG	= 622,
    RISBLG32	= 623,
    RLL	= 624,
    RLLG	= 625,
    RNSBG	= 626,
    ROSBG	= 627,
    RXSBG	= 628,
    S	= 629,
    SDB	= 630,
    SDBR	= 631,
    SEB	= 632,
    SEBR	= 633,
    SG	= 634,
    SGF	= 635,
    SGFR	= 636,
    SGR	= 637,
    SGRK	= 638,
    SH	= 639,
    SHY	= 640,
    SL	= 641,
    SLB	= 642,
    SLBG	= 643,
    SLBR	= 644,
    SLFI	= 645,
    SLG	= 646,
    SLGBR	= 647,
    SLGF	= 648,
    SLGFI	= 649,
    SLGFR	= 650,
    SLGR	= 651,
    SLGRK	= 652,
    SLL	= 653,
    SLLG	= 654,
    SLLK	= 655,
    SLR	= 656,
    SLRK	= 657,
    SLY	= 658,
    SQDB	= 659,
    SQDBR	= 660,
    SQEB	= 661,
    SQEBR	= 662,
    SQXBR	= 663,
    SR	= 664,
    SRA	= 665,
    SRAG	= 666,
    SRAK	= 667,
    SRK	= 668,
    SRL	= 669,
    SRLG	= 670,
    SRLK	= 671,
    ST	= 672,
    ST128	= 673,
    ST32	= 674,
    ST32Y	= 675,
    STC	= 676,
    STC32	= 677,
    STC32Y	= 678,
    STCY	= 679,
    STD	= 680,
    STDY	= 681,
    STE	= 682,
    STEY	= 683,
    STG	= 684,
    STGRL	= 685,
    STH	= 686,
    STH32	= 687,
    STH32Y	= 688,
    STHRL	= 689,
    STHRL32	= 690,
    STHY	= 691,
    STMG	= 692,
    STOC	= 693,
    STOC32	= 694,
    STOCG	= 695,
    STRL	= 696,
    STRL32	= 697,
    STRV	= 698,
    STRVG	= 699,
    STX	= 700,
    STY	= 701,
    SXBR	= 702,
    SY	= 703,
    Select32	= 704,
    Select64	= 705,
    SelectF128	= 706,
    SelectF32	= 707,
    SelectF64	= 708,
    X	= 709,
    XG	= 710,
    XGR	= 711,
    XGRK	= 712,
    XI	= 713,
    XIHF	= 714,
    XILF	= 715,
    XILF32	= 716,
    XIY	= 717,
    XR	= 718,
    XRK	= 719,
    XY	= 720,
    ZEXT128_32	= 721,
    ZEXT128_64	= 722,
    INSTRUCTION_LIST_END = 723
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Descriptors                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const uint16_t ImplicitList1[] = { SystemZ::CC, 0 };
static const uint16_t ImplicitList2[] = { SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R14D, SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D, SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D, SystemZ::CC, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo30[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo31[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo33[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo34[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo38[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo39[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo40[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo41[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo42[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo43[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo44[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo45[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo46[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo47[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo48[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo49[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo50[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo51[] = { { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo52[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo53[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo54[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo55[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo56[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo57[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo58[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo59[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo60[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo61[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo62[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo63[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo64[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo65[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo66[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo67[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo68[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo69[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo70[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo71[] = { { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo72[] = { { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo73[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo74[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo75[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo76[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo77[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo78[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo79[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo80[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo81[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo82[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo83[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo84[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo85[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo86[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo87[] = { { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo88[] = { { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo89[] = { { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo90[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo91[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo92[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo93[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo94[] = { { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo95[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo96[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo97[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo98[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo99[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo100[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo101[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo102[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo103[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo104[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo105[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo106[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo107[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo108[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo109[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo110[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo111[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo112[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo113[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo114[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo115[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo116[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo117[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo118[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SystemZ::ADDR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo119[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo120[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::ADDR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo121[] = { { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo122[] = { { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo123[] = { { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo124[] = { { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo125[] = { { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::FP64BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo126[] = { { SystemZ::GR128BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SystemZ::GR32BitRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };

extern const MCInstrDesc SystemZInsts[] = {
  { 0,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #14 = BUNDLE
  { 15,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #15 = LIFETIME_START
  { 16,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #16 = LIFETIME_END
  { 17,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x23c88ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #17 = A
  { 18,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x3fd08ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #18 = ADB
  { 19,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #19 = ADBR
  { 20,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #20 = ADJCALLSTACKDOWN
  { 21,	2,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #21 = ADJCALLSTACKUP
  { 22,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #22 = ADJDYNALLOC
  { 23,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x3fc88ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #23 = AEB
  { 24,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #24 = AEBR
  { 25,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #25 = AEXT128_64
  { 26,	3,	1,	0,	6,	0, 0x23c00ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #26 = AFI
  { 27,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23d0cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #27 = AG
  { 28,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23c8cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #28 = AGF
  { 29,	3,	1,	0,	6,	0, 0x23c00ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #29 = AGFI
  { 30,	3,	1,	0,	4,	0, 0x23c00ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #30 = AGFR
  { 31,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x23c00ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #31 = AGHI
  { 32,	3,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x23c00ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #32 = AGHIK
  { 33,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23c00ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #33 = AGR
  { 34,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23c00ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #34 = AGRK
  { 35,	3,	0,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x23c04ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #35 = AGSI
  { 36,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x23c48ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #36 = AH
  { 37,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x23c00ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #37 = AHI
  { 38,	3,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x23c00ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #38 = AHIK
  { 39,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23c4cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #39 = AHY
  { 40,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #40 = AL
  { 41,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #41 = ALC
  { 42,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #42 = ALCG
  { 43,	3,	1,	0,	4,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #43 = ALCGR
  { 44,	3,	1,	0,	4,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #44 = ALCR
  { 45,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #45 = ALFI
  { 46,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #46 = ALG
  { 47,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #47 = ALGF
  { 48,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #48 = ALGFI
  { 49,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #49 = ALGFR
  { 50,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #50 = ALGHSIK
  { 51,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #51 = ALGR
  { 52,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #52 = ALGRK
  { 53,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #53 = ALHSIK
  { 54,	3,	1,	0,	2,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #54 = ALR
  { 55,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #55 = ALRK
  { 56,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #56 = ALY
  { 57,	3,	1,	0,	2,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23c00ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #57 = AR
  { 58,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23c00ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #58 = ARK
  { 59,	3,	0,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x23c04ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #59 = ASI
  { 60,	8,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #60 = ATOMIC_CMP_SWAPW
  { 61,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #61 = ATOMIC_LOADW_AFI
  { 62,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #62 = ATOMIC_LOADW_AR
  { 63,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #63 = ATOMIC_LOADW_MAX
  { 64,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #64 = ATOMIC_LOADW_MIN
  { 65,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #65 = ATOMIC_LOADW_NILH
  { 66,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #66 = ATOMIC_LOADW_NILHi
  { 67,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #67 = ATOMIC_LOADW_NR
  { 68,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #68 = ATOMIC_LOADW_NRi
  { 69,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #69 = ATOMIC_LOADW_OILH
  { 70,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #70 = ATOMIC_LOADW_OR
  { 71,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #71 = ATOMIC_LOADW_SR
  { 72,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #72 = ATOMIC_LOADW_UMAX
  { 73,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #73 = ATOMIC_LOADW_UMIN
  { 74,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #74 = ATOMIC_LOADW_XILF
  { 75,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #75 = ATOMIC_LOADW_XR
  { 76,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #76 = ATOMIC_LOAD_AFI
  { 77,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #77 = ATOMIC_LOAD_AGFI
  { 78,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #78 = ATOMIC_LOAD_AGHI
  { 79,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #79 = ATOMIC_LOAD_AGR
  { 80,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #80 = ATOMIC_LOAD_AHI
  { 81,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #81 = ATOMIC_LOAD_AR
  { 82,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #82 = ATOMIC_LOAD_MAX_32
  { 83,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #83 = ATOMIC_LOAD_MAX_64
  { 84,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #84 = ATOMIC_LOAD_MIN_32
  { 85,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #85 = ATOMIC_LOAD_MIN_64
  { 86,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #86 = ATOMIC_LOAD_NGR
  { 87,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #87 = ATOMIC_LOAD_NGRi
  { 88,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #88 = ATOMIC_LOAD_NIHF
  { 89,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #89 = ATOMIC_LOAD_NIHFi
  { 90,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #90 = ATOMIC_LOAD_NIHH
  { 91,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #91 = ATOMIC_LOAD_NIHHi
  { 92,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #92 = ATOMIC_LOAD_NIHL
  { 93,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #93 = ATOMIC_LOAD_NIHLi
  { 94,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #94 = ATOMIC_LOAD_NILF
  { 95,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #95 = ATOMIC_LOAD_NILF32
  { 96,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #96 = ATOMIC_LOAD_NILF32i
  { 97,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #97 = ATOMIC_LOAD_NILFi
  { 98,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #98 = ATOMIC_LOAD_NILH
  { 99,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #99 = ATOMIC_LOAD_NILH32
  { 100,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #100 = ATOMIC_LOAD_NILH32i
  { 101,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #101 = ATOMIC_LOAD_NILHi
  { 102,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #102 = ATOMIC_LOAD_NILL
  { 103,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #103 = ATOMIC_LOAD_NILL32
  { 104,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #104 = ATOMIC_LOAD_NILL32i
  { 105,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #105 = ATOMIC_LOAD_NILLi
  { 106,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #106 = ATOMIC_LOAD_NR
  { 107,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #107 = ATOMIC_LOAD_NRi
  { 108,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #108 = ATOMIC_LOAD_OGR
  { 109,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #109 = ATOMIC_LOAD_OIHF
  { 110,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #110 = ATOMIC_LOAD_OIHH
  { 111,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #111 = ATOMIC_LOAD_OIHL
  { 112,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #112 = ATOMIC_LOAD_OILF
  { 113,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #113 = ATOMIC_LOAD_OILF32
  { 114,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #114 = ATOMIC_LOAD_OILH
  { 115,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #115 = ATOMIC_LOAD_OILH32
  { 116,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #116 = ATOMIC_LOAD_OILL
  { 117,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #117 = ATOMIC_LOAD_OILL32
  { 118,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #118 = ATOMIC_LOAD_OR
  { 119,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #119 = ATOMIC_LOAD_SGR
  { 120,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #120 = ATOMIC_LOAD_SR
  { 121,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #121 = ATOMIC_LOAD_UMAX_32
  { 122,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #122 = ATOMIC_LOAD_UMAX_64
  { 123,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #123 = ATOMIC_LOAD_UMIN_32
  { 124,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #124 = ATOMIC_LOAD_UMIN_64
  { 125,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #125 = ATOMIC_LOAD_XGR
  { 126,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #126 = ATOMIC_LOAD_XIHF
  { 127,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #127 = ATOMIC_LOAD_XILF
  { 128,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #128 = ATOMIC_LOAD_XILF32
  { 129,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #129 = ATOMIC_LOAD_XR
  { 130,	7,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #130 = ATOMIC_SWAPW
  { 131,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #131 = ATOMIC_SWAP_32
  { 132,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #132 = ATOMIC_SWAP_64
  { 133,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo34 },  // Inst #133 = AXBR
  { 134,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23c8cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #134 = AY
  { 135,	2,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #135 = AsmBASR
  { 136,	2,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #136 = AsmBRAS
  { 137,	2,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #137 = AsmBRASL
  { 138,	2,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #138 = AsmBRC
  { 139,	2,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #139 = AsmBRCL
  { 140,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #140 = AsmCGIJ
  { 141,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #141 = AsmCGRJ
  { 142,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo39 },  // Inst #142 = AsmCIJ
  { 143,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo40 },  // Inst #143 = AsmCRJ
  { 144,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #144 = AsmEJ
  { 145,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #145 = AsmEJG
  { 146,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #146 = AsmELOC
  { 147,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #147 = AsmELOCG
  { 148,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #148 = AsmELOCGR
  { 149,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #149 = AsmELOCR
  { 150,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #150 = AsmESTOC
  { 151,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #151 = AsmESTOCG
  { 152,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #152 = AsmHEJ
  { 153,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #153 = AsmHEJG
  { 154,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #154 = AsmHELOC
  { 155,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #155 = AsmHELOCG
  { 156,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #156 = AsmHELOCGR
  { 157,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #157 = AsmHELOCR
  { 158,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #158 = AsmHESTOC
  { 159,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #159 = AsmHESTOCG
  { 160,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #160 = AsmHJ
  { 161,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #161 = AsmHJG
  { 162,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #162 = AsmHLOC
  { 163,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #163 = AsmHLOCG
  { 164,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #164 = AsmHLOCGR
  { 165,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #165 = AsmHLOCR
  { 166,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #166 = AsmHSTOC
  { 167,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #167 = AsmHSTOCG
  { 168,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #168 = AsmJEAltCGI
  { 169,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #169 = AsmJEAltCGR
  { 170,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #170 = AsmJEAltCI
  { 171,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #171 = AsmJEAltCR
  { 172,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #172 = AsmJECGI
  { 173,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #173 = AsmJECGR
  { 174,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #174 = AsmJECI
  { 175,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #175 = AsmJECR
  { 176,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #176 = AsmJHAltCGI
  { 177,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #177 = AsmJHAltCGR
  { 178,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #178 = AsmJHAltCI
  { 179,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #179 = AsmJHAltCR
  { 180,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #180 = AsmJHCGI
  { 181,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #181 = AsmJHCGR
  { 182,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #182 = AsmJHCI
  { 183,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #183 = AsmJHCR
  { 184,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #184 = AsmJHEAltCGI
  { 185,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #185 = AsmJHEAltCGR
  { 186,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #186 = AsmJHEAltCI
  { 187,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #187 = AsmJHEAltCR
  { 188,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #188 = AsmJHECGI
  { 189,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #189 = AsmJHECGR
  { 190,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #190 = AsmJHECI
  { 191,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #191 = AsmJHECR
  { 192,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #192 = AsmJLAltCGI
  { 193,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #193 = AsmJLAltCGR
  { 194,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #194 = AsmJLAltCI
  { 195,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #195 = AsmJLAltCR
  { 196,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #196 = AsmJLCGI
  { 197,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #197 = AsmJLCGR
  { 198,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #198 = AsmJLCI
  { 199,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #199 = AsmJLCR
  { 200,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #200 = AsmJLEAltCGI
  { 201,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #201 = AsmJLEAltCGR
  { 202,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #202 = AsmJLEAltCI
  { 203,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #203 = AsmJLEAltCR
  { 204,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #204 = AsmJLECGI
  { 205,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #205 = AsmJLECGR
  { 206,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #206 = AsmJLECI
  { 207,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #207 = AsmJLECR
  { 208,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #208 = AsmJLHAltCGI
  { 209,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #209 = AsmJLHAltCGR
  { 210,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #210 = AsmJLHAltCI
  { 211,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #211 = AsmJLHAltCR
  { 212,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #212 = AsmJLHCGI
  { 213,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #213 = AsmJLHCGR
  { 214,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #214 = AsmJLHCI
  { 215,	3,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #215 = AsmJLHCR
  { 216,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #216 = AsmLEJ
  { 217,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #217 = AsmLEJG
  { 218,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #218 = AsmLELOC
  { 219,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #219 = AsmLELOCG
  { 220,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #220 = AsmLELOCGR
  { 221,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #221 = AsmLELOCR
  { 222,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #222 = AsmLESTOC
  { 223,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #223 = AsmLESTOCG
  { 224,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #224 = AsmLHJ
  { 225,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #225 = AsmLHJG
  { 226,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #226 = AsmLHLOC
  { 227,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #227 = AsmLHLOCG
  { 228,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #228 = AsmLHLOCGR
  { 229,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #229 = AsmLHLOCR
  { 230,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #230 = AsmLHSTOC
  { 231,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #231 = AsmLHSTOCG
  { 232,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #232 = AsmLJ
  { 233,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #233 = AsmLJG
  { 234,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #234 = AsmLLOC
  { 235,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #235 = AsmLLOCG
  { 236,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #236 = AsmLLOCGR
  { 237,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #237 = AsmLLOCR
  { 238,	5,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, ImplicitList1, NULL, OperandInfo47 },  // Inst #238 = AsmLOC
  { 239,	5,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, ImplicitList1, NULL, OperandInfo48 },  // Inst #239 = AsmLOCG
  { 240,	4,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, NULL, OperandInfo49 },  // Inst #240 = AsmLOCGR
  { 241,	4,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, NULL, OperandInfo50 },  // Inst #241 = AsmLOCR
  { 242,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #242 = AsmLSTOC
  { 243,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #243 = AsmLSTOCG
  { 244,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #244 = AsmNEJ
  { 245,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #245 = AsmNEJG
  { 246,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #246 = AsmNELOC
  { 247,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #247 = AsmNELOCG
  { 248,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #248 = AsmNELOCGR
  { 249,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #249 = AsmNELOCR
  { 250,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #250 = AsmNESTOC
  { 251,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #251 = AsmNESTOCG
  { 252,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #252 = AsmNHEJ
  { 253,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #253 = AsmNHEJG
  { 254,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #254 = AsmNHELOC
  { 255,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #255 = AsmNHELOCG
  { 256,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #256 = AsmNHELOCGR
  { 257,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #257 = AsmNHELOCR
  { 258,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #258 = AsmNHESTOC
  { 259,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #259 = AsmNHESTOCG
  { 260,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #260 = AsmNHJ
  { 261,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #261 = AsmNHJG
  { 262,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #262 = AsmNHLOC
  { 263,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #263 = AsmNHLOCG
  { 264,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #264 = AsmNHLOCGR
  { 265,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #265 = AsmNHLOCR
  { 266,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #266 = AsmNHSTOC
  { 267,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #267 = AsmNHSTOCG
  { 268,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #268 = AsmNLEJ
  { 269,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #269 = AsmNLEJG
  { 270,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #270 = AsmNLELOC
  { 271,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #271 = AsmNLELOCG
  { 272,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #272 = AsmNLELOCGR
  { 273,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #273 = AsmNLELOCR
  { 274,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #274 = AsmNLESTOC
  { 275,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #275 = AsmNLESTOCG
  { 276,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #276 = AsmNLHJ
  { 277,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #277 = AsmNLHJG
  { 278,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #278 = AsmNLHLOC
  { 279,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #279 = AsmNLHLOCG
  { 280,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #280 = AsmNLHLOCGR
  { 281,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #281 = AsmNLHLOCR
  { 282,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #282 = AsmNLHSTOC
  { 283,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #283 = AsmNLHSTOCG
  { 284,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #284 = AsmNLJ
  { 285,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #285 = AsmNLJG
  { 286,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #286 = AsmNLLOC
  { 287,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #287 = AsmNLLOCG
  { 288,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #288 = AsmNLLOCGR
  { 289,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #289 = AsmNLLOCR
  { 290,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #290 = AsmNLSTOC
  { 291,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #291 = AsmNLSTOCG
  { 292,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #292 = AsmNOJ
  { 293,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #293 = AsmNOJG
  { 294,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #294 = AsmNOLOC
  { 295,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #295 = AsmNOLOCG
  { 296,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #296 = AsmNOLOCGR
  { 297,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #297 = AsmNOLOCR
  { 298,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #298 = AsmNOSTOC
  { 299,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #299 = AsmNOSTOCG
  { 300,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #300 = AsmOJ
  { 301,	1,	0,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #301 = AsmOJG
  { 302,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo41 },  // Inst #302 = AsmOLOC
  { 303,	4,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo42 },  // Inst #303 = AsmOLOCG
  { 304,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #304 = AsmOLOCGR
  { 305,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #305 = AsmOLOCR
  { 306,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, NULL, NULL, OperandInfo43 },  // Inst #306 = AsmOSTOC
  { 307,	3,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, NULL, NULL, OperandInfo44 },  // Inst #307 = AsmOSTOCG
  { 308,	4,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x84ULL, ImplicitList1, NULL, OperandInfo30 },  // Inst #308 = AsmSTOC
  { 309,	4,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x104ULL, ImplicitList1, NULL, OperandInfo31 },  // Inst #309 = AsmSTOCG
  { 310,	1,	0,	0,	2,	0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList2, OperandInfo51 },  // Inst #310 = BASR
  { 311,	1,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #311 = BR
  { 312,	1,	0,	0,	4,	0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList2, OperandInfo5 },  // Inst #312 = BRAS
  { 313,	1,	0,	0,	6,	0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList2, OperandInfo5 },  // Inst #313 = BRASL
  { 314,	3,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x40000ULL, ImplicitList1, NULL, OperandInfo52 },  // Inst #314 = BRC
  { 315,	3,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x40000ULL, ImplicitList1, NULL, OperandInfo52 },  // Inst #315 = BRCL
  { 316,	3,	1,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #316 = BRCT
  { 317,	3,	1,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #317 = BRCTG
  { 318,	4,	0,	0,	4,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3888ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #318 = C
  { 319,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3d08ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #319 = CDB
  { 320,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3c00ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #320 = CDBR
  { 321,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #321 = CDFBR
  { 322,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo57 },  // Inst #322 = CDGBR
  { 323,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3c88ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #323 = CEB
  { 324,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3c00ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #324 = CEBR
  { 325,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #325 = CEFBR
  { 326,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #326 = CEGBR
  { 327,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo62 },  // Inst #327 = CFDBR
  { 328,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #328 = CFEBR
  { 329,	2,	0,	0,	6,	0|(1<<MCID::Compare), 0x3800ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #329 = CFI
  { 330,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #330 = CFXBR
  { 331,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x390cULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #331 = CG
  { 332,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #332 = CGDBR
  { 333,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #333 = CGEBR
  { 334,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x388cULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #334 = CGF
  { 335,	2,	0,	0,	6,	0|(1<<MCID::Compare), 0x3800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #335 = CGFI
  { 336,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3800ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #336 = CGFR
  { 337,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #337 = CGFRL
  { 338,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x384cULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #338 = CGH
  { 339,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #339 = CGHI
  { 340,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #340 = CGHRL
  { 341,	3,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #341 = CGHSI
  { 342,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #342 = CGIJ
  { 343,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3800ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #343 = CGR
  { 344,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #344 = CGRJ
  { 345,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #345 = CGRL
  { 346,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #346 = CGXBR
  { 347,	4,	0,	0,	4,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3848ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #347 = CH
  { 348,	3,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #348 = CHHSI
  { 349,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3800ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #349 = CHI
  { 350,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #350 = CHRL
  { 351,	3,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #351 = CHSI
  { 352,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x384cULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #352 = CHY
  { 353,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo39 },  // Inst #353 = CIJ
  { 354,	4,	0,	0,	4,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103888ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #354 = CL
  { 355,	5,	0,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #355 = CLC
  { 356,	5,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo72 },  // Inst #356 = CLCWrapper
  { 357,	3,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #357 = CLFHSI
  { 358,	2,	0,	0,	6,	0|(1<<MCID::Compare), 0x103800ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #358 = CLFI
  { 359,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x10390cULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #359 = CLG
  { 360,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x10388cULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #360 = CLGF
  { 361,	2,	0,	0,	6,	0|(1<<MCID::Compare), 0x103800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #361 = CLGFI
  { 362,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x103800ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #362 = CLGFR
  { 363,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #363 = CLGFRL
  { 364,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #364 = CLGHRL
  { 365,	3,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #365 = CLGHSI
  { 366,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x103800ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #366 = CLGR
  { 367,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #367 = CLGRL
  { 368,	3,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #368 = CLHHSI
  { 369,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #369 = CLHRL
  { 370,	3,	0,	0,	4,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #370 = CLI
  { 371,	3,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103804ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #371 = CLIY
  { 372,	2,	0,	0,	2,	0|(1<<MCID::Compare), 0x103800ULL, NULL, ImplicitList1, OperandInfo73 },  // Inst #372 = CLR
  { 373,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x103800ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #373 = CLRL
  { 374,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x10388cULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #374 = CLY
  { 375,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #375 = CPSDRdd
  { 376,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo75 },  // Inst #376 = CPSDRds
  { 377,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo76 },  // Inst #377 = CPSDRsd
  { 378,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo77 },  // Inst #378 = CPSDRss
  { 379,	2,	0,	0,	2,	0|(1<<MCID::Compare), 0x3800ULL, NULL, ImplicitList1, OperandInfo73 },  // Inst #379 = CR
  { 380,	4,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo40 },  // Inst #380 = CRJ
  { 381,	2,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x3800ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #381 = CRL
  { 382,	5,	1,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, ImplicitList1, OperandInfo78 },  // Inst #382 = CS
  { 383,	5,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x4ULL, NULL, ImplicitList1, OperandInfo79 },  // Inst #383 = CSG
  { 384,	5,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x4ULL, NULL, ImplicitList1, OperandInfo78 },  // Inst #384 = CSY
  { 385,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3c00ULL, NULL, ImplicitList1, OperandInfo80 },  // Inst #385 = CXBR
  { 386,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #386 = CXFBR
  { 387,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo82 },  // Inst #387 = CXGBR
  { 388,	4,	0,	0,	6,	0|(1<<MCID::Compare)|(1<<MCID::MayLoad), 0x388cULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #388 = CY
  { 389,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #389 = CondStore16
  { 390,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #390 = CondStore16Inv
  { 391,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo84 },  // Inst #391 = CondStore16_32
  { 392,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo84 },  // Inst #392 = CondStore16_32Inv
  { 393,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #393 = CondStore32
  { 394,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #394 = CondStore32Inv
  { 395,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo84 },  // Inst #395 = CondStore32_32
  { 396,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo84 },  // Inst #396 = CondStore32_32Inv
  { 397,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #397 = CondStore64
  { 398,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #398 = CondStore64Inv
  { 399,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #399 = CondStore8
  { 400,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo83 },  // Inst #400 = CondStore8Inv
  { 401,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo84 },  // Inst #401 = CondStore8_32
  { 402,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo84 },  // Inst #402 = CondStore8_32Inv
  { 403,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo85 },  // Inst #403 = CondStoreF32
  { 404,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo85 },  // Inst #404 = CondStoreF32Inv
  { 405,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo86 },  // Inst #405 = CondStoreF64
  { 406,	6,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo86 },  // Inst #406 = CondStoreF64Inv
  { 407,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x108ULL, NULL, NULL, OperandInfo9 },  // Inst #407 = DDB
  { 408,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #408 = DDBR
  { 409,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo13 },  // Inst #409 = DEB
  { 410,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #410 = DEBR
  { 411,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, NULL, OperandInfo87 },  // Inst #411 = DL
  { 412,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, NULL, NULL, OperandInfo87 },  // Inst #412 = DLG
  { 413,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #413 = DLGR
  { 414,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #414 = DLR
  { 415,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, NULL, NULL, OperandInfo87 },  // Inst #415 = DSG
  { 416,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, NULL, OperandInfo87 },  // Inst #416 = DSGF
  { 417,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #417 = DSGFR
  { 418,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #418 = DSGR
  { 419,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #419 = DXBR
  { 420,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #420 = EAR
  { 421,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #421 = FIDBR
  { 422,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo91 },  // Inst #422 = FIEBR
  { 423,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #423 = FIXBR
  { 424,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #424 = FLOGR
  { 425,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x28ULL, NULL, NULL, OperandInfo17 },  // Inst #425 = IC
  { 426,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x28ULL, NULL, NULL, OperandInfo8 },  // Inst #426 = IC32
  { 427,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2cULL, NULL, NULL, OperandInfo8 },  // Inst #427 = IC32Y
  { 428,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2cULL, NULL, NULL, OperandInfo17 },  // Inst #428 = ICY
  { 429,	3,	1,	0,	6,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #429 = IIHF
  { 430,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #430 = IIHH
  { 431,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #431 = IIHL
  { 432,	3,	1,	0,	6,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #432 = IILF
  { 433,	2,	1,	0,	6,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #433 = IILF32
  { 434,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #434 = IILH
  { 435,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #435 = IILH32
  { 436,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #436 = IILL
  { 437,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #437 = IILL32
  { 438,	1,	1,	0,	4,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo93 },  // Inst #438 = IPM
  { 439,	1,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #439 = J
  { 440,	1,	0,	0,	6,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #440 = JG
  { 441,	4,	1,	0,	4,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x89ULL, NULL, NULL, OperandInfo53 },  // Inst #441 = L
  { 442,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x1dULL, NULL, NULL, OperandInfo94 },  // Inst #442 = L128
  { 443,	4,	1,	0,	4,	0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x8ULL, NULL, NULL, OperandInfo12 },  // Inst #443 = LA
  { 444,	2,	1,	0,	6,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #444 = LARL
  { 445,	4,	1,	0,	6,	0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xcULL, NULL, NULL, OperandInfo12 },  // Inst #445 = LAY
  { 446,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2cULL, NULL, NULL, OperandInfo53 },  // Inst #446 = LB
  { 447,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #447 = LBR
  { 448,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #448 = LCDBR
  { 449,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #449 = LCEBR
  { 450,	2,	1,	0,	4,	0, 0x3b800ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #450 = LCGFR
  { 451,	2,	1,	0,	4,	0, 0x23c00ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #451 = LCGR
  { 452,	2,	1,	0,	2,	0, 0x23c00ULL, NULL, ImplicitList1, OperandInfo73 },  // Inst #452 = LCR
  { 453,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo80 },  // Inst #453 = LCXBR
  { 454,	4,	1,	0,	4,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x109ULL, NULL, NULL, OperandInfo54 },  // Inst #454 = LD
  { 455,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo54 },  // Inst #455 = LDEB
  { 456,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #456 = LDEBR
  { 457,	2,	1,	0,	4,	0|(1<<MCID::Bitcast), 0x0ULL, NULL, NULL, OperandInfo57 },  // Inst #457 = LDGR
  { 458,	2,	1,	0,	2,	0, 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #458 = LDR
  { 459,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #459 = LDXBR
  { 460,	4,	1,	0,	6,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10dULL, NULL, NULL, OperandInfo54 },  // Inst #460 = LDY
  { 461,	4,	1,	0,	4,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x89ULL, NULL, NULL, OperandInfo58 },  // Inst #461 = LE
  { 462,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #462 = LEDBR
  { 463,	2,	1,	0,	2,	0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #463 = LER
  { 464,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #464 = LEXBR
  { 465,	4,	1,	0,	6,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x8dULL, NULL, NULL, OperandInfo58 },  // Inst #465 = LEY
  { 466,	4,	1,	0,	6,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10dULL, NULL, NULL, OperandInfo12 },  // Inst #466 = LG
  { 467,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2cULL, NULL, NULL, OperandInfo12 },  // Inst #467 = LGB
  { 468,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #468 = LGBR
  { 469,	2,	1,	0,	4,	0|(1<<MCID::Bitcast), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #469 = LGDR
  { 470,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, NULL, OperandInfo12 },  // Inst #470 = LGF
  { 471,	2,	1,	0,	6,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #471 = LGFI
  { 472,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #472 = LGFR
  { 473,	2,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #473 = LGFRL
  { 474,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x4cULL, NULL, NULL, OperandInfo12 },  // Inst #474 = LGH
  { 475,	2,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #475 = LGHI
  { 476,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #476 = LGHR
  { 477,	2,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #477 = LGHRL
  { 478,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #478 = LGR
  { 479,	2,	1,	0,	6,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #479 = LGRL
  { 480,	4,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x48ULL, NULL, NULL, OperandInfo53 },  // Inst #480 = LH
  { 481,	2,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #481 = LHI
  { 482,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #482 = LHR
  { 483,	2,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #483 = LHRL
  { 484,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x4cULL, NULL, NULL, OperandInfo53 },  // Inst #484 = LHY
  { 485,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2cULL, NULL, NULL, OperandInfo53 },  // Inst #485 = LLC
  { 486,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #486 = LLCR
  { 487,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2cULL, NULL, NULL, OperandInfo12 },  // Inst #487 = LLGC
  { 488,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #488 = LLGCR
  { 489,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, NULL, OperandInfo12 },  // Inst #489 = LLGF
  { 490,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #490 = LLGFR
  { 491,	2,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #491 = LLGFRL
  { 492,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x4cULL, NULL, NULL, OperandInfo12 },  // Inst #492 = LLGH
  { 493,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #493 = LLGHR
  { 494,	2,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #494 = LLGHRL
  { 495,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x4cULL, NULL, NULL, OperandInfo53 },  // Inst #495 = LLH
  { 496,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #496 = LLHR
  { 497,	2,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #497 = LLHRL
  { 498,	2,	1,	0,	6,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #498 = LLIHF
  { 499,	2,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #499 = LLIHH
  { 500,	2,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #500 = LLIHL
  { 501,	2,	1,	0,	6,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #501 = LLILF
  { 502,	2,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #502 = LLILH
  { 503,	2,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #503 = LLILL
  { 504,	4,	2,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4ULL, NULL, NULL, OperandInfo98 },  // Inst #504 = LMG
  { 505,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #505 = LNDBR
  { 506,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #506 = LNEBR
  { 507,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo80 },  // Inst #507 = LNXBR
  { 508,	6,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x80084ULL, ImplicitList1, NULL, OperandInfo99 },  // Inst #508 = LOC
  { 509,	6,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x80104ULL, ImplicitList1, NULL, OperandInfo100 },  // Inst #509 = LOCG
  { 510,	4,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x80000ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #510 = LOCGR
  { 511,	4,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x80000ULL, ImplicitList1, NULL, OperandInfo40 },  // Inst #511 = LOCR
  { 512,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #512 = LPDBR
  { 513,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #513 = LPEBR
  { 514,	2,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo80 },  // Inst #514 = LPXBR
  { 515,	2,	1,	0,	2,	0, 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #515 = LR
  { 516,	2,	1,	0,	6,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #516 = LRL
  { 517,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, NULL, OperandInfo53 },  // Inst #517 = LRV
  { 518,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, NULL, NULL, OperandInfo12 },  // Inst #518 = LRVG
  { 519,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #519 = LRVGR
  { 520,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #520 = LRVR
  { 521,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x3b88cULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #521 = LT
  { 522,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #522 = LTDBR
  { 523,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #523 = LTDBRCompare
  { 524,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #524 = LTEBR
  { 525,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #525 = LTEBRCompare
  { 526,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x3b90cULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #526 = LTG
  { 527,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x3b88cULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #527 = LTGF
  { 528,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x3b800ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #528 = LTGFR
  { 529,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x3b800ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #529 = LTGR
  { 530,	2,	1,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x3b800ULL, NULL, ImplicitList1, OperandInfo73 },  // Inst #530 = LTR
  { 531,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo80 },  // Inst #531 = LTXBR
  { 532,	2,	0,	0,	4,	0|(1<<MCID::Compare), 0x3fc00ULL, NULL, ImplicitList1, OperandInfo80 },  // Inst #532 = LTXBRCompare
  { 533,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x1dULL, NULL, NULL, OperandInfo101 },  // Inst #533 = LX
  { 534,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x108ULL, NULL, NULL, OperandInfo101 },  // Inst #534 = LXDB
  { 535,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #535 = LXDBR
  { 536,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo101 },  // Inst #536 = LXEB
  { 537,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #537 = LXEBR
  { 538,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #538 = LXR
  { 539,	4,	1,	0,	6,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x8dULL, NULL, NULL, OperandInfo53 },  // Inst #539 = LY
  { 540,	1,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #540 = LZDR
  { 541,	1,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #541 = LZER
  { 542,	1,	1,	0,	4,	0|(1<<MCID::MoveImm)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #542 = LZXR
  { 543,	6,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x108ULL, NULL, NULL, OperandInfo107 },  // Inst #543 = MADB
  { 544,	4,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #544 = MADBR
  { 545,	6,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo109 },  // Inst #545 = MAEB
  { 546,	4,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #546 = MAEBR
  { 547,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x108ULL, NULL, NULL, OperandInfo9 },  // Inst #547 = MDB
  { 548,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #548 = MDBR
  { 549,	5,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x88ULL, NULL, NULL, OperandInfo9 },  // Inst #549 = MDEB
  { 550,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #550 = MDEBR
  { 551,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo13 },  // Inst #551 = MEEB
  { 552,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #552 = MEEBR
  { 553,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #553 = MGHI
  { 554,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x48ULL, NULL, NULL, OperandInfo8 },  // Inst #554 = MH
  { 555,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #555 = MHI
  { 556,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x4cULL, NULL, NULL, OperandInfo8 },  // Inst #556 = MHY
  { 557,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, NULL, NULL, OperandInfo87 },  // Inst #557 = MLG
  { 558,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #558 = MLGR
  { 559,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo8 },  // Inst #559 = MS
  { 560,	6,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x108ULL, NULL, NULL, OperandInfo107 },  // Inst #560 = MSDB
  { 561,	4,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #561 = MSDBR
  { 562,	6,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo109 },  // Inst #562 = MSEB
  { 563,	4,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #563 = MSEBR
  { 564,	3,	1,	0,	6,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #564 = MSFI
  { 565,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, NULL, NULL, OperandInfo17 },  // Inst #565 = MSG
  { 566,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, NULL, OperandInfo17 },  // Inst #566 = MSGF
  { 567,	3,	1,	0,	6,	0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #567 = MSGFI
  { 568,	3,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #568 = MSGFR
  { 569,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #569 = MSGR
  { 570,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #570 = MSR
  { 571,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, NULL, OperandInfo8 },  // Inst #571 = MSY
  { 572,	5,	0,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #572 = MVC
  { 573,	5,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #573 = MVCWrapper
  { 574,	3,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #574 = MVGHI
  { 575,	3,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #575 = MVHHI
  { 576,	3,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #576 = MVHI
  { 577,	3,	0,	0,	4,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #577 = MVI
  { 578,	3,	0,	0,	6,	0|(1<<MCID::MayStore), 0x4ULL, NULL, NULL, OperandInfo23 },  // Inst #578 = MVIY
  { 579,	3,	1,	0,	4,	0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #579 = MXBR
  { 580,	5,	1,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x108ULL, NULL, NULL, OperandInfo112 },  // Inst #580 = MXDB
  { 581,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo113 },  // Inst #581 = MXDBR
  { 582,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x23088ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #582 = N
  { 583,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2310cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #583 = NG
  { 584,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23000ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #584 = NGR
  { 585,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23000ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #585 = NGRK
  { 586,	3,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #586 = NI
  { 587,	3,	1,	0,	6,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #587 = NIHF
  { 588,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #588 = NIHH
  { 589,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #589 = NIHL
  { 590,	3,	1,	0,	6,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #590 = NILF
  { 591,	3,	1,	0,	6,	0|(1<<MCID::ConvertibleTo3Addr), 0x23000ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #591 = NILF32
  { 592,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #592 = NILH
  { 593,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #593 = NILH32
  { 594,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #594 = NILL
  { 595,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #595 = NILL32
  { 596,	3,	0,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x4ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #596 = NIY
  { 597,	3,	1,	0,	2,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23000ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #597 = NR
  { 598,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23000ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #598 = NRK
  { 599,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2308cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #599 = NY
  { 600,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x23088ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #600 = O
  { 601,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2310cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #601 = OG
  { 602,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23000ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #602 = OGR
  { 603,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23000ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #603 = OGRK
  { 604,	3,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #604 = OI
  { 605,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #605 = OIHF
  { 606,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #606 = OIHH
  { 607,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #607 = OIHL
  { 608,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #608 = OILF
  { 609,	3,	1,	0,	6,	0, 0x23000ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #609 = OILF32
  { 610,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #610 = OILH
  { 611,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #611 = OILH32
  { 612,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #612 = OILL
  { 613,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #613 = OILL32
  { 614,	3,	0,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x4ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #614 = OIY
  { 615,	3,	1,	0,	2,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23000ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #615 = OR
  { 616,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23000ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #616 = ORK
  { 617,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2308cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #617 = OY
  { 618,	0,	0,	0,	2,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, 0 },  // Inst #618 = RET
  { 619,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x3b800ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #619 = RISBG
  { 620,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #620 = RISBG32
  { 621,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo114 },  // Inst #621 = RISBHG
  { 622,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo114 },  // Inst #622 = RISBLG
  { 623,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo115 },  // Inst #623 = RISBLG32
  { 624,	4,	1,	0,	6,	0, 0x4ULL, NULL, NULL, OperandInfo116 },  // Inst #624 = RLL
  { 625,	4,	1,	0,	6,	0, 0x4ULL, NULL, NULL, OperandInfo117 },  // Inst #625 = RLLG
  { 626,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #626 = RNSBG
  { 627,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #627 = ROSBG
  { 628,	6,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #628 = RXSBG
  { 629,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x23c88ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #629 = S
  { 630,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x3fd08ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #630 = SDB
  { 631,	3,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #631 = SDBR
  { 632,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x3fc88ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #632 = SEB
  { 633,	3,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #633 = SEBR
  { 634,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23d0cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #634 = SG
  { 635,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23c8cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #635 = SGF
  { 636,	3,	1,	0,	4,	0, 0x23c00ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #636 = SGFR
  { 637,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x23c00ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #637 = SGR
  { 638,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x23c00ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #638 = SGRK
  { 639,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x23c48ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #639 = SH
  { 640,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23c4cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #640 = SHY
  { 641,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #641 = SL
  { 642,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #642 = SLB
  { 643,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #643 = SLBG
  { 644,	3,	1,	0,	4,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #644 = SLBR
  { 645,	3,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #645 = SLFI
  { 646,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x10cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #646 = SLG
  { 647,	3,	1,	0,	4,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #647 = SLGBR
  { 648,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #648 = SLGF
  { 649,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #649 = SLGFI
  { 650,	3,	1,	0,	4,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #650 = SLGFR
  { 651,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #651 = SLGR
  { 652,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #652 = SLGRK
  { 653,	4,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, NULL, OperandInfo118 },  // Inst #653 = SLL
  { 654,	4,	1,	0,	6,	0, 0x4ULL, NULL, NULL, OperandInfo117 },  // Inst #654 = SLLG
  { 655,	4,	1,	0,	6,	0, 0x4ULL, NULL, NULL, OperandInfo116 },  // Inst #655 = SLLK
  { 656,	3,	1,	0,	2,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #656 = SLR
  { 657,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #657 = SLRK
  { 658,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x8cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #658 = SLY
  { 659,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x108ULL, NULL, NULL, OperandInfo54 },  // Inst #659 = SQDB
  { 660,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #660 = SQDBR
  { 661,	4,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x88ULL, NULL, NULL, OperandInfo58 },  // Inst #661 = SQEB
  { 662,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #662 = SQEBR
  { 663,	2,	1,	0,	4,	0, 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #663 = SQXBR
  { 664,	3,	1,	0,	2,	0|(1<<MCID::ConvertibleTo3Addr), 0x23c00ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #664 = SR
  { 665,	4,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x3b800ULL, NULL, ImplicitList1, OperandInfo118 },  // Inst #665 = SRA
  { 666,	4,	1,	0,	6,	0, 0x3b804ULL, NULL, ImplicitList1, OperandInfo117 },  // Inst #666 = SRAG
  { 667,	4,	1,	0,	6,	0|(1<<MCID::UnmodeledSideEffects), 0x3b804ULL, NULL, ImplicitList1, OperandInfo116 },  // Inst #667 = SRAK
  { 668,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x23c00ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #668 = SRK
  { 669,	4,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, NULL, OperandInfo118 },  // Inst #669 = SRL
  { 670,	4,	1,	0,	6,	0, 0x4ULL, NULL, NULL, OperandInfo117 },  // Inst #670 = SRLG
  { 671,	4,	1,	0,	6,	0, 0x4ULL, NULL, NULL, OperandInfo116 },  // Inst #671 = SRLK
  { 672,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x88ULL, NULL, NULL, OperandInfo12 },  // Inst #672 = ST
  { 673,	4,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayStore), 0x1eULL, NULL, NULL, OperandInfo94 },  // Inst #673 = ST128
  { 674,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x8aULL, NULL, NULL, OperandInfo53 },  // Inst #674 = ST32
  { 675,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x8eULL, NULL, NULL, OperandInfo53 },  // Inst #675 = ST32Y
  { 676,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x28ULL, NULL, NULL, OperandInfo12 },  // Inst #676 = STC
  { 677,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x28ULL, NULL, NULL, OperandInfo53 },  // Inst #677 = STC32
  { 678,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x2cULL, NULL, NULL, OperandInfo53 },  // Inst #678 = STC32Y
  { 679,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x2cULL, NULL, NULL, OperandInfo12 },  // Inst #679 = STCY
  { 680,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x10aULL, NULL, NULL, OperandInfo54 },  // Inst #680 = STD
  { 681,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x10eULL, NULL, NULL, OperandInfo54 },  // Inst #681 = STDY
  { 682,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x8aULL, NULL, NULL, OperandInfo58 },  // Inst #682 = STE
  { 683,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x8eULL, NULL, NULL, OperandInfo58 },  // Inst #683 = STEY
  { 684,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x10eULL, NULL, NULL, OperandInfo12 },  // Inst #684 = STG
  { 685,	2,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #685 = STGRL
  { 686,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x48ULL, NULL, NULL, OperandInfo12 },  // Inst #686 = STH
  { 687,	4,	0,	0,	4,	0|(1<<MCID::MayStore), 0x48ULL, NULL, NULL, OperandInfo53 },  // Inst #687 = STH32
  { 688,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x4cULL, NULL, NULL, OperandInfo53 },  // Inst #688 = STH32Y
  { 689,	2,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #689 = STHRL
  { 690,	2,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #690 = STHRL32
  { 691,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x4cULL, NULL, NULL, OperandInfo12 },  // Inst #691 = STHY
  { 692,	4,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x4ULL, NULL, NULL, OperandInfo98 },  // Inst #692 = STMG
  { 693,	5,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x80084ULL, ImplicitList1, NULL, OperandInfo119 },  // Inst #693 = STOC
  { 694,	5,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x80084ULL, ImplicitList1, NULL, OperandInfo120 },  // Inst #694 = STOC32
  { 695,	5,	0,	0,	6,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x80104ULL, ImplicitList1, NULL, OperandInfo119 },  // Inst #695 = STOCG
  { 696,	2,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #696 = STRL
  { 697,	2,	0,	0,	6,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #697 = STRL32
  { 698,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x8cULL, NULL, NULL, OperandInfo53 },  // Inst #698 = STRV
  { 699,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x10cULL, NULL, NULL, OperandInfo12 },  // Inst #699 = STRVG
  { 700,	4,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayStore), 0x1eULL, NULL, NULL, OperandInfo101 },  // Inst #700 = STX
  { 701,	4,	0,	0,	6,	0|(1<<MCID::MayStore), 0x8cULL, NULL, NULL, OperandInfo12 },  // Inst #701 = STY
  { 702,	3,	1,	0,	4,	0, 0x3fc00ULL, NULL, ImplicitList1, OperandInfo34 },  // Inst #702 = SXBR
  { 703,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x23c8cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #703 = SY
  { 704,	5,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo121 },  // Inst #704 = Select32
  { 705,	5,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo122 },  // Inst #705 = Select64
  { 706,	5,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo123 },  // Inst #706 = SelectF128
  { 707,	5,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo124 },  // Inst #707 = SelectF32
  { 708,	5,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo125 },  // Inst #708 = SelectF64
  { 709,	5,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x23088ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #709 = X
  { 710,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2310cULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #710 = XG
  { 711,	3,	1,	0,	4,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23000ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #711 = XGR
  { 712,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23000ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #712 = XGRK
  { 713,	3,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #713 = XI
  { 714,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #714 = XIHF
  { 715,	3,	1,	0,	6,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #715 = XILF
  { 716,	3,	1,	0,	6,	0, 0x23000ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #716 = XILF32
  { 717,	3,	0,	0,	6,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x4ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #717 = XIY
  { 718,	3,	1,	0,	2,	0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x23000ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #718 = XR
  { 719,	3,	1,	0,	4,	0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x23000ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #719 = XRK
  { 720,	5,	1,	0,	6,	0|(1<<MCID::MayLoad), 0x2308cULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #720 = XY
  { 721,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo126 },  // Inst #721 = ZEXT128_32
  { 722,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #722 = ZEXT128_64
};

extern const char SystemZInstrNameData[] = {
  /* 0 */ 'I', 'C', '3', '2', 0,
  /* 5 */ 'S', 'T', 'O', 'C', '3', '2', 0,
  /* 12 */ 'S', 'T', 'C', '3', '2', 0,
  /* 18 */ 'I', 'I', 'L', 'F', '3', '2', 0,
  /* 25 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'F', '3', '2', 0,
  /* 44 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'L', 'F', '3', '2', 0,
  /* 63 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'X', 'I', 'L', 'F', '3', '2', 0,
  /* 82 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', 'F', '3', '2', 0,
  /* 95 */ 'S', 'e', 'l', 'e', 'c', 't', 'F', '3', '2', 0,
  /* 105 */ 'R', 'I', 'S', 'B', 'G', '3', '2', 0,
  /* 113 */ 'R', 'I', 'S', 'B', 'L', 'G', '3', '2', 0,
  /* 122 */ 'I', 'I', 'L', 'H', '3', '2', 0,
  /* 129 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'H', '3', '2', 0,
  /* 148 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'L', 'H', '3', '2', 0,
  /* 167 */ 'S', 'T', 'H', '3', '2', 0,
  /* 173 */ 'I', 'I', 'L', 'L', '3', '2', 0,
  /* 180 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'L', '3', '2', 0,
  /* 199 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'L', 'L', '3', '2', 0,
  /* 218 */ 'S', 'T', 'H', 'R', 'L', '3', '2', 0,
  /* 226 */ 'S', 'T', 'R', 'L', '3', '2', 0,
  /* 233 */ 'S', 'T', '3', '2', 0,
  /* 238 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '3', '2', '_', '3', '2', 0,
  /* 253 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '1', '6', '_', '3', '2', 0,
  /* 268 */ 'Z', 'E', 'X', 'T', '1', '2', '8', '_', '3', '2', 0,
  /* 279 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '8', '_', '3', '2', 0,
  /* 293 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'I', 'N', '_', '3', '2', 0,
  /* 313 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'I', 'N', '_', '3', '2', 0,
  /* 332 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'W', 'A', 'P', '_', '3', '2', 0,
  /* 347 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'A', 'X', '_', '3', '2', 0,
  /* 367 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'A', 'X', '_', '3', '2', 0,
  /* 386 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '3', '2', 0,
  /* 398 */ 'S', 'e', 'l', 'e', 'c', 't', '3', '2', 0,
  /* 407 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', 'F', '6', '4', 0,
  /* 420 */ 'S', 'e', 'l', 'e', 'c', 't', 'F', '6', '4', 0,
  /* 430 */ 'A', 'E', 'X', 'T', '1', '2', '8', '_', '6', '4', 0,
  /* 441 */ 'Z', 'E', 'X', 'T', '1', '2', '8', '_', '6', '4', 0,
  /* 452 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'I', 'N', '_', '6', '4', 0,
  /* 472 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'I', 'N', '_', '6', '4', 0,
  /* 491 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'W', 'A', 'P', '_', '6', '4', 0,
  /* 506 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'A', 'X', '_', '6', '4', 0,
  /* 526 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'A', 'X', '_', '6', '4', 0,
  /* 545 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '6', '4', 0,
  /* 557 */ 'S', 'e', 'l', 'e', 'c', 't', '6', '4', 0,
  /* 566 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '1', '6', 0,
  /* 578 */ 'S', 'e', 'l', 'e', 'c', 't', 'F', '1', '2', '8', 0,
  /* 589 */ 'L', '1', '2', '8', 0,
  /* 594 */ 'S', 'T', '1', '2', '8', 0,
  /* 600 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '8', 0,
  /* 611 */ 'L', 'A', 0,
  /* 614 */ 'S', 'R', 'A', 0,
  /* 618 */ 'M', 'A', 'D', 'B', 0,
  /* 623 */ 'C', 'D', 'B', 0,
  /* 627 */ 'D', 'D', 'B', 0,
  /* 631 */ 'M', 'D', 'B', 0,
  /* 635 */ 'S', 'Q', 'D', 'B', 0,
  /* 640 */ 'M', 'S', 'D', 'B', 0,
  /* 645 */ 'L', 'X', 'D', 'B', 0,
  /* 650 */ 'M', 'X', 'D', 'B', 0,
  /* 655 */ 'M', 'A', 'E', 'B', 0,
  /* 660 */ 'C', 'E', 'B', 0,
  /* 664 */ 'L', 'D', 'E', 'B', 0,
  /* 669 */ 'M', 'D', 'E', 'B', 0,
  /* 674 */ 'M', 'E', 'E', 'B', 0,
  /* 679 */ 'S', 'Q', 'E', 'B', 0,
  /* 684 */ 'M', 'S', 'E', 'B', 0,
  /* 689 */ 'L', 'X', 'E', 'B', 0,
  /* 694 */ 'L', 'G', 'B', 0,
  /* 698 */ 'S', 'L', 'B', 0,
  /* 702 */ 'L', 'L', 'G', 'C', 0,
  /* 707 */ 'I', 'C', 0,
  /* 710 */ 'A', 'L', 'C', 0,
  /* 714 */ 'C', 'L', 'C', 0,
  /* 718 */ 'L', 'L', 'C', 0,
  /* 722 */ 'A', 's', 'm', 'N', 'H', 'E', 'L', 'O', 'C', 0,
  /* 732 */ 'A', 's', 'm', 'H', 'E', 'L', 'O', 'C', 0,
  /* 741 */ 'A', 's', 'm', 'N', 'L', 'E', 'L', 'O', 'C', 0,
  /* 751 */ 'A', 's', 'm', 'L', 'E', 'L', 'O', 'C', 0,
  /* 760 */ 'A', 's', 'm', 'N', 'E', 'L', 'O', 'C', 0,
  /* 769 */ 'A', 's', 'm', 'E', 'L', 'O', 'C', 0,
  /* 777 */ 'A', 's', 'm', 'N', 'L', 'H', 'L', 'O', 'C', 0,
  /* 787 */ 'A', 's', 'm', 'L', 'H', 'L', 'O', 'C', 0,
  /* 796 */ 'A', 's', 'm', 'N', 'H', 'L', 'O', 'C', 0,
  /* 805 */ 'A', 's', 'm', 'H', 'L', 'O', 'C', 0,
  /* 813 */ 'A', 'D', 'J', 'D', 'Y', 'N', 'A', 'L', 'L', 'O', 'C', 0,
  /* 825 */ 'A', 's', 'm', 'N', 'L', 'L', 'O', 'C', 0,
  /* 834 */ 'A', 's', 'm', 'L', 'L', 'O', 'C', 0,
  /* 842 */ 'A', 's', 'm', 'N', 'O', 'L', 'O', 'C', 0,
  /* 851 */ 'A', 's', 'm', 'O', 'L', 'O', 'C', 0,
  /* 859 */ 'A', 's', 'm', 'L', 'O', 'C', 0,
  /* 866 */ 'A', 's', 'm', 'N', 'H', 'E', 'S', 'T', 'O', 'C', 0,
  /* 877 */ 'A', 's', 'm', 'H', 'E', 'S', 'T', 'O', 'C', 0,
  /* 887 */ 'A', 's', 'm', 'N', 'L', 'E', 'S', 'T', 'O', 'C', 0,
  /* 898 */ 'A', 's', 'm', 'L', 'E', 'S', 'T', 'O', 'C', 0,
  /* 908 */ 'A', 's', 'm', 'N', 'E', 'S', 'T', 'O', 'C', 0,
  /* 918 */ 'A', 's', 'm', 'E', 'S', 'T', 'O', 'C', 0,
  /* 927 */ 'A', 's', 'm', 'N', 'L', 'H', 'S', 'T', 'O', 'C', 0,
  /* 938 */ 'A', 's', 'm', 'L', 'H', 'S', 'T', 'O', 'C', 0,
  /* 948 */ 'A', 's', 'm', 'N', 'H', 'S', 'T', 'O', 'C', 0,
  /* 958 */ 'A', 's', 'm', 'H', 'S', 'T', 'O', 'C', 0,
  /* 967 */ 'A', 's', 'm', 'N', 'L', 'S', 'T', 'O', 'C', 0,
  /* 977 */ 'A', 's', 'm', 'L', 'S', 'T', 'O', 'C', 0,
  /* 986 */ 'A', 's', 'm', 'N', 'O', 'S', 'T', 'O', 'C', 0,
  /* 996 */ 'A', 's', 'm', 'O', 'S', 'T', 'O', 'C', 0,
  /* 1005 */ 'A', 's', 'm', 'S', 'T', 'O', 'C', 0,
  /* 1013 */ 'A', 's', 'm', 'B', 'R', 'C', 0,
  /* 1020 */ 'S', 'T', 'C', 0,
  /* 1024 */ 'M', 'V', 'C', 0,
  /* 1028 */ 'L', 'D', 0,
  /* 1031 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 1044 */ 'S', 'T', 'D', 0,
  /* 1048 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 1061 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 1068 */ 'S', 'T', 'E', 0,
  /* 1072 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 1082 */ 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 1095 */ 'A', 'G', 'F', 0,
  /* 1099 */ 'C', 'G', 'F', 0,
  /* 1103 */ 'A', 'L', 'G', 'F', 0,
  /* 1108 */ 'C', 'L', 'G', 'F', 0,
  /* 1113 */ 'L', 'L', 'G', 'F', 0,
  /* 1118 */ 'S', 'L', 'G', 'F', 0,
  /* 1123 */ 'D', 'S', 'G', 'F', 0,
  /* 1128 */ 'M', 'S', 'G', 'F', 0,
  /* 1133 */ 'L', 'T', 'G', 'F', 0,
  /* 1138 */ 'I', 'I', 'H', 'F', 0,
  /* 1143 */ 'L', 'L', 'I', 'H', 'F', 0,
  /* 1149 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'H', 'F', 0,
  /* 1166 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'H', 'F', 0,
  /* 1183 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'X', 'I', 'H', 'F', 0,
  /* 1200 */ 'I', 'I', 'L', 'F', 0,
  /* 1205 */ 'L', 'L', 'I', 'L', 'F', 0,
  /* 1211 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'F', 0,
  /* 1228 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'L', 'F', 0,
  /* 1245 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'X', 'I', 'L', 'F', 0,
  /* 1262 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'X', 'I', 'L', 'F', 0,
  /* 1280 */ 'S', 'R', 'A', 'G', 0,
  /* 1285 */ 'S', 'L', 'B', 'G', 0,
  /* 1290 */ 'R', 'I', 'S', 'B', 'G', 0,
  /* 1296 */ 'R', 'N', 'S', 'B', 'G', 0,
  /* 1302 */ 'R', 'O', 'S', 'B', 'G', 0,
  /* 1308 */ 'R', 'X', 'S', 'B', 'G', 0,
  /* 1314 */ 'A', 'L', 'C', 'G', 0,
  /* 1319 */ 'A', 's', 'm', 'N', 'H', 'E', 'L', 'O', 'C', 'G', 0,
  /* 1330 */ 'A', 's', 'm', 'H', 'E', 'L', 'O', 'C', 'G', 0,
  /* 1340 */ 'A', 's', 'm', 'N', 'L', 'E', 'L', 'O', 'C', 'G', 0,
  /* 1351 */ 'A', 's', 'm', 'L', 'E', 'L', 'O', 'C', 'G', 0,
  /* 1361 */ 'A', 's', 'm', 'N', 'E', 'L', 'O', 'C', 'G', 0,
  /* 1371 */ 'A', 's', 'm', 'E', 'L', 'O', 'C', 'G', 0,
  /* 1380 */ 'A', 's', 'm', 'N', 'L', 'H', 'L', 'O', 'C', 'G', 0,
  /* 1391 */ 'A', 's', 'm', 'L', 'H', 'L', 'O', 'C', 'G', 0,
  /* 1401 */ 'A', 's', 'm', 'N', 'H', 'L', 'O', 'C', 'G', 0,
  /* 1411 */ 'A', 's', 'm', 'H', 'L', 'O', 'C', 'G', 0,
  /* 1420 */ 'A', 's', 'm', 'N', 'L', 'L', 'O', 'C', 'G', 0,
  /* 1430 */ 'A', 's', 'm', 'L', 'L', 'O', 'C', 'G', 0,
  /* 1439 */ 'A', 's', 'm', 'N', 'O', 'L', 'O', 'C', 'G', 0,
  /* 1449 */ 'A', 's', 'm', 'O', 'L', 'O', 'C', 'G', 0,
  /* 1458 */ 'A', 's', 'm', 'L', 'O', 'C', 'G', 0,
  /* 1466 */ 'A', 's', 'm', 'N', 'H', 'E', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1478 */ 'A', 's', 'm', 'H', 'E', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1489 */ 'A', 's', 'm', 'N', 'L', 'E', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1501 */ 'A', 's', 'm', 'L', 'E', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1512 */ 'A', 's', 'm', 'N', 'E', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1523 */ 'A', 's', 'm', 'E', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1533 */ 'A', 's', 'm', 'N', 'L', 'H', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1545 */ 'A', 's', 'm', 'L', 'H', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1556 */ 'A', 's', 'm', 'N', 'H', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1567 */ 'A', 's', 'm', 'H', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1577 */ 'A', 's', 'm', 'N', 'L', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1588 */ 'A', 's', 'm', 'L', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1598 */ 'A', 's', 'm', 'N', 'O', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1609 */ 'A', 's', 'm', 'O', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1619 */ 'A', 's', 'm', 'S', 'T', 'O', 'C', 'G', 0,
  /* 1628 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 1643 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 1657 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 1671 */ 'R', 'I', 'S', 'B', 'H', 'G', 0,
  /* 1678 */ 'A', 's', 'm', 'N', 'H', 'E', 'J', 'G', 0,
  /* 1687 */ 'A', 's', 'm', 'H', 'E', 'J', 'G', 0,
  /* 1695 */ 'A', 's', 'm', 'N', 'L', 'E', 'J', 'G', 0,
  /* 1704 */ 'A', 's', 'm', 'L', 'E', 'J', 'G', 0,
  /* 1712 */ 'A', 's', 'm', 'N', 'E', 'J', 'G', 0,
  /* 1720 */ 'A', 's', 'm', 'E', 'J', 'G', 0,
  /* 1727 */ 'A', 's', 'm', 'N', 'L', 'H', 'J', 'G', 0,
  /* 1736 */ 'A', 's', 'm', 'L', 'H', 'J', 'G', 0,
  /* 1744 */ 'A', 's', 'm', 'N', 'H', 'J', 'G', 0,
  /* 1752 */ 'A', 's', 'm', 'H', 'J', 'G', 0,
  /* 1759 */ 'A', 's', 'm', 'N', 'L', 'J', 'G', 0,
  /* 1767 */ 'A', 's', 'm', 'L', 'J', 'G', 0,
  /* 1774 */ 'A', 's', 'm', 'N', 'O', 'J', 'G', 0,
  /* 1782 */ 'A', 's', 'm', 'O', 'J', 'G', 0,
  /* 1789 */ 'A', 'L', 'G', 0,
  /* 1793 */ 'R', 'I', 'S', 'B', 'L', 'G', 0,
  /* 1800 */ 'C', 'L', 'G', 0,
  /* 1804 */ 'D', 'L', 'G', 0,
  /* 1808 */ 'R', 'L', 'L', 'G', 0,
  /* 1813 */ 'S', 'L', 'L', 'G', 0,
  /* 1818 */ 'M', 'L', 'G', 0,
  /* 1822 */ 'S', 'R', 'L', 'G', 0,
  /* 1827 */ 'S', 'L', 'G', 0,
  /* 1831 */ 'L', 'M', 'G', 0,
  /* 1835 */ 'S', 'T', 'M', 'G', 0,
  /* 1840 */ 'N', 'G', 0,
  /* 1843 */ 'O', 'G', 0,
  /* 1846 */ 'C', 'S', 'G', 0,
  /* 1850 */ 'D', 'S', 'G', 0,
  /* 1854 */ 'M', 'S', 'G', 0,
  /* 1858 */ 'B', 'R', 'C', 'T', 'G', 0,
  /* 1864 */ 'L', 'T', 'G', 0,
  /* 1868 */ 'S', 'T', 'G', 0,
  /* 1872 */ 'L', 'R', 'V', 'G', 0,
  /* 1877 */ 'S', 'T', 'R', 'V', 'G', 0,
  /* 1883 */ 'X', 'G', 0,
  /* 1886 */ 'A', 'H', 0,
  /* 1889 */ 'C', 'H', 0,
  /* 1892 */ 'C', 'G', 'H', 0,
  /* 1896 */ 'L', 'L', 'G', 'H', 0,
  /* 1901 */ 'I', 'I', 'H', 'H', 0,
  /* 1906 */ 'L', 'L', 'I', 'H', 'H', 0,
  /* 1912 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'H', 'H', 0,
  /* 1929 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'H', 'H', 0,
  /* 1946 */ 'I', 'I', 'L', 'H', 0,
  /* 1951 */ 'L', 'L', 'I', 'L', 'H', 0,
  /* 1957 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'H', 0,
  /* 1974 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'N', 'I', 'L', 'H', 0,
  /* 1992 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'L', 'H', 0,
  /* 2009 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'O', 'I', 'L', 'H', 0,
  /* 2027 */ 'L', 'L', 'H', 0,
  /* 2031 */ 'M', 'H', 0,
  /* 2034 */ 'S', 'H', 0,
  /* 2037 */ 'S', 'T', 'H', 0,
  /* 2041 */ 'A', 's', 'm', 'J', 'H', 'E', 'C', 'I', 0,
  /* 2050 */ 'A', 's', 'm', 'J', 'E', 'C', 'I', 0,
  /* 2058 */ 'A', 's', 'm', 'J', 'L', 'E', 'C', 'I', 0,
  /* 2067 */ 'A', 's', 'm', 'J', 'H', 'C', 'I', 0,
  /* 2075 */ 'A', 's', 'm', 'J', 'L', 'H', 'C', 'I', 0,
  /* 2084 */ 'A', 's', 'm', 'J', 'L', 'C', 'I', 0,
  /* 2092 */ 'A', 's', 'm', 'J', 'H', 'E', 'A', 'l', 't', 'C', 'I', 0,
  /* 2104 */ 'A', 's', 'm', 'J', 'E', 'A', 'l', 't', 'C', 'I', 0,
  /* 2115 */ 'A', 's', 'm', 'J', 'L', 'E', 'A', 'l', 't', 'C', 'I', 0,
  /* 2127 */ 'A', 's', 'm', 'J', 'H', 'A', 'l', 't', 'C', 'I', 0,
  /* 2138 */ 'A', 's', 'm', 'J', 'L', 'H', 'A', 'l', 't', 'C', 'I', 0,
  /* 2150 */ 'A', 's', 'm', 'J', 'L', 'A', 'l', 't', 'C', 'I', 0,
  /* 2161 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'F', 'I', 0,
  /* 2177 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'A', 'F', 'I', 0,
  /* 2194 */ 'C', 'F', 'I', 0,
  /* 2198 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'G', 'F', 'I', 0,
  /* 2215 */ 'C', 'G', 'F', 'I', 0,
  /* 2220 */ 'A', 'L', 'G', 'F', 'I', 0,
  /* 2226 */ 'C', 'L', 'G', 'F', 'I', 0,
  /* 2232 */ 'S', 'L', 'G', 'F', 'I', 0,
  /* 2238 */ 'M', 'S', 'G', 'F', 'I', 0,
  /* 2244 */ 'A', 'L', 'F', 'I', 0,
  /* 2249 */ 'C', 'L', 'F', 'I', 0,
  /* 2254 */ 'S', 'L', 'F', 'I', 0,
  /* 2259 */ 'M', 'S', 'F', 'I', 0,
  /* 2264 */ 'A', 's', 'm', 'J', 'H', 'E', 'C', 'G', 'I', 0,
  /* 2274 */ 'A', 's', 'm', 'J', 'E', 'C', 'G', 'I', 0,
  /* 2283 */ 'A', 's', 'm', 'J', 'L', 'E', 'C', 'G', 'I', 0,
  /* 2293 */ 'A', 's', 'm', 'J', 'H', 'C', 'G', 'I', 0,
  /* 2302 */ 'A', 's', 'm', 'J', 'L', 'H', 'C', 'G', 'I', 0,
  /* 2312 */ 'A', 's', 'm', 'J', 'L', 'C', 'G', 'I', 0,
  /* 2321 */ 'A', 's', 'm', 'J', 'H', 'E', 'A', 'l', 't', 'C', 'G', 'I', 0,
  /* 2334 */ 'A', 's', 'm', 'J', 'E', 'A', 'l', 't', 'C', 'G', 'I', 0,
  /* 2346 */ 'A', 's', 'm', 'J', 'L', 'E', 'A', 'l', 't', 'C', 'G', 'I', 0,
  /* 2359 */ 'A', 's', 'm', 'J', 'H', 'A', 'l', 't', 'C', 'G', 'I', 0,
  /* 2371 */ 'A', 's', 'm', 'J', 'L', 'H', 'A', 'l', 't', 'C', 'G', 'I', 0,
  /* 2384 */ 'A', 's', 'm', 'J', 'L', 'A', 'l', 't', 'C', 'G', 'I', 0,
  /* 2396 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'H', 'I', 0,
  /* 2412 */ 'C', 'H', 'I', 0,
  /* 2416 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'G', 'H', 'I', 0,
  /* 2433 */ 'C', 'G', 'H', 'I', 0,
  /* 2438 */ 'L', 'G', 'H', 'I', 0,
  /* 2443 */ 'M', 'G', 'H', 'I', 0,
  /* 2448 */ 'M', 'V', 'G', 'H', 'I', 0,
  /* 2454 */ 'M', 'V', 'H', 'H', 'I', 0,
  /* 2460 */ 'L', 'H', 'I', 0,
  /* 2464 */ 'M', 'H', 'I', 0,
  /* 2468 */ 'P', 'H', 'I', 0,
  /* 2472 */ 'M', 'V', 'H', 'I', 0,
  /* 2477 */ 'C', 'L', 'I', 0,
  /* 2481 */ 'N', 'I', 0,
  /* 2484 */ 'O', 'I', 0,
  /* 2487 */ 'A', 'S', 'I', 0,
  /* 2491 */ 'A', 'G', 'S', 'I', 0,
  /* 2496 */ 'C', 'H', 'S', 'I', 0,
  /* 2501 */ 'C', 'L', 'F', 'H', 'S', 'I', 0,
  /* 2508 */ 'C', 'G', 'H', 'S', 'I', 0,
  /* 2514 */ 'C', 'L', 'G', 'H', 'S', 'I', 0,
  /* 2521 */ 'C', 'H', 'H', 'S', 'I', 0,
  /* 2527 */ 'C', 'L', 'H', 'H', 'S', 'I', 0,
  /* 2534 */ 'M', 'V', 'I', 0,
  /* 2538 */ 'X', 'I', 0,
  /* 2541 */ 'A', 's', 'm', 'N', 'H', 'E', 'J', 0,
  /* 2549 */ 'A', 's', 'm', 'H', 'E', 'J', 0,
  /* 2556 */ 'A', 's', 'm', 'N', 'L', 'E', 'J', 0,
  /* 2564 */ 'A', 's', 'm', 'L', 'E', 'J', 0,
  /* 2571 */ 'A', 's', 'm', 'N', 'E', 'J', 0,
  /* 2578 */ 'A', 's', 'm', 'E', 'J', 0,
  /* 2584 */ 'A', 's', 'm', 'N', 'L', 'H', 'J', 0,
  /* 2592 */ 'A', 's', 'm', 'L', 'H', 'J', 0,
  /* 2599 */ 'A', 's', 'm', 'N', 'H', 'J', 0,
  /* 2606 */ 'A', 's', 'm', 'H', 'J', 0,
  /* 2612 */ 'A', 's', 'm', 'C', 'I', 'J', 0,
  /* 2619 */ 'A', 's', 'm', 'C', 'G', 'I', 'J', 0,
  /* 2627 */ 'A', 's', 'm', 'N', 'L', 'J', 0,
  /* 2634 */ 'A', 's', 'm', 'L', 'J', 0,
  /* 2640 */ 'A', 's', 'm', 'N', 'O', 'J', 0,
  /* 2647 */ 'A', 's', 'm', 'O', 'J', 0,
  /* 2653 */ 'A', 's', 'm', 'C', 'R', 'J', 0,
  /* 2660 */ 'A', 's', 'm', 'C', 'G', 'R', 'J', 0,
  /* 2668 */ 'S', 'R', 'A', 'K', 0,
  /* 2673 */ 'A', 'H', 'I', 'K', 0,
  /* 2678 */ 'A', 'G', 'H', 'I', 'K', 0,
  /* 2684 */ 'A', 'L', 'G', 'H', 'S', 'I', 'K', 0,
  /* 2692 */ 'A', 'L', 'H', 'S', 'I', 'K', 0,
  /* 2699 */ 'S', 'L', 'L', 'K', 0,
  /* 2704 */ 'S', 'R', 'L', 'K', 0,
  /* 2709 */ 'A', 'R', 'K', 0,
  /* 2713 */ 'A', 'G', 'R', 'K', 0,
  /* 2718 */ 'A', 'L', 'G', 'R', 'K', 0,
  /* 2724 */ 'S', 'L', 'G', 'R', 'K', 0,
  /* 2730 */ 'N', 'G', 'R', 'K', 0,
  /* 2735 */ 'O', 'G', 'R', 'K', 0,
  /* 2740 */ 'S', 'G', 'R', 'K', 0,
  /* 2745 */ 'X', 'G', 'R', 'K', 0,
  /* 2750 */ 'A', 'L', 'R', 'K', 0,
  /* 2755 */ 'S', 'L', 'R', 'K', 0,
  /* 2760 */ 'N', 'R', 'K', 0,
  /* 2764 */ 'O', 'R', 'K', 0,
  /* 2768 */ 'S', 'R', 'K', 0,
  /* 2772 */ 'X', 'R', 'K', 0,
  /* 2776 */ 'A', 'L', 0,
  /* 2779 */ 'A', 's', 'm', 'B', 'R', 'C', 'L', 0,
  /* 2787 */ 'D', 'L', 0,
  /* 2790 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 2799 */ 'P', 'R', 'O', 'L', 'O', 'G', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 2812 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 2821 */ 'I', 'I', 'H', 'L', 0,
  /* 2826 */ 'L', 'L', 'I', 'H', 'L', 0,
  /* 2832 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'H', 'L', 0,
  /* 2849 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'H', 'L', 0,
  /* 2866 */ 'I', 'I', 'L', 'L', 0,
  /* 2871 */ 'K', 'I', 'L', 'L', 0,
  /* 2876 */ 'L', 'L', 'I', 'L', 'L', 0,
  /* 2882 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'L', 0,
  /* 2899 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'I', 'L', 'L', 0,
  /* 2916 */ 'R', 'L', 'L', 0,
  /* 2920 */ 'S', 'L', 'L', 0,
  /* 2924 */ 'L', 'A', 'R', 'L', 0,
  /* 2929 */ 'C', 'R', 'L', 0,
  /* 2933 */ 'C', 'G', 'F', 'R', 'L', 0,
  /* 2939 */ 'C', 'L', 'G', 'F', 'R', 'L', 0,
  /* 2946 */ 'L', 'L', 'G', 'F', 'R', 'L', 0,
  /* 2953 */ 'C', 'G', 'R', 'L', 0,
  /* 2958 */ 'C', 'L', 'G', 'R', 'L', 0,
  /* 2964 */ 'S', 'T', 'G', 'R', 'L', 0,
  /* 2970 */ 'C', 'H', 'R', 'L', 0,
  /* 2975 */ 'C', 'G', 'H', 'R', 'L', 0,
  /* 2981 */ 'C', 'L', 'G', 'H', 'R', 'L', 0,
  /* 2988 */ 'L', 'L', 'G', 'H', 'R', 'L', 0,
  /* 2995 */ 'C', 'L', 'H', 'R', 'L', 0,
  /* 3001 */ 'L', 'L', 'H', 'R', 'L', 0,
  /* 3007 */ 'S', 'T', 'H', 'R', 'L', 0,
  /* 3013 */ 'C', 'L', 'R', 'L', 0,
  /* 3018 */ 'S', 'R', 'L', 0,
  /* 3022 */ 'S', 'T', 'R', 'L', 0,
  /* 3027 */ 'A', 's', 'm', 'B', 'R', 'A', 'S', 'L', 0,
  /* 3036 */ 'I', 'P', 'M', 0,
  /* 3040 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 3050 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'U', 'M', 'I', 'N', 0,
  /* 3068 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'M', 'I', 'N', 0,
  /* 3085 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 3102 */ 'O', 0,
  /* 3104 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 3119 */ 'E', 'A', 'R', 0,
  /* 3123 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'R', 0,
  /* 3138 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'A', 'R', 0,
  /* 3154 */ 'M', 'A', 'D', 'B', 'R', 0,
  /* 3160 */ 'L', 'C', 'D', 'B', 'R', 0,
  /* 3166 */ 'D', 'D', 'B', 'R', 0,
  /* 3171 */ 'L', 'E', 'D', 'B', 'R', 0,
  /* 3177 */ 'C', 'F', 'D', 'B', 'R', 0,
  /* 3183 */ 'C', 'G', 'D', 'B', 'R', 0,
  /* 3189 */ 'F', 'I', 'D', 'B', 'R', 0,
  /* 3195 */ 'M', 'D', 'B', 'R', 0,
  /* 3200 */ 'L', 'N', 'D', 'B', 'R', 0,
  /* 3206 */ 'L', 'P', 'D', 'B', 'R', 0,
  /* 3212 */ 'S', 'Q', 'D', 'B', 'R', 0,
  /* 3218 */ 'M', 'S', 'D', 'B', 'R', 0,
  /* 3224 */ 'L', 'T', 'D', 'B', 'R', 0,
  /* 3230 */ 'L', 'X', 'D', 'B', 'R', 0,
  /* 3236 */ 'M', 'X', 'D', 'B', 'R', 0,
  /* 3242 */ 'M', 'A', 'E', 'B', 'R', 0,
  /* 3248 */ 'L', 'C', 'E', 'B', 'R', 0,
  /* 3254 */ 'L', 'D', 'E', 'B', 'R', 0,
  /* 3260 */ 'M', 'D', 'E', 'B', 'R', 0,
  /* 3266 */ 'M', 'E', 'E', 'B', 'R', 0,
  /* 3272 */ 'C', 'F', 'E', 'B', 'R', 0,
  /* 3278 */ 'C', 'G', 'E', 'B', 'R', 0,
  /* 3284 */ 'F', 'I', 'E', 'B', 'R', 0,
  /* 3290 */ 'L', 'N', 'E', 'B', 'R', 0,
  /* 3296 */ 'L', 'P', 'E', 'B', 'R', 0,
  /* 3302 */ 'S', 'Q', 'E', 'B', 'R', 0,
  /* 3308 */ 'M', 'S', 'E', 'B', 'R', 0,
  /* 3314 */ 'L', 'T', 'E', 'B', 'R', 0,
  /* 3320 */ 'L', 'X', 'E', 'B', 'R', 0,
  /* 3326 */ 'C', 'D', 'F', 'B', 'R', 0,
  /* 3332 */ 'C', 'E', 'F', 'B', 'R', 0,
  /* 3338 */ 'C', 'X', 'F', 'B', 'R', 0,
  /* 3344 */ 'C', 'D', 'G', 'B', 'R', 0,
  /* 3350 */ 'C', 'E', 'G', 'B', 'R', 0,
  /* 3356 */ 'S', 'L', 'G', 'B', 'R', 0,
  /* 3362 */ 'C', 'X', 'G', 'B', 'R', 0,
  /* 3368 */ 'S', 'L', 'B', 'R', 0,
  /* 3373 */ 'A', 'X', 'B', 'R', 0,
  /* 3378 */ 'L', 'C', 'X', 'B', 'R', 0,
  /* 3384 */ 'L', 'D', 'X', 'B', 'R', 0,
  /* 3390 */ 'L', 'E', 'X', 'B', 'R', 0,
  /* 3396 */ 'C', 'F', 'X', 'B', 'R', 0,
  /* 3402 */ 'C', 'G', 'X', 'B', 'R', 0,
  /* 3408 */ 'F', 'I', 'X', 'B', 'R', 0,
  /* 3414 */ 'M', 'X', 'B', 'R', 0,
  /* 3419 */ 'L', 'N', 'X', 'B', 'R', 0,
  /* 3425 */ 'L', 'P', 'X', 'B', 'R', 0,
  /* 3431 */ 'S', 'Q', 'X', 'B', 'R', 0,
  /* 3437 */ 'S', 'X', 'B', 'R', 0,
  /* 3442 */ 'L', 'T', 'X', 'B', 'R', 0,
  /* 3448 */ 'A', 's', 'm', 'J', 'H', 'E', 'C', 'R', 0,
  /* 3457 */ 'A', 's', 'm', 'J', 'E', 'C', 'R', 0,
  /* 3465 */ 'A', 's', 'm', 'J', 'L', 'E', 'C', 'R', 0,
  /* 3474 */ 'L', 'L', 'G', 'C', 'R', 0,
  /* 3480 */ 'A', 's', 'm', 'J', 'H', 'C', 'R', 0,
  /* 3488 */ 'A', 's', 'm', 'J', 'L', 'H', 'C', 'R', 0,
  /* 3497 */ 'A', 'L', 'C', 'R', 0,
  /* 3502 */ 'A', 's', 'm', 'J', 'L', 'C', 'R', 0,
  /* 3510 */ 'L', 'L', 'C', 'R', 0,
  /* 3515 */ 'A', 's', 'm', 'N', 'H', 'E', 'L', 'O', 'C', 'R', 0,
  /* 3526 */ 'A', 's', 'm', 'H', 'E', 'L', 'O', 'C', 'R', 0,
  /* 3536 */ 'A', 's', 'm', 'N', 'L', 'E', 'L', 'O', 'C', 'R', 0,
  /* 3547 */ 'A', 's', 'm', 'L', 'E', 'L', 'O', 'C', 'R', 0,
  /* 3557 */ 'A', 's', 'm', 'N', 'E', 'L', 'O', 'C', 'R', 0,
  /* 3567 */ 'A', 's', 'm', 'E', 'L', 'O', 'C', 'R', 0,
  /* 3576 */ 'A', 's', 'm', 'N', 'L', 'H', 'L', 'O', 'C', 'R', 0,
  /* 3587 */ 'A', 's', 'm', 'L', 'H', 'L', 'O', 'C', 'R', 0,
  /* 3597 */ 'A', 's', 'm', 'N', 'H', 'L', 'O', 'C', 'R', 0,
  /* 3607 */ 'A', 's', 'm', 'H', 'L', 'O', 'C', 'R', 0,
  /* 3616 */ 'A', 's', 'm', 'N', 'L', 'L', 'O', 'C', 'R', 0,
  /* 3626 */ 'A', 's', 'm', 'L', 'L', 'O', 'C', 'R', 0,
  /* 3635 */ 'A', 's', 'm', 'N', 'O', 'L', 'O', 'C', 'R', 0,
  /* 3645 */ 'A', 's', 'm', 'O', 'L', 'O', 'C', 'R', 0,
  /* 3654 */ 'A', 's', 'm', 'L', 'O', 'C', 'R', 0,
  /* 3662 */ 'A', 's', 'm', 'J', 'H', 'E', 'A', 'l', 't', 'C', 'R', 0,
  /* 3674 */ 'A', 's', 'm', 'J', 'E', 'A', 'l', 't', 'C', 'R', 0,
  /* 3685 */ 'A', 's', 'm', 'J', 'L', 'E', 'A', 'l', 't', 'C', 'R', 0,
  /* 3697 */ 'A', 's', 'm', 'J', 'H', 'A', 'l', 't', 'C', 'R', 0,
  /* 3708 */ 'A', 's', 'm', 'J', 'L', 'H', 'A', 'l', 't', 'C', 'R', 0,
  /* 3720 */ 'A', 's', 'm', 'J', 'L', 'A', 'l', 't', 'C', 'R', 0,
  /* 3731 */ 'L', 'G', 'D', 'R', 0,
  /* 3736 */ 'L', 'D', 'R', 0,
  /* 3740 */ 'L', 'Z', 'D', 'R', 0,
  /* 3745 */ 'L', 'E', 'R', 0,
  /* 3749 */ 'L', 'Z', 'E', 'R', 0,
  /* 3754 */ 'A', 'G', 'F', 'R', 0,
  /* 3759 */ 'L', 'C', 'G', 'F', 'R', 0,
  /* 3765 */ 'A', 'L', 'G', 'F', 'R', 0,
  /* 3771 */ 'C', 'L', 'G', 'F', 'R', 0,
  /* 3777 */ 'L', 'L', 'G', 'F', 'R', 0,
  /* 3783 */ 'S', 'L', 'G', 'F', 'R', 0,
  /* 3789 */ 'D', 'S', 'G', 'F', 'R', 0,
  /* 3795 */ 'M', 'S', 'G', 'F', 'R', 0,
  /* 3801 */ 'L', 'T', 'G', 'F', 'R', 0,
  /* 3807 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'G', 'R', 0,
  /* 3823 */ 'A', 's', 'm', 'J', 'H', 'E', 'C', 'G', 'R', 0,
  /* 3833 */ 'A', 's', 'm', 'J', 'E', 'C', 'G', 'R', 0,
  /* 3842 */ 'A', 's', 'm', 'J', 'L', 'E', 'C', 'G', 'R', 0,
  /* 3852 */ 'A', 's', 'm', 'J', 'H', 'C', 'G', 'R', 0,
  /* 3861 */ 'A', 's', 'm', 'J', 'L', 'H', 'C', 'G', 'R', 0,
  /* 3871 */ 'A', 'L', 'C', 'G', 'R', 0,
  /* 3877 */ 'A', 's', 'm', 'J', 'L', 'C', 'G', 'R', 0,
  /* 3886 */ 'A', 's', 'm', 'N', 'H', 'E', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3898 */ 'A', 's', 'm', 'H', 'E', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3909 */ 'A', 's', 'm', 'N', 'L', 'E', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3921 */ 'A', 's', 'm', 'L', 'E', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3932 */ 'A', 's', 'm', 'N', 'E', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3943 */ 'A', 's', 'm', 'E', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3953 */ 'A', 's', 'm', 'N', 'L', 'H', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3965 */ 'A', 's', 'm', 'L', 'H', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3976 */ 'A', 's', 'm', 'N', 'H', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3987 */ 'A', 's', 'm', 'H', 'L', 'O', 'C', 'G', 'R', 0,
  /* 3997 */ 'A', 's', 'm', 'N', 'L', 'L', 'O', 'C', 'G', 'R', 0,
  /* 4008 */ 'A', 's', 'm', 'L', 'L', 'O', 'C', 'G', 'R', 0,
  /* 4018 */ 'A', 's', 'm', 'N', 'O', 'L', 'O', 'C', 'G', 'R', 0,
  /* 4029 */ 'A', 's', 'm', 'O', 'L', 'O', 'C', 'G', 'R', 0,
  /* 4039 */ 'A', 's', 'm', 'L', 'O', 'C', 'G', 'R', 0,
  /* 4048 */ 'A', 's', 'm', 'J', 'H', 'E', 'A', 'l', 't', 'C', 'G', 'R', 0,
  /* 4061 */ 'A', 's', 'm', 'J', 'E', 'A', 'l', 't', 'C', 'G', 'R', 0,
  /* 4073 */ 'A', 's', 'm', 'J', 'L', 'E', 'A', 'l', 't', 'C', 'G', 'R', 0,
  /* 4086 */ 'A', 's', 'm', 'J', 'H', 'A', 'l', 't', 'C', 'G', 'R', 0,
  /* 4098 */ 'A', 's', 'm', 'J', 'L', 'H', 'A', 'l', 't', 'C', 'G', 'R', 0,
  /* 4111 */ 'A', 's', 'm', 'J', 'L', 'A', 'l', 't', 'C', 'G', 'R', 0,
  /* 4123 */ 'L', 'D', 'G', 'R', 0,
  /* 4128 */ 'A', 'L', 'G', 'R', 0,
  /* 4133 */ 'C', 'L', 'G', 'R', 0,
  /* 4138 */ 'D', 'L', 'G', 'R', 0,
  /* 4143 */ 'M', 'L', 'G', 'R', 0,
  /* 4148 */ 'S', 'L', 'G', 'R', 0,
  /* 4153 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'G', 'R', 0,
  /* 4169 */ 'F', 'L', 'O', 'G', 'R', 0,
  /* 4175 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'G', 'R', 0,
  /* 4191 */ 'D', 'S', 'G', 'R', 0,
  /* 4196 */ 'M', 'S', 'G', 'R', 0,
  /* 4201 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'S', 'G', 'R', 0,
  /* 4217 */ 'L', 'T', 'G', 'R', 0,
  /* 4222 */ 'L', 'R', 'V', 'G', 'R', 0,
  /* 4228 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'X', 'G', 'R', 0,
  /* 4244 */ 'L', 'L', 'G', 'H', 'R', 0,
  /* 4250 */ 'L', 'L', 'H', 'R', 0,
  /* 4255 */ 'A', 'L', 'R', 0,
  /* 4259 */ 'C', 'L', 'R', 0,
  /* 4263 */ 'D', 'L', 'R', 0,
  /* 4267 */ 'S', 'L', 'R', 0,
  /* 4271 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'R', 0,
  /* 4286 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'N', 'R', 0,
  /* 4302 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'R', 0,
  /* 4317 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'O', 'R', 0,
  /* 4333 */ 'A', 's', 'm', 'B', 'A', 'S', 'R', 0,
  /* 4341 */ 'M', 'S', 'R', 0,
  /* 4345 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'S', 'R', 0,
  /* 4360 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'S', 'R', 0,
  /* 4376 */ 'L', 'T', 'R', 0,
  /* 4380 */ 'L', 'R', 'V', 'R', 0,
  /* 4385 */ 'L', 'X', 'R', 0,
  /* 4389 */ 'L', 'Z', 'X', 'R', 0,
  /* 4394 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'X', 'R', 0,
  /* 4409 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'X', 'R', 0,
  /* 4425 */ 'A', 's', 'm', 'B', 'R', 'A', 'S', 0,
  /* 4433 */ 'C', 'S', 0,
  /* 4436 */ 'M', 'S', 0,
  /* 4439 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 4456 */ 'B', 'R', 'C', 'T', 0,
  /* 4461 */ 'R', 'E', 'T', 0,
  /* 4465 */ 'L', 'T', 0,
  /* 4468 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 4483 */ 'S', 'T', 0,
  /* 4486 */ 'L', 'R', 'V', 0,
  /* 4490 */ 'S', 'T', 'R', 'V', 0,
  /* 4495 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'W', 'A', 'P', 'W', 0,
  /* 4508 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'C', 'M', 'P', '_', 'S', 'W', 'A', 'P', 'W', 0,
  /* 4525 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'U', 'M', 'A', 'X', 0,
  /* 4543 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'M', 'A', 'X', 0,
  /* 4560 */ 'L', 'X', 0,
  /* 4563 */ 'S', 'T', 'X', 0,
  /* 4567 */ 'I', 'C', '3', '2', 'Y', 0,
  /* 4573 */ 'S', 'T', 'C', '3', '2', 'Y', 0,
  /* 4580 */ 'S', 'T', 'H', '3', '2', 'Y', 0,
  /* 4587 */ 'S', 'T', '3', '2', 'Y', 0,
  /* 4593 */ 'L', 'A', 'Y', 0,
  /* 4597 */ 'I', 'C', 'Y', 0,
  /* 4601 */ 'S', 'T', 'C', 'Y', 0,
  /* 4606 */ 'L', 'D', 'Y', 0,
  /* 4610 */ 'S', 'T', 'D', 'Y', 0,
  /* 4615 */ 'L', 'E', 'Y', 0,
  /* 4619 */ 'S', 'T', 'E', 'Y', 0,
  /* 4624 */ 'A', 'H', 'Y', 0,
  /* 4628 */ 'C', 'H', 'Y', 0,
  /* 4632 */ 'L', 'H', 'Y', 0,
  /* 4636 */ 'M', 'H', 'Y', 0,
  /* 4640 */ 'S', 'H', 'Y', 0,
  /* 4644 */ 'S', 'T', 'H', 'Y', 0,
  /* 4649 */ 'C', 'L', 'I', 'Y', 0,
  /* 4654 */ 'N', 'I', 'Y', 0,
  /* 4658 */ 'O', 'I', 'Y', 0,
  /* 4662 */ 'M', 'V', 'I', 'Y', 0,
  /* 4667 */ 'X', 'I', 'Y', 0,
  /* 4671 */ 'A', 'L', 'Y', 0,
  /* 4675 */ 'C', 'L', 'Y', 0,
  /* 4679 */ 'S', 'L', 'Y', 0,
  /* 4683 */ 'N', 'Y', 0,
  /* 4686 */ 'O', 'Y', 0,
  /* 4689 */ 'C', 'O', 'P', 'Y', 0,
  /* 4694 */ 'C', 'S', 'Y', 0,
  /* 4698 */ 'M', 'S', 'Y', 0,
  /* 4702 */ 'S', 'T', 'Y', 0,
  /* 4706 */ 'X', 'Y', 0,
  /* 4709 */ 'C', 'P', 'S', 'D', 'R', 'd', 'd', 0,
  /* 4717 */ 'C', 'P', 'S', 'D', 'R', 's', 'd', 0,
  /* 4725 */ 'L', 'T', 'D', 'B', 'R', 'C', 'o', 'm', 'p', 'a', 'r', 'e', 0,
  /* 4738 */ 'L', 'T', 'E', 'B', 'R', 'C', 'o', 'm', 'p', 'a', 'r', 'e', 0,
  /* 4751 */ 'L', 'T', 'X', 'B', 'R', 'C', 'o', 'm', 'p', 'a', 'r', 'e', 0,
  /* 4764 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'F', '3', '2', 'i', 0,
  /* 4784 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'H', '3', '2', 'i', 0,
  /* 4804 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'L', '3', '2', 'i', 0,
  /* 4824 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'H', 'F', 'i', 0,
  /* 4842 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'F', 'i', 0,
  /* 4860 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'H', 'H', 'i', 0,
  /* 4878 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'H', 'i', 0,
  /* 4896 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'N', 'I', 'L', 'H', 'i', 0,
  /* 4915 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'H', 'L', 'i', 0,
  /* 4933 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'I', 'L', 'L', 'i', 0,
  /* 4951 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'G', 'R', 'i', 0,
  /* 4968 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'R', 'i', 0,
  /* 4984 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', 'W', '_', 'N', 'R', 'i', 0,
  /* 5001 */ 'C', 'L', 'C', 'W', 'r', 'a', 'p', 'p', 'e', 'r', 0,
  /* 5012 */ 'M', 'V', 'C', 'W', 'r', 'a', 'p', 'p', 'e', 'r', 0,
  /* 5023 */ 'C', 'P', 'S', 'D', 'R', 'd', 's', 0,
  /* 5031 */ 'C', 'P', 'S', 'D', 'R', 's', 's', 0,
  /* 5039 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', 'F', '3', '2', 'I', 'n', 'v', 0,
  /* 5055 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '3', '2', '_', '3', '2', 'I', 'n', 'v', 0,
  /* 5073 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '1', '6', '_', '3', '2', 'I', 'n', 'v', 0,
  /* 5091 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '8', '_', '3', '2', 'I', 'n', 'v', 0,
  /* 5108 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '3', '2', 'I', 'n', 'v', 0,
  /* 5123 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', 'F', '6', '4', 'I', 'n', 'v', 0,
  /* 5139 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '6', '4', 'I', 'n', 'v', 0,
  /* 5154 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '1', '6', 'I', 'n', 'v', 0,
  /* 5169 */ 'C', 'o', 'n', 'd', 'S', 't', 'o', 'r', 'e', '8', 'I', 'n', 'v', 0,
};

extern const unsigned SystemZInstrNameIndices[] = {
    2468U, 3040U, 2799U, 2812U, 2790U, 2871U, 1628U, 1643U, 
    1082U, 1657U, 4439U, 1072U, 1048U, 4689U, 1061U, 4468U, 
    1031U, 612U, 619U, 3155U, 3085U, 3104U, 813U, 656U, 
    3243U, 430U, 2173U, 1282U, 1095U, 2210U, 3754U, 2428U, 
    2678U, 3819U, 2713U, 2491U, 1886U, 2408U, 2673U, 4624U, 
    2776U, 710U, 1314U, 3871U, 3497U, 2244U, 1789U, 1103U, 
    2220U, 3765U, 2684U, 4128U, 2718U, 2692U, 4255U, 2750U, 
    4671U, 3120U, 2709U, 2487U, 4508U, 2177U, 3138U, 4543U, 
    3068U, 1974U, 4896U, 4286U, 4984U, 2009U, 4317U, 4360U, 
    4525U, 3050U, 1262U, 4409U, 2161U, 2198U, 2416U, 3807U, 
    2396U, 3123U, 367U, 526U, 313U, 472U, 4153U, 4951U, 
    1149U, 4824U, 1912U, 4860U, 2832U, 4915U, 1211U, 25U, 
    4764U, 4842U, 1957U, 129U, 4784U, 4878U, 2882U, 180U, 
    4804U, 4933U, 4271U, 4968U, 4175U, 1166U, 1929U, 2849U, 
    1228U, 44U, 1992U, 148U, 2899U, 199U, 4302U, 4201U, 
    4345U, 347U, 506U, 293U, 452U, 4228U, 1183U, 1245U, 
    63U, 4394U, 4495U, 332U, 491U, 3373U, 4594U, 4333U, 
    4425U, 3027U, 1013U, 2779U, 2619U, 2660U, 2612U, 2653U, 
    2578U, 1720U, 769U, 1371U, 3943U, 3567U, 918U, 1523U, 
    2549U, 1687U, 732U, 1330U, 3898U, 3526U, 877U, 1478U, 
    2606U, 1752U, 805U, 1411U, 3987U, 3607U, 958U, 1567U, 
    2334U, 4061U, 2104U, 3674U, 2274U, 3833U, 2050U, 3457U, 
    2359U, 4086U, 2127U, 3697U, 2293U, 3852U, 2067U, 3480U, 
    2321U, 4048U, 2092U, 3662U, 2264U, 3823U, 2041U, 3448U, 
    2384U, 4111U, 2150U, 3720U, 2312U, 3877U, 2084U, 3502U, 
    2346U, 4073U, 2115U, 3685U, 2283U, 3842U, 2058U, 3465U, 
    2371U, 4098U, 2138U, 3708U, 2302U, 3861U, 2075U, 3488U, 
    2564U, 1704U, 751U, 1351U, 3921U, 3547U, 898U, 1501U, 
    2592U, 1736U, 787U, 1391U, 3965U, 3587U, 938U, 1545U, 
    2634U, 1767U, 834U, 1430U, 4008U, 3626U, 859U, 1458U, 
    4039U, 3654U, 977U, 1588U, 2571U, 1712U, 760U, 1361U, 
    3932U, 3557U, 908U, 1512U, 2541U, 1678U, 722U, 1319U, 
    3886U, 3515U, 866U, 1466U, 2599U, 1744U, 796U, 1401U, 
    3976U, 3597U, 948U, 1556U, 2556U, 1695U, 741U, 1340U, 
    3909U, 3536U, 887U, 1489U, 2584U, 1727U, 777U, 1380U, 
    3953U, 3576U, 927U, 1533U, 2627U, 1759U, 825U, 1420U, 
    3997U, 3616U, 967U, 1577U, 2640U, 1774U, 842U, 1439U, 
    4018U, 3635U, 986U, 1598U, 2647U, 1782U, 851U, 1449U, 
    4029U, 3645U, 996U, 1609U, 1005U, 1619U, 4336U, 3157U, 
    4428U, 3030U, 1016U, 2782U, 4456U, 1858U, 705U, 623U, 
    3161U, 3326U, 3344U, 660U, 3249U, 3332U, 3350U, 3177U, 
    3272U, 2194U, 3396U, 1316U, 3183U, 3278U, 1099U, 2215U, 
    3760U, 2933U, 1892U, 2433U, 2975U, 2508U, 2622U, 3829U, 
    2663U, 2953U, 3402U, 1889U, 2521U, 2412U, 2970U, 2496U, 
    4628U, 2615U, 2784U, 714U, 5001U, 2501U, 2249U, 1800U, 
    1108U, 2226U, 3771U, 2939U, 2981U, 2514U, 4133U, 2958U, 
    2527U, 2995U, 2477U, 4649U, 4259U, 3013U, 4675U, 4709U, 
    5023U, 4717U, 5031U, 3454U, 2656U, 2929U, 4433U, 1846U, 
    4694U, 3379U, 3338U, 3362U, 4598U, 566U, 5154U, 253U, 
    5073U, 386U, 5108U, 238U, 5055U, 545U, 5139U, 600U, 
    5169U, 279U, 5091U, 82U, 5039U, 407U, 5123U, 627U, 
    3166U, 665U, 3255U, 2787U, 1804U, 4138U, 4263U, 1850U, 
    1123U, 3789U, 4191U, 3385U, 3119U, 3189U, 3284U, 3408U, 
    4169U, 707U, 0U, 4567U, 4597U, 1138U, 1901U, 2821U, 
    1200U, 18U, 1946U, 122U, 2866U, 173U, 3036U, 2547U, 
    1684U, 2777U, 589U, 611U, 2924U, 4593U, 699U, 3369U, 
    3160U, 3248U, 3759U, 3872U, 3498U, 3378U, 1028U, 664U, 
    3254U, 4123U, 3736U, 3384U, 4606U, 1065U, 3171U, 3745U, 
    3390U, 4615U, 1790U, 694U, 3357U, 3731U, 1104U, 2221U, 
    3766U, 2940U, 1897U, 2438U, 4245U, 2982U, 4129U, 2959U, 
    1948U, 2460U, 4251U, 2996U, 4632U, 718U, 3510U, 702U, 
    3474U, 1113U, 3777U, 2946U, 1896U, 4244U, 2988U, 2027U, 
    4250U, 3001U, 1143U, 1906U, 2826U, 1205U, 1951U, 2876U, 
    1831U, 3200U, 3290U, 3419U, 728U, 1325U, 3892U, 3521U, 
    3206U, 3296U, 3425U, 4256U, 3014U, 4486U, 1872U, 4222U, 
    4380U, 4465U, 3224U, 4725U, 3314U, 4738U, 1864U, 1133U, 
    3801U, 4217U, 4376U, 3442U, 4751U, 4560U, 645U, 3230U, 
    689U, 3320U, 4385U, 4672U, 3740U, 3749U, 4389U, 618U, 
    3154U, 655U, 3242U, 631U, 3195U, 669U, 3260U, 674U, 
    3266U, 2443U, 2031U, 2464U, 4636U, 1818U, 4143U, 4436U, 
    640U, 3218U, 684U, 3308U, 2259U, 1854U, 1128U, 2238U, 
    3795U, 4196U, 4341U, 4698U, 1024U, 5012U, 2448U, 2454U, 
    2472U, 2534U, 4662U, 3414U, 650U, 3236U, 3066U, 1840U, 
    4165U, 2730U, 2481U, 1161U, 1924U, 2844U, 1223U, 37U, 
    1969U, 141U, 2894U, 192U, 4654U, 4283U, 2760U, 4683U, 
    3102U, 1843U, 4171U, 2735U, 2484U, 1178U, 1941U, 2861U, 
    1240U, 56U, 2004U, 160U, 2911U, 211U, 4658U, 4314U, 
    2764U, 4686U, 4461U, 1290U, 105U, 1671U, 1793U, 113U, 
    2916U, 1808U, 1296U, 1302U, 1308U, 4431U, 641U, 3219U, 
    685U, 3309U, 1847U, 1124U, 3790U, 4192U, 2740U, 2034U, 
    4640U, 3033U, 698U, 1285U, 3368U, 2254U, 1827U, 3356U, 
    1118U, 2232U, 3783U, 4148U, 2724U, 2920U, 1813U, 2699U, 
    4267U, 2755U, 4679U, 635U, 3212U, 679U, 3302U, 3431U, 
    4338U, 614U, 1280U, 2668U, 2768U, 3018U, 1822U, 2704U, 
    4483U, 594U, 233U, 4587U, 1020U, 12U, 4573U, 4601U, 
    1044U, 4610U, 1068U, 4619U, 1868U, 2964U, 2037U, 167U, 
    4580U, 3007U, 218U, 4644U, 1835U, 872U, 5U, 1472U, 
    3022U, 226U, 4490U, 1877U, 4563U, 4702U, 3437U, 4695U, 
    398U, 557U, 578U, 95U, 420U, 4541U, 1883U, 4240U, 
    2745U, 2538U, 1195U, 1257U, 75U, 4667U, 4386U, 2772U, 
    4706U, 268U, 441U, 
};

static inline void InitSystemZMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(SystemZInsts, SystemZInstrNameIndices, SystemZInstrNameData, 723);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct SystemZGenInstrInfo : public TargetInstrInfo {
  explicit SystemZGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern const MCInstrDesc SystemZInsts[];
extern const unsigned SystemZInstrNameIndices[];
extern const char SystemZInstrNameData[];
SystemZGenInstrInfo::SystemZGenInstrInfo(int SO, int DO)
  : TargetInstrInfo(SO, DO) {
  InitMCInstrInfo(SystemZInsts, SystemZInstrNameIndices, SystemZInstrNameData, 723);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {namespace SystemZ {
namespace OpName { 
enum {
OPERAND_LAST
};
} // End namespace OpName
} // End namespace SystemZ
} // End namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM
#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {namespace SystemZ {
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // End namespace SystemZ
} // End namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS
#ifdef GET_INSTRMAP_INFO
#undef GET_INSTRMAP_INFO
namespace llvm {

namespace SystemZ {

enum DispSize {
	DispSize_12,
	DispSize_20
};

enum NumOpsValue {
	NumOpsValue_3
};

enum OpType {
	OpType_mem
};

// getDisp12Opcode
int getDisp12Opcode(uint16_t Opcode) {
static const uint16_t getDisp12OpcodeTable[][2] = {
  { SystemZ::AHY, SystemZ::AH },
  { SystemZ::ALY, SystemZ::AL },
  { SystemZ::AY, SystemZ::A },
  { SystemZ::CHY, SystemZ::CH },
  { SystemZ::CLIY, SystemZ::CLI },
  { SystemZ::CLY, SystemZ::CL },
  { SystemZ::CSY, SystemZ::CS },
  { SystemZ::CY, SystemZ::C },
  { SystemZ::IC32Y, SystemZ::IC32 },
  { SystemZ::ICY, SystemZ::IC },
  { SystemZ::LAY, SystemZ::LA },
  { SystemZ::LDY, SystemZ::LD },
  { SystemZ::LEY, SystemZ::LE },
  { SystemZ::LHY, SystemZ::LH },
  { SystemZ::LY, SystemZ::L },
  { SystemZ::MHY, SystemZ::MH },
  { SystemZ::MSY, SystemZ::MS },
  { SystemZ::MVIY, SystemZ::MVI },
  { SystemZ::NIY, SystemZ::NI },
  { SystemZ::NY, SystemZ::N },
  { SystemZ::OIY, SystemZ::OI },
  { SystemZ::OY, SystemZ::O },
  { SystemZ::SHY, SystemZ::SH },
  { SystemZ::SLY, SystemZ::SL },
  { SystemZ::ST32Y, SystemZ::ST32 },
  { SystemZ::STC32Y, SystemZ::STC32 },
  { SystemZ::STCY, SystemZ::STC },
  { SystemZ::STDY, SystemZ::STD },
  { SystemZ::STEY, SystemZ::STE },
  { SystemZ::STH32Y, SystemZ::STH32 },
  { SystemZ::STHY, SystemZ::STH },
  { SystemZ::STY, SystemZ::ST },
  { SystemZ::SY, SystemZ::S },
  { SystemZ::XIY, SystemZ::XI },
  { SystemZ::XY, SystemZ::X },
}; // End of getDisp12OpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 35;
  while (start < end) {
    mid = start + (end - start)/2;
    if (Opcode == getDisp12OpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getDisp12OpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getDisp12OpcodeTable[mid][1];
}

// getDisp20Opcode
int getDisp20Opcode(uint16_t Opcode) {
static const uint16_t getDisp20OpcodeTable[][2] = {
  { SystemZ::A, SystemZ::AY },
  { SystemZ::AH, SystemZ::AHY },
  { SystemZ::AL, SystemZ::ALY },
  { SystemZ::C, SystemZ::CY },
  { SystemZ::CH, SystemZ::CHY },
  { SystemZ::CL, SystemZ::CLY },
  { SystemZ::CLI, SystemZ::CLIY },
  { SystemZ::CS, SystemZ::CSY },
  { SystemZ::IC, SystemZ::ICY },
  { SystemZ::IC32, SystemZ::IC32Y },
  { SystemZ::L, SystemZ::LY },
  { SystemZ::LA, SystemZ::LAY },
  { SystemZ::LD, SystemZ::LDY },
  { SystemZ::LE, SystemZ::LEY },
  { SystemZ::LH, SystemZ::LHY },
  { SystemZ::MH, SystemZ::MHY },
  { SystemZ::MS, SystemZ::MSY },
  { SystemZ::MVI, SystemZ::MVIY },
  { SystemZ::N, SystemZ::NY },
  { SystemZ::NI, SystemZ::NIY },
  { SystemZ::O, SystemZ::OY },
  { SystemZ::OI, SystemZ::OIY },
  { SystemZ::S, SystemZ::SY },
  { SystemZ::SH, SystemZ::SHY },
  { SystemZ::SL, SystemZ::SLY },
  { SystemZ::ST, SystemZ::STY },
  { SystemZ::ST32, SystemZ::ST32Y },
  { SystemZ::STC, SystemZ::STCY },
  { SystemZ::STC32, SystemZ::STC32Y },
  { SystemZ::STD, SystemZ::STDY },
  { SystemZ::STE, SystemZ::STEY },
  { SystemZ::STH, SystemZ::STHY },
  { SystemZ::STH32, SystemZ::STH32Y },
  { SystemZ::X, SystemZ::XY },
  { SystemZ::XI, SystemZ::XIY },
}; // End of getDisp20OpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 35;
  while (start < end) {
    mid = start + (end - start)/2;
    if (Opcode == getDisp20OpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getDisp20OpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getDisp20OpcodeTable[mid][1];
}

// getMemOpcode
int getMemOpcode(uint16_t Opcode) {
static const uint16_t getMemOpcodeTable[][2] = {
  { SystemZ::ADBR, SystemZ::ADB },
  { SystemZ::AEBR, SystemZ::AEB },
  { SystemZ::AGFR, SystemZ::AGF },
  { SystemZ::AGR, SystemZ::AG },
  { SystemZ::ALCGR, SystemZ::ALCG },
  { SystemZ::ALCR, SystemZ::ALC },
  { SystemZ::ALGFR, SystemZ::ALGF },
  { SystemZ::ALGR, SystemZ::ALG },
  { SystemZ::ALR, SystemZ::AL },
  { SystemZ::AR, SystemZ::A },
  { SystemZ::CDBR, SystemZ::CDB },
  { SystemZ::CEBR, SystemZ::CEB },
  { SystemZ::CGFR, SystemZ::CGF },
  { SystemZ::CGR, SystemZ::CG },
  { SystemZ::CLGFR, SystemZ::CLGF },
  { SystemZ::CLGR, SystemZ::CLG },
  { SystemZ::CLR, SystemZ::CL },
  { SystemZ::CR, SystemZ::C },
  { SystemZ::DDBR, SystemZ::DDB },
  { SystemZ::DEBR, SystemZ::DEB },
  { SystemZ::DLGR, SystemZ::DLG },
  { SystemZ::DLR, SystemZ::DL },
  { SystemZ::DSGFR, SystemZ::DSGF },
  { SystemZ::DSGR, SystemZ::DSG },
  { SystemZ::LBR, SystemZ::LB },
  { SystemZ::LDEBR, SystemZ::LDEB },
  { SystemZ::LDR, SystemZ::LD },
  { SystemZ::LER, SystemZ::LE },
  { SystemZ::LGBR, SystemZ::LGB },
  { SystemZ::LGFR, SystemZ::LGF },
  { SystemZ::LGHR, SystemZ::LGH },
  { SystemZ::LGR, SystemZ::LG },
  { SystemZ::LHR, SystemZ::LH },
  { SystemZ::LLCR, SystemZ::LLC },
  { SystemZ::LLGCR, SystemZ::LLGC },
  { SystemZ::LLGFR, SystemZ::LLGF },
  { SystemZ::LLGHR, SystemZ::LLGH },
  { SystemZ::LLHR, SystemZ::LLH },
  { SystemZ::LR, SystemZ::L },
  { SystemZ::LRVGR, SystemZ::LRVG },
  { SystemZ::LRVR, SystemZ::LRV },
  { SystemZ::LTGFR, SystemZ::LTGF },
  { SystemZ::LTGR, SystemZ::LTG },
  { SystemZ::LTR, SystemZ::LT },
  { SystemZ::LXDBR, SystemZ::LXDB },
  { SystemZ::LXEBR, SystemZ::LXEB },
  { SystemZ::MADBR, SystemZ::MADB },
  { SystemZ::MAEBR, SystemZ::MAEB },
  { SystemZ::MDBR, SystemZ::MDB },
  { SystemZ::MDEBR, SystemZ::MDEB },
  { SystemZ::MEEBR, SystemZ::MEEB },
  { SystemZ::MLGR, SystemZ::MLG },
  { SystemZ::MSDBR, SystemZ::MSDB },
  { SystemZ::MSEBR, SystemZ::MSEB },
  { SystemZ::MSGFR, SystemZ::MSGF },
  { SystemZ::MSGR, SystemZ::MSG },
  { SystemZ::MSR, SystemZ::MS },
  { SystemZ::MXDBR, SystemZ::MXDB },
  { SystemZ::NGR, SystemZ::NG },
  { SystemZ::NR, SystemZ::N },
  { SystemZ::OGR, SystemZ::OG },
  { SystemZ::OR, SystemZ::O },
  { SystemZ::SDBR, SystemZ::SDB },
  { SystemZ::SEBR, SystemZ::SEB },
  { SystemZ::SGFR, SystemZ::SGF },
  { SystemZ::SGR, SystemZ::SG },
  { SystemZ::SLBR, SystemZ::SLB },
  { SystemZ::SLGBR, SystemZ::SLBG },
  { SystemZ::SLGFR, SystemZ::SLGF },
  { SystemZ::SLGR, SystemZ::SLG },
  { SystemZ::SLR, SystemZ::SL },
  { SystemZ::SQDBR, SystemZ::SQDB },
  { SystemZ::SQEBR, SystemZ::SQEB },
  { SystemZ::SR, SystemZ::S },
  { SystemZ::XGR, SystemZ::XG },
  { SystemZ::XR, SystemZ::X },
}; // End of getMemOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 76;
  while (start < end) {
    mid = start + (end - start)/2;
    if (Opcode == getMemOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getMemOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getMemOpcodeTable[mid][1];
}

// getThreeOperandOpcode
int getThreeOperandOpcode(uint16_t Opcode) {
static const uint16_t getThreeOperandOpcodeTable[][2] = {
  { SystemZ::AGHI, SystemZ::AGHIK },
  { SystemZ::AGR, SystemZ::AGRK },
  { SystemZ::AHI, SystemZ::AHIK },
  { SystemZ::ALGR, SystemZ::ALGRK },
  { SystemZ::ALR, SystemZ::ALRK },
  { SystemZ::AR, SystemZ::ARK },
  { SystemZ::NGR, SystemZ::NGRK },
  { SystemZ::NR, SystemZ::NRK },
  { SystemZ::OGR, SystemZ::OGRK },
  { SystemZ::OR, SystemZ::ORK },
  { SystemZ::SGR, SystemZ::SGRK },
  { SystemZ::SLGR, SystemZ::SLGRK },
  { SystemZ::SLL, SystemZ::SLLK },
  { SystemZ::SLR, SystemZ::SLRK },
  { SystemZ::SR, SystemZ::SRK },
  { SystemZ::SRA, SystemZ::SRAK },
  { SystemZ::SRL, SystemZ::SRLK },
  { SystemZ::XGR, SystemZ::XGRK },
  { SystemZ::XR, SystemZ::XRK },
}; // End of getThreeOperandOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 19;
  while (start < end) {
    mid = start + (end - start)/2;
    if (Opcode == getThreeOperandOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getThreeOperandOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getThreeOperandOpcodeTable[mid][1];
}

} // End SystemZ namespace
} // End llvm namespace
#endif // GET_INSTRMAP_INFO

