
nucleo-glcd-driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006478  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  08006648  08006648  00016648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006954  08006954  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006954  08006954  00016954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800695c  0800695c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800695c  0800695c  0001695c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006960  08006960  00016960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f8c  20000074  080069d8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005000  080069d8  00025000  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024c1e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004647  00000000  00000000  00044cc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a8  00000000  00000000  00049310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001770  00000000  00000000  0004abb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025367  00000000  00000000  0004c328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d459  00000000  00000000  0007168f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dde42  00000000  00000000  0008eae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016c92a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069e8  00000000  00000000  0016c980  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006630 	.word	0x08006630

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08006630 	.word	0x08006630

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <glcd_command>:
#if defined(GLCD_CONTROLLER_ST7565R)

#include "../glcd.h"

void glcd_command(uint8_t c)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
	GLCD_A0_LOW();
 8000512:	2200      	movs	r2, #0
 8000514:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000518:	4805      	ldr	r0, [pc, #20]	; (8000530 <glcd_command+0x28>)
 800051a:	f001 fc4f 	bl	8001dbc <HAL_GPIO_WritePin>
	glcd_spi_write(c);	
 800051e:	79fb      	ldrb	r3, [r7, #7]
 8000520:	4618      	mov	r0, r3
 8000522:	f000 f90b 	bl	800073c <glcd_spi_write>
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40020400 	.word	0x40020400

08000534 <glcd_data>:

void glcd_data(uint8_t c)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	71fb      	strb	r3, [r7, #7]
	GLCD_A0_HIGH();
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000544:	4805      	ldr	r0, [pc, #20]	; (800055c <glcd_data+0x28>)
 8000546:	f001 fc39 	bl	8001dbc <HAL_GPIO_WritePin>
	glcd_spi_write(c);	
 800054a:	79fb      	ldrb	r3, [r7, #7]
 800054c:	4618      	mov	r0, r3
 800054e:	f000 f8f5 	bl	800073c <glcd_spi_write>
}
 8000552:	bf00      	nop
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40020400 	.word	0x40020400

08000560 <glcd_set_contrast>:

void glcd_set_contrast(uint8_t val) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
	/* Can set a 6-bit value (0 to 63)  */

	/* Must send this command byte before setting the contrast */
	glcd_command(0x81);
 800056a:	2081      	movs	r0, #129	; 0x81
 800056c:	f7ff ffcc 	bl	8000508 <glcd_command>
	
	/* Set the contrat value ("electronic volumne register") */
	if (val > 63) {
 8000570:	79fb      	ldrb	r3, [r7, #7]
 8000572:	2b3f      	cmp	r3, #63	; 0x3f
 8000574:	d903      	bls.n	800057e <glcd_set_contrast+0x1e>
		glcd_command(63);
 8000576:	203f      	movs	r0, #63	; 0x3f
 8000578:	f7ff ffc6 	bl	8000508 <glcd_command>
	} else {
		glcd_command(val);
	}
	return;
 800057c:	e004      	b.n	8000588 <glcd_set_contrast+0x28>
		glcd_command(val);
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	4618      	mov	r0, r3
 8000582:	f7ff ffc1 	bl	8000508 <glcd_command>
	return;
 8000586:	bf00      	nop
}
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}

0800058e <glcd_set_y_address>:

	return;
}

void glcd_set_y_address(uint8_t y)
{
 800058e:	b580      	push	{r7, lr}
 8000590:	b082      	sub	sp, #8
 8000592:	af00      	add	r7, sp, #0
 8000594:	4603      	mov	r3, r0
 8000596:	71fb      	strb	r3, [r7, #7]
	glcd_command(ST7565R_PAGE_ADDRESS_SET | (0x0F & y)); /* 0x0F = 0b00001111 */
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	f003 030f 	and.w	r3, r3, #15
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	4618      	mov	r0, r3
 80005a8:	f7ff ffae 	bl	8000508 <glcd_command>
}
 80005ac:	bf00      	nop
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <glcd_set_x_address>:

void glcd_set_x_address(uint8_t x)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	4603      	mov	r3, r0
 80005bc:	71fb      	strb	r3, [r7, #7]
	glcd_set_column_upper(x);
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 f808 	bl	80005d6 <glcd_set_column_upper>
	glcd_set_column_lower(x);	
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f000 f816 	bl	80005fa <glcd_set_column_lower>
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <glcd_set_column_upper>:
{
	glcd_command(ST7565R_DISPLAY_NORMAL);
}

void glcd_set_column_upper(uint8_t addr)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b082      	sub	sp, #8
 80005da:	af00      	add	r7, sp, #0
 80005dc:	4603      	mov	r3, r0
 80005de:	71fb      	strb	r3, [r7, #7]
	glcd_command(ST7565R_COLUMN_ADDRESS_SET_UPPER | (addr >> 4));
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	091b      	lsrs	r3, r3, #4
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	f043 0310 	orr.w	r3, r3, #16
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	4618      	mov	r0, r3
 80005ee:	f7ff ff8b 	bl	8000508 <glcd_command>
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}

080005fa <glcd_set_column_lower>:

void glcd_set_column_lower(uint8_t addr)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b082      	sub	sp, #8
 80005fe:	af00      	add	r7, sp, #0
 8000600:	4603      	mov	r3, r0
 8000602:	71fb      	strb	r3, [r7, #7]
	glcd_command(ST7565R_COLUMN_ADDRESS_SET_LOWER | (0x0f & addr));
 8000604:	79fb      	ldrb	r3, [r7, #7]
 8000606:	f003 030f 	and.w	r3, r3, #15
 800060a:	b2db      	uxtb	r3, r3
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff ff7b 	bl	8000508 <glcd_command>
}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <glcd_write>:
		}			
	}
}

void glcd_write()
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0

	uint8_t bank;

	for (bank = 0; bank < GLCD_NUMBER_OF_BANKS; bank++) {
 8000622:	2300      	movs	r3, #0
 8000624:	71fb      	strb	r3, [r7, #7]
 8000626:	e038      	b.n	800069a <glcd_write+0x7e>
		/* Each bank is a single row 8 bits tall */
		uint8_t column;		
		
		if (glcd_bbox_selected->y_min >= (bank+1)*8) {
 8000628:	4b21      	ldr	r3, [pc, #132]	; (80006b0 <glcd_write+0x94>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	785b      	ldrb	r3, [r3, #1]
 800062e:	461a      	mov	r2, r3
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	3301      	adds	r3, #1
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	429a      	cmp	r2, r3
 8000638:	da2b      	bge.n	8000692 <glcd_write+0x76>
			continue; /* Skip the entire bank */
		}
		
		if (glcd_bbox_selected->y_max < bank*8) {
 800063a:	4b1d      	ldr	r3, [pc, #116]	; (80006b0 <glcd_write+0x94>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	78db      	ldrb	r3, [r3, #3]
 8000640:	461a      	mov	r2, r3
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	00db      	lsls	r3, r3, #3
 8000646:	429a      	cmp	r2, r3
 8000648:	db2b      	blt.n	80006a2 <glcd_write+0x86>
			break;    /* No more banks need updating */
		}
		
		glcd_set_y_address(bank);
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	4618      	mov	r0, r3
 800064e:	f7ff ff9e 	bl	800058e <glcd_set_y_address>
		glcd_set_x_address(glcd_bbox_selected->x_min);
 8000652:	4b17      	ldr	r3, [pc, #92]	; (80006b0 <glcd_write+0x94>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff ffab 	bl	80005b4 <glcd_set_x_address>

		for (column = glcd_bbox_selected->x_min; column <= glcd_bbox_selected->x_max; column++)
 800065e:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <glcd_write+0x94>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	71bb      	strb	r3, [r7, #6]
 8000666:	e00d      	b.n	8000684 <glcd_write+0x68>
		{
			glcd_data( glcd_buffer_selected[GLCD_NUMBER_OF_COLS * bank + column] );
 8000668:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <glcd_write+0x98>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	79fa      	ldrb	r2, [r7, #7]
 800066e:	01d1      	lsls	r1, r2, #7
 8000670:	79ba      	ldrb	r2, [r7, #6]
 8000672:	440a      	add	r2, r1
 8000674:	4413      	add	r3, r2
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff ff5b 	bl	8000534 <glcd_data>
		for (column = glcd_bbox_selected->x_min; column <= glcd_bbox_selected->x_max; column++)
 800067e:	79bb      	ldrb	r3, [r7, #6]
 8000680:	3301      	adds	r3, #1
 8000682:	71bb      	strb	r3, [r7, #6]
 8000684:	4b0a      	ldr	r3, [pc, #40]	; (80006b0 <glcd_write+0x94>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	789b      	ldrb	r3, [r3, #2]
 800068a:	79ba      	ldrb	r2, [r7, #6]
 800068c:	429a      	cmp	r2, r3
 800068e:	d9eb      	bls.n	8000668 <glcd_write+0x4c>
 8000690:	e000      	b.n	8000694 <glcd_write+0x78>
			continue; /* Skip the entire bank */
 8000692:	bf00      	nop
	for (bank = 0; bank < GLCD_NUMBER_OF_BANKS; bank++) {
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	3301      	adds	r3, #1
 8000698:	71fb      	strb	r3, [r7, #7]
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	2b0f      	cmp	r3, #15
 800069e:	d9c3      	bls.n	8000628 <glcd_write+0xc>
 80006a0:	e000      	b.n	80006a4 <glcd_write+0x88>
			break;    /* No more banks need updating */
 80006a2:	bf00      	nop
		}
	}

	glcd_reset_bbox();
 80006a4:	f000 f8ea 	bl	800087c <glcd_reset_bbox>

}
 80006a8:	bf00      	nop
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	20004e70 	.word	0x20004e70
 80006b4:	20004e6c 	.word	0x20004e6c

080006b8 <glcd_ST7565R_init>:

void glcd_ST7565R_init(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0

	/* Init sequence based on datasheet example code for NHD-C12864A1Z-FSW-FBW-HTT */
	/* Datasheet says max SCK frequency 2.5MHz for this LCD */
	/* We use "reverse direction" for common output mode, as opposed to datasheet specifying "normal direction" */

	glcd_command(0xa0); /* ADC select in normal mode */
 80006bc:	20a0      	movs	r0, #160	; 0xa0
 80006be:	f7ff ff23 	bl	8000508 <glcd_command>
	glcd_command(0xae); /* Display OFF */
 80006c2:	20ae      	movs	r0, #174	; 0xae
 80006c4:	f7ff ff20 	bl	8000508 <glcd_command>
	glcd_command(0xc8); /* Common output mode select: reverse direction (last 3 bits are ignored) */
 80006c8:	20c8      	movs	r0, #200	; 0xc8
 80006ca:	f7ff ff1d 	bl	8000508 <glcd_command>
	glcd_command(0xa2); /* LCD bias set at 1/9 */
 80006ce:	20a2      	movs	r0, #162	; 0xa2
 80006d0:	f7ff ff1a 	bl	8000508 <glcd_command>
	glcd_command(0x2f); /* Power control set to operating mode: 7 */
 80006d4:	202f      	movs	r0, #47	; 0x2f
 80006d6:	f7ff ff17 	bl	8000508 <glcd_command>
	glcd_command(0x26); /* Internal resistor ratio, set to: 6 */
 80006da:	2026      	movs	r0, #38	; 0x26
 80006dc:	f7ff ff14 	bl	8000508 <glcd_command>
	glcd_set_contrast(20); /* Set contrast, value experimentally determined */
 80006e0:	2014      	movs	r0, #20
 80006e2:	f7ff ff3d 	bl	8000560 <glcd_set_contrast>
	glcd_command(0xaf); /* Display on */
 80006e6:	20af      	movs	r0, #175	; 0xaf
 80006e8:	f7ff ff0e 	bl	8000508 <glcd_command>
	glcd_set_contrast(20); /* Set contrast, value experimentally determined, value 0 to 63 */
	glcd_command(0xaf); /* Display on */

#endif

}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <glcd_init>:
void delay_ms(uint32_t ms);

//#define BACKLIGHT_INVERT	// Uncomment if LED backlight turn on with low value

void glcd_init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
//	/* RST pin */
//	GPIO_InitStructure.GPIO_Pin = CONTROLLER_SPI_RST_PIN;
//	GPIO_Init(CONTROLLER_SPI_RST_PORT, &GPIO_InitStructure);

	/* Make sure chip is de-selected by default */
	GLCD_DESELECT();
 80006f4:	2201      	movs	r2, #1
 80006f6:	2180      	movs	r1, #128	; 0x80
 80006f8:	4807      	ldr	r0, [pc, #28]	; (8000718 <glcd_init+0x28>)
 80006fa:	f001 fb5f 	bl	8001dbc <HAL_GPIO_WritePin>
//	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
//	SPI_Init(SPIx, &SPI_InitStructure);
//	/* Enable the SPI peripheral */
//	SPI_Cmd(SPIx, ENABLE);

	glcd_select_screen((uint8_t *)&glcd_buffer,&glcd_bbox);
 80006fe:	4907      	ldr	r1, [pc, #28]	; (800071c <glcd_init+0x2c>)
 8000700:	4807      	ldr	r0, [pc, #28]	; (8000720 <glcd_init+0x30>)
 8000702:	f000 f8ff 	bl	8000904 <glcd_select_screen>

	glcd_PCD8544_init();
	glcd_clear();

#elif defined(GLCD_CONTROLLER_ST7565R)
	glcd_reset();
 8000706:	f000 f837 	bl	8000778 <glcd_reset>
	glcd_enable_backlight(ENABLE);
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f80a 	bl	8000724 <glcd_enable_backlight>
	glcd_ST7565R_init();
 8000710:	f7ff ffd2 	bl	80006b8 <glcd_ST7565R_init>

#else
	#error "Controller not supported by STM32F0xx"
#endif

}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40020400 	.word	0x40020400
 800071c:	20004a68 	.word	0x20004a68
 8000720:	20004a6c 	.word	0x20004a6c

08000724 <glcd_enable_backlight>:

/* Change backlight led state ENABLE or DISABLE*/
void glcd_enable_backlight(FunctionalState state)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	#else
		//GPIO_ResetBits(LCD_LED_PORT,LCD_LED_PIN); TODO
	#endif
	}
#endif
}
 800072e:	bf00      	nop
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
	...

0800073c <glcd_spi_write>:
	LCD_TIM_SetCompare(LCD_TIM,value);
}
#endif

void glcd_spi_write(uint8_t c)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
	//uint8_t temp;

	GLCD_SELECT();
 8000746:	2200      	movs	r2, #0
 8000748:	2180      	movs	r1, #128	; 0x80
 800074a:	4809      	ldr	r0, [pc, #36]	; (8000770 <glcd_spi_write+0x34>)
 800074c:	f001 fb36 	bl	8001dbc <HAL_GPIO_WritePin>
	/*!< Loop while DR register in not emplty */
	//OLD while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_TXE) == RESET);

	//OLD SPI_I2S_SendData(SPIx, (uint16_t) c);
	HAL_SPI_Transmit(&hspi3, &c, 1, MAX_SPI_TRANSMIT_TIMEOUT);
 8000750:	1df9      	adds	r1, r7, #7
 8000752:	2332      	movs	r3, #50	; 0x32
 8000754:	2201      	movs	r2, #1
 8000756:	4807      	ldr	r0, [pc, #28]	; (8000774 <glcd_spi_write+0x38>)
 8000758:	f002 f96f 	bl	8002a3a <HAL_SPI_Transmit>
	/* Wait until entire byte has been read (which we discard anyway) */
	//OLD while(SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_BSY) != RESET);

	//temp = SPI_I2S_ReceiveData(SPIx);

	GLCD_DESELECT();
 800075c:	2201      	movs	r2, #1
 800075e:	2180      	movs	r1, #128	; 0x80
 8000760:	4803      	ldr	r0, [pc, #12]	; (8000770 <glcd_spi_write+0x34>)
 8000762:	f001 fb2b 	bl	8001dbc <HAL_GPIO_WritePin>
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40020400 	.word	0x40020400
 8000774:	20004e78 	.word	0x20004e78

08000778 <glcd_reset>:

void glcd_reset(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	/* Toggle RST low to reset. Minimum pulse 100ns on datasheet. */
	GLCD_SELECT();
 800077c:	2200      	movs	r2, #0
 800077e:	2180      	movs	r1, #128	; 0x80
 8000780:	480c      	ldr	r0, [pc, #48]	; (80007b4 <glcd_reset+0x3c>)
 8000782:	f001 fb1b 	bl	8001dbc <HAL_GPIO_WritePin>
	GLCD_RESET_LOW();
 8000786:	2200      	movs	r2, #0
 8000788:	f44f 7100 	mov.w	r1, #512	; 0x200
 800078c:	480a      	ldr	r0, [pc, #40]	; (80007b8 <glcd_reset+0x40>)
 800078e:	f001 fb15 	bl	8001dbc <HAL_GPIO_WritePin>


	delay_ms(GLCD_RESET_TIME);
 8000792:	2001      	movs	r0, #1
 8000794:	f000 f812 	bl	80007bc <delay_ms>
	//DelayTask(GLCD_RESET_TIME);
	GLCD_RESET_HIGH();
 8000798:	2201      	movs	r2, #1
 800079a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800079e:	4806      	ldr	r0, [pc, #24]	; (80007b8 <glcd_reset+0x40>)
 80007a0:	f001 fb0c 	bl	8001dbc <HAL_GPIO_WritePin>
	GLCD_DESELECT();
 80007a4:	2201      	movs	r2, #1
 80007a6:	2180      	movs	r1, #128	; 0x80
 80007a8:	4802      	ldr	r0, [pc, #8]	; (80007b4 <glcd_reset+0x3c>)
 80007aa:	f001 fb07 	bl	8001dbc <HAL_GPIO_WritePin>
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40020400 	.word	0x40020400
 80007b8:	40020800 	.word	0x40020800

080007bc <delay_ms>:

void delay_ms(uint32_t ms){
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
		}
		while (count < utime);
		ms_counter++;
	}while(ms_counter < ms);
#else
	GLCD_RTOS_DELAY_FCN // Call the delay function defined in the header file.
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f003 f995 	bl	8003af4 <osDelay>
#endif
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <glcd_update_bbox>:
glcd_BoundingBox_t *glcd_bbox_selected;

/** @} */

void glcd_update_bbox(uint8_t xmin, uint8_t ymin, uint8_t xmax, uint8_t ymax)
{
 80007d4:	b490      	push	{r4, r7}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4604      	mov	r4, r0
 80007dc:	4608      	mov	r0, r1
 80007de:	4611      	mov	r1, r2
 80007e0:	461a      	mov	r2, r3
 80007e2:	4623      	mov	r3, r4
 80007e4:	71fb      	strb	r3, [r7, #7]
 80007e6:	4603      	mov	r3, r0
 80007e8:	71bb      	strb	r3, [r7, #6]
 80007ea:	460b      	mov	r3, r1
 80007ec:	717b      	strb	r3, [r7, #5]
 80007ee:	4613      	mov	r3, r2
 80007f0:	713b      	strb	r3, [r7, #4]
	/* Keep and check bounding box within limits of LCD screen dimensions */
	if (xmin > (GLCD_LCD_WIDTH-1)) {
 80007f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	da01      	bge.n	80007fe <glcd_update_bbox+0x2a>
		xmin = GLCD_LCD_WIDTH-1;
 80007fa:	237f      	movs	r3, #127	; 0x7f
 80007fc:	71fb      	strb	r3, [r7, #7]
	}
	if (xmax > (GLCD_LCD_WIDTH-1)) {
 80007fe:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000802:	2b00      	cmp	r3, #0
 8000804:	da01      	bge.n	800080a <glcd_update_bbox+0x36>
		xmax = GLCD_LCD_WIDTH-1;
 8000806:	237f      	movs	r3, #127	; 0x7f
 8000808:	717b      	strb	r3, [r7, #5]
	}

	if (ymin > (GLCD_LCD_HEIGHT-1)) {
 800080a:	79bb      	ldrb	r3, [r7, #6]
 800080c:	2b3f      	cmp	r3, #63	; 0x3f
 800080e:	d901      	bls.n	8000814 <glcd_update_bbox+0x40>
		ymin = GLCD_LCD_HEIGHT-1;
 8000810:	233f      	movs	r3, #63	; 0x3f
 8000812:	71bb      	strb	r3, [r7, #6]
	}
	if (ymax > (GLCD_LCD_HEIGHT-1)) {
 8000814:	793b      	ldrb	r3, [r7, #4]
 8000816:	2b3f      	cmp	r3, #63	; 0x3f
 8000818:	d901      	bls.n	800081e <glcd_update_bbox+0x4a>
		ymax = GLCD_LCD_HEIGHT-1;
 800081a:	233f      	movs	r3, #63	; 0x3f
 800081c:	713b      	strb	r3, [r7, #4]
	}

	/* Update the bounding box size */
	if (xmin < glcd_bbox_selected->x_min) {
 800081e:	4b16      	ldr	r3, [pc, #88]	; (8000878 <glcd_update_bbox+0xa4>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	79fa      	ldrb	r2, [r7, #7]
 8000826:	429a      	cmp	r2, r3
 8000828:	d203      	bcs.n	8000832 <glcd_update_bbox+0x5e>
		glcd_bbox_selected->x_min = xmin;
 800082a:	4b13      	ldr	r3, [pc, #76]	; (8000878 <glcd_update_bbox+0xa4>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	79fa      	ldrb	r2, [r7, #7]
 8000830:	701a      	strb	r2, [r3, #0]
	}		
	if (xmax > glcd_bbox_selected->x_max) {
 8000832:	4b11      	ldr	r3, [pc, #68]	; (8000878 <glcd_update_bbox+0xa4>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	789b      	ldrb	r3, [r3, #2]
 8000838:	797a      	ldrb	r2, [r7, #5]
 800083a:	429a      	cmp	r2, r3
 800083c:	d903      	bls.n	8000846 <glcd_update_bbox+0x72>
		glcd_bbox_selected->x_max = xmax;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <glcd_update_bbox+0xa4>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	797a      	ldrb	r2, [r7, #5]
 8000844:	709a      	strb	r2, [r3, #2]
	}
	if (ymin < glcd_bbox_selected->y_min) {
 8000846:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <glcd_update_bbox+0xa4>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	785b      	ldrb	r3, [r3, #1]
 800084c:	79ba      	ldrb	r2, [r7, #6]
 800084e:	429a      	cmp	r2, r3
 8000850:	d203      	bcs.n	800085a <glcd_update_bbox+0x86>
		glcd_bbox_selected->y_min = ymin;
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <glcd_update_bbox+0xa4>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	79ba      	ldrb	r2, [r7, #6]
 8000858:	705a      	strb	r2, [r3, #1]
	}		
	if (ymax > glcd_bbox_selected->y_max) {
 800085a:	4b07      	ldr	r3, [pc, #28]	; (8000878 <glcd_update_bbox+0xa4>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	78db      	ldrb	r3, [r3, #3]
 8000860:	793a      	ldrb	r2, [r7, #4]
 8000862:	429a      	cmp	r2, r3
 8000864:	d903      	bls.n	800086e <glcd_update_bbox+0x9a>
		glcd_bbox_selected->y_max = ymax;
 8000866:	4b04      	ldr	r3, [pc, #16]	; (8000878 <glcd_update_bbox+0xa4>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	793a      	ldrb	r2, [r7, #4]
 800086c:	70da      	strb	r2, [r3, #3]
	}			
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bc90      	pop	{r4, r7}
 8000876:	4770      	bx	lr
 8000878:	20004e70 	.word	0x20004e70

0800087c <glcd_reset_bbox>:

void glcd_reset_bbox()
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
	/* Used after physically writing to the LCD */
	glcd_bbox_selected->x_min = GLCD_LCD_WIDTH - 1;
 8000880:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <glcd_reset_bbox+0x30>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	227f      	movs	r2, #127	; 0x7f
 8000886:	701a      	strb	r2, [r3, #0]
	glcd_bbox_selected->x_max = 0;
 8000888:	4b08      	ldr	r3, [pc, #32]	; (80008ac <glcd_reset_bbox+0x30>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2200      	movs	r2, #0
 800088e:	709a      	strb	r2, [r3, #2]
	glcd_bbox_selected->y_min = GLCD_LCD_HEIGHT -1;
 8000890:	4b06      	ldr	r3, [pc, #24]	; (80008ac <glcd_reset_bbox+0x30>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	223f      	movs	r2, #63	; 0x3f
 8000896:	705a      	strb	r2, [r3, #1]
	glcd_bbox_selected->y_max = 0;	
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <glcd_reset_bbox+0x30>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2200      	movs	r2, #0
 800089e:	70da      	strb	r2, [r3, #3]
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	20004e70 	.word	0x20004e70

080008b0 <glcd_clear>:
	glcd_bbox_selected->x_max = GLCD_LCD_WIDTH - 1;
	glcd_bbox_selected->y_min = 0;
	glcd_bbox_selected->y_max = GLCD_LCD_HEIGHT -1;		
}

void glcd_clear(void) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
	memset(glcd_buffer_selected, 0x00, GLCD_LCD_WIDTH * GLCD_LCD_HEIGHT / 8);
 80008b4:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <glcd_clear+0x28>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f005 fde8 	bl	8006494 <memset>
	glcd_update_bbox(0,0,GLCD_LCD_WIDTH - 1,GLCD_LCD_HEIGHT - 1);
 80008c4:	233f      	movs	r3, #63	; 0x3f
 80008c6:	227f      	movs	r2, #127	; 0x7f
 80008c8:	2100      	movs	r1, #0
 80008ca:	2000      	movs	r0, #0
 80008cc:	f7ff ff82 	bl	80007d4 <glcd_update_bbox>
	glcd_write();
 80008d0:	f7ff fea4 	bl	800061c <glcd_write>
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20004e6c 	.word	0x20004e6c

080008dc <glcd_clear_buffer>:

void glcd_clear_buffer(void) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
	memset(glcd_buffer_selected, 0x00, GLCD_LCD_WIDTH * GLCD_LCD_HEIGHT / 8);
 80008e0:	4b07      	ldr	r3, [pc, #28]	; (8000900 <glcd_clear_buffer+0x24>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008e8:	2100      	movs	r1, #0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f005 fdd2 	bl	8006494 <memset>
	glcd_update_bbox(0,0,GLCD_LCD_WIDTH - 1,GLCD_LCD_HEIGHT - 1);
 80008f0:	233f      	movs	r3, #63	; 0x3f
 80008f2:	227f      	movs	r2, #127	; 0x7f
 80008f4:	2100      	movs	r1, #0
 80008f6:	2000      	movs	r0, #0
 80008f8:	f7ff ff6c 	bl	80007d4 <glcd_update_bbox>
}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20004e6c 	.word	0x20004e6c

08000904 <glcd_select_screen>:

void glcd_select_screen(uint8_t *buffer, glcd_BoundingBox_t *bbox)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
	glcd_buffer_selected = buffer;
 800090e:	4a06      	ldr	r2, [pc, #24]	; (8000928 <glcd_select_screen+0x24>)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6013      	str	r3, [r2, #0]
	glcd_bbox_selected = bbox;
 8000914:	4a05      	ldr	r2, [pc, #20]	; (800092c <glcd_select_screen+0x28>)
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	6013      	str	r3, [r2, #0]
}
 800091a:	bf00      	nop
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	20004e6c 	.word	0x20004e6c
 800092c:	20004e70 	.word	0x20004e70

08000930 <glcd_set_pixel>:
#include <stdlib.h>
#include <string.h>
#include "glcd.h"

/* Based on PCD8544 library by Limor Fried */
void glcd_set_pixel(uint8_t x, uint8_t y, uint8_t color) {
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	71fb      	strb	r3, [r7, #7]
 800093a:	460b      	mov	r3, r1
 800093c:	71bb      	strb	r3, [r7, #6]
 800093e:	4613      	mov	r3, r2
 8000940:	717b      	strb	r3, [r7, #5]
	if (x > (GLCD_LCD_WIDTH-1) || y > (GLCD_LCD_HEIGHT-1)) {
 8000942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000946:	2b00      	cmp	r3, #0
 8000948:	db43      	blt.n	80009d2 <glcd_set_pixel+0xa2>
 800094a:	79bb      	ldrb	r3, [r7, #6]
 800094c:	2b3f      	cmp	r3, #63	; 0x3f
 800094e:	d840      	bhi.n	80009d2 <glcd_set_pixel+0xa2>
		/* don't do anything if x/y is outside bounds of display size */
		return;
	}

	if (color) {
 8000950:	797b      	ldrb	r3, [r7, #5]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d01a      	beq.n	800098c <glcd_set_pixel+0x5c>
		/* Set black */
		glcd_buffer[x+ (y/8)*GLCD_LCD_WIDTH] |= ( 1 << (y%8));
 8000956:	79fa      	ldrb	r2, [r7, #7]
 8000958:	79bb      	ldrb	r3, [r7, #6]
 800095a:	08db      	lsrs	r3, r3, #3
 800095c:	b2d8      	uxtb	r0, r3
 800095e:	4603      	mov	r3, r0
 8000960:	01db      	lsls	r3, r3, #7
 8000962:	4413      	add	r3, r2
 8000964:	4a1d      	ldr	r2, [pc, #116]	; (80009dc <glcd_set_pixel+0xac>)
 8000966:	5cd3      	ldrb	r3, [r2, r3]
 8000968:	b25a      	sxtb	r2, r3
 800096a:	79bb      	ldrb	r3, [r7, #6]
 800096c:	f003 0307 	and.w	r3, r3, #7
 8000970:	2101      	movs	r1, #1
 8000972:	fa01 f303 	lsl.w	r3, r1, r3
 8000976:	b25b      	sxtb	r3, r3
 8000978:	4313      	orrs	r3, r2
 800097a:	b259      	sxtb	r1, r3
 800097c:	79fa      	ldrb	r2, [r7, #7]
 800097e:	4603      	mov	r3, r0
 8000980:	01db      	lsls	r3, r3, #7
 8000982:	4413      	add	r3, r2
 8000984:	b2c9      	uxtb	r1, r1
 8000986:	4a15      	ldr	r2, [pc, #84]	; (80009dc <glcd_set_pixel+0xac>)
 8000988:	54d1      	strb	r1, [r2, r3]
 800098a:	e01b      	b.n	80009c4 <glcd_set_pixel+0x94>
	} else {
		/* Set white */
		glcd_buffer[x+ (y/8)*GLCD_LCD_WIDTH] &= ~ (1 << (y%8));
 800098c:	79fa      	ldrb	r2, [r7, #7]
 800098e:	79bb      	ldrb	r3, [r7, #6]
 8000990:	08db      	lsrs	r3, r3, #3
 8000992:	b2d8      	uxtb	r0, r3
 8000994:	4603      	mov	r3, r0
 8000996:	01db      	lsls	r3, r3, #7
 8000998:	4413      	add	r3, r2
 800099a:	4a10      	ldr	r2, [pc, #64]	; (80009dc <glcd_set_pixel+0xac>)
 800099c:	5cd3      	ldrb	r3, [r2, r3]
 800099e:	b25a      	sxtb	r2, r3
 80009a0:	79bb      	ldrb	r3, [r7, #6]
 80009a2:	f003 0307 	and.w	r3, r3, #7
 80009a6:	2101      	movs	r1, #1
 80009a8:	fa01 f303 	lsl.w	r3, r1, r3
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	43db      	mvns	r3, r3
 80009b0:	b25b      	sxtb	r3, r3
 80009b2:	4013      	ands	r3, r2
 80009b4:	b259      	sxtb	r1, r3
 80009b6:	79fa      	ldrb	r2, [r7, #7]
 80009b8:	4603      	mov	r3, r0
 80009ba:	01db      	lsls	r3, r3, #7
 80009bc:	4413      	add	r3, r2
 80009be:	b2c9      	uxtb	r1, r1
 80009c0:	4a06      	ldr	r2, [pc, #24]	; (80009dc <glcd_set_pixel+0xac>)
 80009c2:	54d1      	strb	r1, [r2, r3]
	}

	glcd_update_bbox(x,y,x,y);
 80009c4:	79bb      	ldrb	r3, [r7, #6]
 80009c6:	79fa      	ldrb	r2, [r7, #7]
 80009c8:	79b9      	ldrb	r1, [r7, #6]
 80009ca:	79f8      	ldrb	r0, [r7, #7]
 80009cc:	f7ff ff02 	bl	80007d4 <glcd_update_bbox>
 80009d0:	e000      	b.n	80009d4 <glcd_set_pixel+0xa4>
		return;
 80009d2:	bf00      	nop
}
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20004a6c 	.word	0x20004a6c

080009e0 <glcd_draw_line>:
	glcd_update_bbox(x,y,x,y);
	glcd_buffer[x+ (y/8)*GLCD_LCD_WIDTH] ^= ( 1 << (y%8));
}

/* Bresenham's algorithm - based on PCD8544 library Limor Fried */
void glcd_draw_line(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1, uint8_t color) {
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b087      	sub	sp, #28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4604      	mov	r4, r0
 80009e8:	4608      	mov	r0, r1
 80009ea:	4611      	mov	r1, r2
 80009ec:	461a      	mov	r2, r3
 80009ee:	4623      	mov	r3, r4
 80009f0:	71fb      	strb	r3, [r7, #7]
 80009f2:	4603      	mov	r3, r0
 80009f4:	71bb      	strb	r3, [r7, #6]
 80009f6:	460b      	mov	r3, r1
 80009f8:	717b      	strb	r3, [r7, #5]
 80009fa:	4613      	mov	r3, r2
 80009fc:	713b      	strb	r3, [r7, #4]
	uint8_t steep = abs(y1 - y0) > abs(x1 - x0);
 80009fe:	793a      	ldrb	r2, [r7, #4]
 8000a00:	79bb      	ldrb	r3, [r7, #6]
 8000a02:	1ad3      	subs	r3, r2, r3
 8000a04:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000a08:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000a0c:	7979      	ldrb	r1, [r7, #5]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	1acb      	subs	r3, r1, r3
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	bfb8      	it	lt
 8000a16:	425b      	neglt	r3, r3
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	bfcc      	ite	gt
 8000a1c:	2301      	movgt	r3, #1
 8000a1e:	2300      	movle	r3, #0
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	757b      	strb	r3, [r7, #21]
	uint8_t dx, dy;
	int8_t err;
	int8_t ystep;
	
	if (steep) {
 8000a24:	7d7b      	ldrb	r3, [r7, #21]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d00b      	beq.n	8000a42 <glcd_draw_line+0x62>
		swap(x0, y0);
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	753b      	strb	r3, [r7, #20]
 8000a2e:	79bb      	ldrb	r3, [r7, #6]
 8000a30:	71fb      	strb	r3, [r7, #7]
 8000a32:	7d3b      	ldrb	r3, [r7, #20]
 8000a34:	71bb      	strb	r3, [r7, #6]
		swap(x1, y1);
 8000a36:	797b      	ldrb	r3, [r7, #5]
 8000a38:	74fb      	strb	r3, [r7, #19]
 8000a3a:	793b      	ldrb	r3, [r7, #4]
 8000a3c:	717b      	strb	r3, [r7, #5]
 8000a3e:	7cfb      	ldrb	r3, [r7, #19]
 8000a40:	713b      	strb	r3, [r7, #4]
	}
	
	if (x0 > x1) {
 8000a42:	79fa      	ldrb	r2, [r7, #7]
 8000a44:	797b      	ldrb	r3, [r7, #5]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d90b      	bls.n	8000a62 <glcd_draw_line+0x82>
		swap(x0, x1);
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	74bb      	strb	r3, [r7, #18]
 8000a4e:	797b      	ldrb	r3, [r7, #5]
 8000a50:	71fb      	strb	r3, [r7, #7]
 8000a52:	7cbb      	ldrb	r3, [r7, #18]
 8000a54:	717b      	strb	r3, [r7, #5]
		swap(y0, y1);
 8000a56:	79bb      	ldrb	r3, [r7, #6]
 8000a58:	747b      	strb	r3, [r7, #17]
 8000a5a:	793b      	ldrb	r3, [r7, #4]
 8000a5c:	71bb      	strb	r3, [r7, #6]
 8000a5e:	7c7b      	ldrb	r3, [r7, #17]
 8000a60:	713b      	strb	r3, [r7, #4]
	}
	
	glcd_update_bbox( x0, y0, x1, y1 );
 8000a62:	793b      	ldrb	r3, [r7, #4]
 8000a64:	797a      	ldrb	r2, [r7, #5]
 8000a66:	79b9      	ldrb	r1, [r7, #6]
 8000a68:	79f8      	ldrb	r0, [r7, #7]
 8000a6a:	f7ff feb3 	bl	80007d4 <glcd_update_bbox>

	dx = x1 - x0;
 8000a6e:	797a      	ldrb	r2, [r7, #5]
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	743b      	strb	r3, [r7, #16]
	dy = abs(y1 - y0);
 8000a76:	793a      	ldrb	r2, [r7, #4]
 8000a78:	79bb      	ldrb	r3, [r7, #6]
 8000a7a:	1ad3      	subs	r3, r2, r3
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	bfb8      	it	lt
 8000a80:	425b      	neglt	r3, r3
 8000a82:	73fb      	strb	r3, [r7, #15]
	
	err = dx / 2;
 8000a84:	7c3b      	ldrb	r3, [r7, #16]
 8000a86:	085b      	lsrs	r3, r3, #1
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	75fb      	strb	r3, [r7, #23]
	
	if (y0 < y1) {
 8000a8c:	79ba      	ldrb	r2, [r7, #6]
 8000a8e:	793b      	ldrb	r3, [r7, #4]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d202      	bcs.n	8000a9a <glcd_draw_line+0xba>
		ystep = 1;
 8000a94:	2301      	movs	r3, #1
 8000a96:	75bb      	strb	r3, [r7, #22]
 8000a98:	e029      	b.n	8000aee <glcd_draw_line+0x10e>
	} else {
		ystep = -1;
 8000a9a:	23ff      	movs	r3, #255	; 0xff
 8000a9c:	75bb      	strb	r3, [r7, #22]
	}
	
	for (; x0<=x1; x0++) {
 8000a9e:	e026      	b.n	8000aee <glcd_draw_line+0x10e>
		if (steep) {
 8000aa0:	7d7b      	ldrb	r3, [r7, #21]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d007      	beq.n	8000ab6 <glcd_draw_line+0xd6>
			glcd_set_pixel(y0, x0, color);
 8000aa6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000aaa:	79f9      	ldrb	r1, [r7, #7]
 8000aac:	79bb      	ldrb	r3, [r7, #6]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff ff3e 	bl	8000930 <glcd_set_pixel>
 8000ab4:	e006      	b.n	8000ac4 <glcd_draw_line+0xe4>
		} else {
			glcd_set_pixel(x0, y0, color);
 8000ab6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000aba:	79b9      	ldrb	r1, [r7, #6]
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff36 	bl	8000930 <glcd_set_pixel>
		}
		err -= dy;
 8000ac4:	7dfa      	ldrb	r2, [r7, #23]
 8000ac6:	7bfb      	ldrb	r3, [r7, #15]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	75fb      	strb	r3, [r7, #23]
		if (err < 0) {
 8000ace:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	da08      	bge.n	8000ae8 <glcd_draw_line+0x108>
			y0 += ystep;
 8000ad6:	7dba      	ldrb	r2, [r7, #22]
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	4413      	add	r3, r2
 8000adc:	71bb      	strb	r3, [r7, #6]
			err += dx;
 8000ade:	7dfa      	ldrb	r2, [r7, #23]
 8000ae0:	7c3b      	ldrb	r3, [r7, #16]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	75fb      	strb	r3, [r7, #23]
	for (; x0<=x1; x0++) {
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	3301      	adds	r3, #1
 8000aec:	71fb      	strb	r3, [r7, #7]
 8000aee:	79fa      	ldrb	r2, [r7, #7]
 8000af0:	797b      	ldrb	r3, [r7, #5]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d9d4      	bls.n	8000aa0 <glcd_draw_line+0xc0>
		}
	}
}
 8000af6:	bf00      	nop
 8000af8:	bf00      	nop
 8000afa:	371c      	adds	r7, #28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd90      	pop	{r4, r7, pc}

08000b00 <glcd_draw_rect>:
	}
	glcd_update_bbox(x, y, x+w-1, y+h-1);
}

void glcd_draw_rect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t color)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4604      	mov	r4, r0
 8000b08:	4608      	mov	r0, r1
 8000b0a:	4611      	mov	r1, r2
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4623      	mov	r3, r4
 8000b10:	71fb      	strb	r3, [r7, #7]
 8000b12:	4603      	mov	r3, r0
 8000b14:	71bb      	strb	r3, [r7, #6]
 8000b16:	460b      	mov	r3, r1
 8000b18:	717b      	strb	r3, [r7, #5]
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	713b      	strb	r3, [r7, #4]
	int16_t i;
	for (i=x; i<x+w; i++) {
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	81fb      	strh	r3, [r7, #14]
 8000b22:	e01a      	b.n	8000b5a <glcd_draw_rect+0x5a>
		glcd_set_pixel(i, y, color);
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b2c:	79b9      	ldrb	r1, [r7, #6]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff fefe 	bl	8000930 <glcd_set_pixel>
		glcd_set_pixel(i, y+h-1, color);
 8000b34:	89fb      	ldrh	r3, [r7, #14]
 8000b36:	b2d8      	uxtb	r0, r3
 8000b38:	79ba      	ldrb	r2, [r7, #6]
 8000b3a:	793b      	ldrb	r3, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	3b01      	subs	r3, #1
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f7ff fef1 	bl	8000930 <glcd_set_pixel>
	for (i=x; i<x+w; i++) {
 8000b4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	3301      	adds	r3, #1
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	81fb      	strh	r3, [r7, #14]
 8000b5a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000b5e:	79f9      	ldrb	r1, [r7, #7]
 8000b60:	797b      	ldrb	r3, [r7, #5]
 8000b62:	440b      	add	r3, r1
 8000b64:	429a      	cmp	r2, r3
 8000b66:	dbdd      	blt.n	8000b24 <glcd_draw_rect+0x24>
	}
	for (i=y; i<y+h; i++) {
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	81fb      	strh	r3, [r7, #14]
 8000b6c:	e01a      	b.n	8000ba4 <glcd_draw_rect+0xa4>
		glcd_set_pixel(x, i, color);
 8000b6e:	89fb      	ldrh	r3, [r7, #14]
 8000b70:	b2d9      	uxtb	r1, r3
 8000b72:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fed9 	bl	8000930 <glcd_set_pixel>
		glcd_set_pixel(x+w-1, i, color);
 8000b7e:	79fa      	ldrb	r2, [r7, #7]
 8000b80:	797b      	ldrb	r3, [r7, #5]
 8000b82:	4413      	add	r3, r2
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	3b01      	subs	r3, #1
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	89fa      	ldrh	r2, [r7, #14]
 8000b8c:	b2d1      	uxtb	r1, r2
 8000b8e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fecc 	bl	8000930 <glcd_set_pixel>
	for (i=y; i<y+h; i++) {
 8000b98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	81fb      	strh	r3, [r7, #14]
 8000ba4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000ba8:	79b9      	ldrb	r1, [r7, #6]
 8000baa:	793b      	ldrb	r3, [r7, #4]
 8000bac:	440b      	add	r3, r1
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	dbdd      	blt.n	8000b6e <glcd_draw_rect+0x6e>
	} 
	glcd_update_bbox(x, y, x+w-1, y+h-1);
 8000bb2:	79fa      	ldrb	r2, [r7, #7]
 8000bb4:	797b      	ldrb	r3, [r7, #5]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	b2dc      	uxtb	r4, r3
 8000bbe:	79ba      	ldrb	r2, [r7, #6]
 8000bc0:	793b      	ldrb	r3, [r7, #4]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	79b9      	ldrb	r1, [r7, #6]
 8000bcc:	79f8      	ldrb	r0, [r7, #7]
 8000bce:	4622      	mov	r2, r4
 8000bd0:	f7ff fe00 	bl	80007d4 <glcd_update_bbox>
}
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd90      	pop	{r4, r7, pc}

08000bdc <glcd_draw_rect_thick>:

void glcd_draw_rect_thick(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t tx, uint8_t ty, uint8_t color)
{
 8000bdc:	b590      	push	{r4, r7, lr}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4604      	mov	r4, r0
 8000be4:	4608      	mov	r0, r1
 8000be6:	4611      	mov	r1, r2
 8000be8:	461a      	mov	r2, r3
 8000bea:	4623      	mov	r3, r4
 8000bec:	71fb      	strb	r3, [r7, #7]
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71bb      	strb	r3, [r7, #6]
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	717b      	strb	r3, [r7, #5]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	713b      	strb	r3, [r7, #4]
	int16_t i, t;
	
	if (tx == 0) {
 8000bfa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d102      	bne.n	8000c08 <glcd_draw_rect_thick+0x2c>
		tx = 1;
 8000c02:	2301      	movs	r3, #1
 8000c04:	f887 3020 	strb.w	r3, [r7, #32]
	}

	if (ty == 0) {
 8000c08:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <glcd_draw_rect_thick+0x3a>
		ty = 1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}
	
	for (i=x; i<x+w; i++) {
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	81fb      	strh	r3, [r7, #14]
 8000c1a:	e031      	b.n	8000c80 <glcd_draw_rect_thick+0xa4>
		/* Top and bottom sides */
		for (t=0; t<(ty); t++) {
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	81bb      	strh	r3, [r7, #12]
 8000c20:	e022      	b.n	8000c68 <glcd_draw_rect_thick+0x8c>
			glcd_set_pixel(i, y+t, color);
 8000c22:	89fb      	ldrh	r3, [r7, #14]
 8000c24:	b2d8      	uxtb	r0, r3
 8000c26:	89bb      	ldrh	r3, [r7, #12]
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	79bb      	ldrb	r3, [r7, #6]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000c34:	4619      	mov	r1, r3
 8000c36:	f7ff fe7b 	bl	8000930 <glcd_set_pixel>
			glcd_set_pixel(i, y+h-1-t, color);
 8000c3a:	89fb      	ldrh	r3, [r7, #14]
 8000c3c:	b2d8      	uxtb	r0, r3
 8000c3e:	79ba      	ldrb	r2, [r7, #6]
 8000c40:	793b      	ldrb	r3, [r7, #4]
 8000c42:	4413      	add	r3, r2
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	89bb      	ldrh	r3, [r7, #12]
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000c56:	4619      	mov	r1, r3
 8000c58:	f7ff fe6a 	bl	8000930 <glcd_set_pixel>
		for (t=0; t<(ty); t++) {
 8000c5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	3301      	adds	r3, #1
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	81bb      	strh	r3, [r7, #12]
 8000c68:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000c6c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c70:	429a      	cmp	r2, r3
 8000c72:	dbd6      	blt.n	8000c22 <glcd_draw_rect_thick+0x46>
	for (i=x; i<x+w; i++) {
 8000c74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	81fb      	strh	r3, [r7, #14]
 8000c80:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000c84:	79f9      	ldrb	r1, [r7, #7]
 8000c86:	797b      	ldrb	r3, [r7, #5]
 8000c88:	440b      	add	r3, r1
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	dbc6      	blt.n	8000c1c <glcd_draw_rect_thick+0x40>
		}
	}
	for (i=y; i<y+h; i++) {
 8000c8e:	79bb      	ldrb	r3, [r7, #6]
 8000c90:	81fb      	strh	r3, [r7, #14]
 8000c92:	e031      	b.n	8000cf8 <glcd_draw_rect_thick+0x11c>
		/* Left and right sides */
		for (t=0; t<(tx); t++) {
 8000c94:	2300      	movs	r3, #0
 8000c96:	81bb      	strh	r3, [r7, #12]
 8000c98:	e022      	b.n	8000ce0 <glcd_draw_rect_thick+0x104>
			glcd_set_pixel(x+t, i, color);
 8000c9a:	89bb      	ldrh	r3, [r7, #12]
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	89fa      	ldrh	r2, [r7, #14]
 8000ca6:	b2d1      	uxtb	r1, r2
 8000ca8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fe3f 	bl	8000930 <glcd_set_pixel>
			glcd_set_pixel(x+w-1-t, i, color);
 8000cb2:	79fa      	ldrb	r2, [r7, #7]
 8000cb4:	797b      	ldrb	r3, [r7, #5]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	89bb      	ldrh	r3, [r7, #12]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	89fa      	ldrh	r2, [r7, #14]
 8000cc8:	b2d1      	uxtb	r1, r2
 8000cca:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fe2e 	bl	8000930 <glcd_set_pixel>
		for (t=0; t<(tx); t++) {
 8000cd4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	3301      	adds	r3, #1
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	81bb      	strh	r3, [r7, #12]
 8000ce0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000ce4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	dbd6      	blt.n	8000c9a <glcd_draw_rect_thick+0xbe>
	for (i=y; i<y+h; i++) {
 8000cec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	81fb      	strh	r3, [r7, #14]
 8000cf8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000cfc:	79b9      	ldrb	r1, [r7, #6]
 8000cfe:	793b      	ldrb	r3, [r7, #4]
 8000d00:	440b      	add	r3, r1
 8000d02:	429a      	cmp	r2, r3
 8000d04:	dbc6      	blt.n	8000c94 <glcd_draw_rect_thick+0xb8>
		}
	} 
	glcd_update_bbox(x, y, x+w-1, y+h-1);
 8000d06:	79fa      	ldrb	r2, [r7, #7]
 8000d08:	797b      	ldrb	r3, [r7, #5]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	b2dc      	uxtb	r4, r3
 8000d12:	79ba      	ldrb	r2, [r7, #6]
 8000d14:	793b      	ldrb	r3, [r7, #4]
 8000d16:	4413      	add	r3, r2
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	79b9      	ldrb	r1, [r7, #6]
 8000d20:	79f8      	ldrb	r0, [r7, #7]
 8000d22:	4622      	mov	r2, r4
 8000d24:	f7ff fd56 	bl	80007d4 <glcd_update_bbox>
}
 8000d28:	bf00      	nop
 8000d2a:	3714      	adds	r7, #20
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd90      	pop	{r4, r7, pc}

08000d30 <glcd_draw_rect_shadow>:

void glcd_draw_rect_shadow(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t color)
{
 8000d30:	b590      	push	{r4, r7, lr}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af02      	add	r7, sp, #8
 8000d36:	4604      	mov	r4, r0
 8000d38:	4608      	mov	r0, r1
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4623      	mov	r3, r4
 8000d40:	71fb      	strb	r3, [r7, #7]
 8000d42:	4603      	mov	r3, r0
 8000d44:	71bb      	strb	r3, [r7, #6]
 8000d46:	460b      	mov	r3, r1
 8000d48:	717b      	strb	r3, [r7, #5]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	713b      	strb	r3, [r7, #4]
	glcd_draw_rect(x, y, w, h, color);
 8000d4e:	793c      	ldrb	r4, [r7, #4]
 8000d50:	797a      	ldrb	r2, [r7, #5]
 8000d52:	79b9      	ldrb	r1, [r7, #6]
 8000d54:	79f8      	ldrb	r0, [r7, #7]
 8000d56:	7e3b      	ldrb	r3, [r7, #24]
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	4623      	mov	r3, r4
 8000d5c:	f7ff fed0 	bl	8000b00 <glcd_draw_rect>
	glcd_draw_line(x+1, y+h, x+w, y+h, color);
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	3301      	adds	r3, #1
 8000d64:	b2d8      	uxtb	r0, r3
 8000d66:	79ba      	ldrb	r2, [r7, #6]
 8000d68:	793b      	ldrb	r3, [r7, #4]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	b2d9      	uxtb	r1, r3
 8000d6e:	79fa      	ldrb	r2, [r7, #7]
 8000d70:	797b      	ldrb	r3, [r7, #5]
 8000d72:	4413      	add	r3, r2
 8000d74:	b2dc      	uxtb	r4, r3
 8000d76:	79ba      	ldrb	r2, [r7, #6]
 8000d78:	793b      	ldrb	r3, [r7, #4]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	7e3b      	ldrb	r3, [r7, #24]
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	4613      	mov	r3, r2
 8000d84:	4622      	mov	r2, r4
 8000d86:	f7ff fe2b 	bl	80009e0 <glcd_draw_line>
	glcd_draw_line(x+w, y+1, x+w, y+h, color);
 8000d8a:	79fa      	ldrb	r2, [r7, #7]
 8000d8c:	797b      	ldrb	r3, [r7, #5]
 8000d8e:	4413      	add	r3, r2
 8000d90:	b2d8      	uxtb	r0, r3
 8000d92:	79bb      	ldrb	r3, [r7, #6]
 8000d94:	3301      	adds	r3, #1
 8000d96:	b2d9      	uxtb	r1, r3
 8000d98:	79fa      	ldrb	r2, [r7, #7]
 8000d9a:	797b      	ldrb	r3, [r7, #5]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	b2dc      	uxtb	r4, r3
 8000da0:	79ba      	ldrb	r2, [r7, #6]
 8000da2:	793b      	ldrb	r3, [r7, #4]
 8000da4:	4413      	add	r3, r2
 8000da6:	b2da      	uxtb	r2, r3
 8000da8:	7e3b      	ldrb	r3, [r7, #24]
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	4613      	mov	r3, r2
 8000dae:	4622      	mov	r2, r4
 8000db0:	f7ff fe16 	bl	80009e0 <glcd_draw_line>
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd90      	pop	{r4, r7, pc}

08000dbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc0:	f000 fd44 	bl	800184c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc4:	f000 f81c 	bl	8000e00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dc8:	f000 f91e 	bl	8001008 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000dcc:	f000 f8f2 	bl	8000fb4 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8000dd0:	f000 f8ba 	bl	8000f48 <MX_TIM7_Init>
  MX_SPI3_Init();
 8000dd4:	f000 f882 	bl	8000edc <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000dd8:	f002 fdb0 	bl	800393c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(startDefaultTask, NULL, &defaultTask_attributes);
 8000ddc:	4a05      	ldr	r2, [pc, #20]	; (8000df4 <main+0x38>)
 8000dde:	2100      	movs	r1, #0
 8000de0:	4805      	ldr	r0, [pc, #20]	; (8000df8 <main+0x3c>)
 8000de2:	f002 fdf5 	bl	80039d0 <osThreadNew>
 8000de6:	4603      	mov	r3, r0
 8000de8:	4a04      	ldr	r2, [pc, #16]	; (8000dfc <main+0x40>)
 8000dea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000dec:	f002 fdca 	bl	8003984 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <main+0x34>
 8000df2:	bf00      	nop
 8000df4:	080066d8 	.word	0x080066d8
 8000df8:	0800113d 	.word	0x0800113d
 8000dfc:	20004e74 	.word	0x20004e74

08000e00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b094      	sub	sp, #80	; 0x50
 8000e04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e06:	f107 031c 	add.w	r3, r7, #28
 8000e0a:	2234      	movs	r2, #52	; 0x34
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f005 fb40 	bl	8006494 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e14:	f107 0308 	add.w	r3, r7, #8
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e24:	2300      	movs	r3, #0
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	4b2a      	ldr	r3, [pc, #168]	; (8000ed4 <SystemClock_Config+0xd4>)
 8000e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2c:	4a29      	ldr	r2, [pc, #164]	; (8000ed4 <SystemClock_Config+0xd4>)
 8000e2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e32:	6413      	str	r3, [r2, #64]	; 0x40
 8000e34:	4b27      	ldr	r3, [pc, #156]	; (8000ed4 <SystemClock_Config+0xd4>)
 8000e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e40:	2300      	movs	r3, #0
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	4b24      	ldr	r3, [pc, #144]	; (8000ed8 <SystemClock_Config+0xd8>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e4c:	4a22      	ldr	r2, [pc, #136]	; (8000ed8 <SystemClock_Config+0xd8>)
 8000e4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e52:	6013      	str	r3, [r2, #0]
 8000e54:	4b20      	ldr	r3, [pc, #128]	; (8000ed8 <SystemClock_Config+0xd8>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e5c:	603b      	str	r3, [r7, #0]
 8000e5e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e60:	2302      	movs	r3, #2
 8000e62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e64:	2301      	movs	r3, #1
 8000e66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e68:	2310      	movs	r3, #16
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e70:	2300      	movs	r3, #0
 8000e72:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e74:	2310      	movs	r3, #16
 8000e76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e78:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000e7c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e7e:	2304      	movs	r3, #4
 8000e80:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e82:	2302      	movs	r3, #2
 8000e84:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e86:	2302      	movs	r3, #2
 8000e88:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e8a:	f107 031c 	add.w	r3, r7, #28
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f001 faac 	bl	80023ec <HAL_RCC_OscConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e9a:	f000 f96f 	bl	800117c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9e:	230f      	movs	r3, #15
 8000ea0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	2102      	movs	r1, #2
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 ff98 	bl	8001df0 <HAL_RCC_ClockConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ec6:	f000 f959 	bl	800117c <Error_Handler>
  }
}
 8000eca:	bf00      	nop
 8000ecc:	3750      	adds	r7, #80	; 0x50
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40023800 	.word	0x40023800
 8000ed8:	40007000 	.word	0x40007000

08000edc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000ee0:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000ee2:	4a18      	ldr	r2, [pc, #96]	; (8000f44 <MX_SPI3_Init+0x68>)
 8000ee4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ee6:	4b16      	ldr	r3, [pc, #88]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000ee8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000eec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000eee:	4b14      	ldr	r3, [pc, #80]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef4:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000efa:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000efc:	2202      	movs	r2, #2
 8000efe:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f00:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f06:	4b0e      	ldr	r3, [pc, #56]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f0c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f10:	2238      	movs	r2, #56	; 0x38
 8000f12:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f14:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f20:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000f26:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f28:	220a      	movs	r2, #10
 8000f2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f2c:	4804      	ldr	r0, [pc, #16]	; (8000f40 <MX_SPI3_Init+0x64>)
 8000f2e:	f001 fcfb 	bl	8002928 <HAL_SPI_Init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000f38:	f000 f920 	bl	800117c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20004e78 	.word	0x20004e78
 8000f44:	40003c00 	.word	0x40003c00

08000f48 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f4e:	463b      	mov	r3, r7
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000f56:	4b15      	ldr	r3, [pc, #84]	; (8000fac <MX_TIM7_Init+0x64>)
 8000f58:	4a15      	ldr	r2, [pc, #84]	; (8000fb0 <MX_TIM7_Init+0x68>)
 8000f5a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000f5c:	4b13      	ldr	r3, [pc, #76]	; (8000fac <MX_TIM7_Init+0x64>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <MX_TIM7_Init+0x64>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000f68:	4b10      	ldr	r3, [pc, #64]	; (8000fac <MX_TIM7_Init+0x64>)
 8000f6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f6e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f70:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <MX_TIM7_Init+0x64>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000f76:	480d      	ldr	r0, [pc, #52]	; (8000fac <MX_TIM7_Init+0x64>)
 8000f78:	f001 ff66 	bl	8002e48 <HAL_TIM_Base_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000f82:	f000 f8fb 	bl	800117c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f86:	2300      	movs	r3, #0
 8000f88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000f8e:	463b      	mov	r3, r7
 8000f90:	4619      	mov	r1, r3
 8000f92:	4806      	ldr	r0, [pc, #24]	; (8000fac <MX_TIM7_Init+0x64>)
 8000f94:	f002 f9e8 	bl	8003368 <HAL_TIMEx_MasterConfigSynchronization>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000f9e:	f000 f8ed 	bl	800117c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20004f14 	.word	0x20004f14
 8000fb0:	40001400 	.word	0x40001400

08000fb4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fb8:	4b11      	ldr	r3, [pc, #68]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fba:	4a12      	ldr	r2, [pc, #72]	; (8001004 <MX_USART2_UART_Init+0x50>)
 8000fbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fbe:	4b10      	ldr	r3, [pc, #64]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fd8:	4b09      	ldr	r3, [pc, #36]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fda:	220c      	movs	r2, #12
 8000fdc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fde:	4b08      	ldr	r3, [pc, #32]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fe4:	4b06      	ldr	r3, [pc, #24]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fea:	4805      	ldr	r0, [pc, #20]	; (8001000 <MX_USART2_UART_Init+0x4c>)
 8000fec:	f002 fa4c 	bl	8003488 <HAL_UART_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ff6:	f000 f8c1 	bl	800117c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20004ed0 	.word	0x20004ed0
 8001004:	40004400 	.word	0x40004400

08001008 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	; 0x28
 800100c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
 800101c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b42      	ldr	r3, [pc, #264]	; (800112c <MX_GPIO_Init+0x124>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a41      	ldr	r2, [pc, #260]	; (800112c <MX_GPIO_Init+0x124>)
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b3f      	ldr	r3, [pc, #252]	; (800112c <MX_GPIO_Init+0x124>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b3b      	ldr	r3, [pc, #236]	; (800112c <MX_GPIO_Init+0x124>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a3a      	ldr	r2, [pc, #232]	; (800112c <MX_GPIO_Init+0x124>)
 8001044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b38      	ldr	r3, [pc, #224]	; (800112c <MX_GPIO_Init+0x124>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	4b34      	ldr	r3, [pc, #208]	; (800112c <MX_GPIO_Init+0x124>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	4a33      	ldr	r2, [pc, #204]	; (800112c <MX_GPIO_Init+0x124>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6313      	str	r3, [r2, #48]	; 0x30
 8001066:	4b31      	ldr	r3, [pc, #196]	; (800112c <MX_GPIO_Init+0x124>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	60bb      	str	r3, [r7, #8]
 8001070:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	4b2d      	ldr	r3, [pc, #180]	; (800112c <MX_GPIO_Init+0x124>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	4a2c      	ldr	r2, [pc, #176]	; (800112c <MX_GPIO_Init+0x124>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	6313      	str	r3, [r2, #48]	; 0x30
 8001082:	4b2a      	ldr	r3, [pc, #168]	; (800112c <MX_GPIO_Init+0x124>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	2120      	movs	r1, #32
 8001092:	4827      	ldr	r0, [pc, #156]	; (8001130 <MX_GPIO_Init+0x128>)
 8001094:	f000 fe92 	bl	8001dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	f44f 7150 	mov.w	r1, #832	; 0x340
 800109e:	4825      	ldr	r0, [pc, #148]	; (8001134 <MX_GPIO_Init+0x12c>)
 80010a0:	f000 fe8c 	bl	8001dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80010aa:	4823      	ldr	r0, [pc, #140]	; (8001138 <MX_GPIO_Init+0x130>)
 80010ac:	f000 fe86 	bl	8001dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010b6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	481b      	ldr	r0, [pc, #108]	; (8001134 <MX_GPIO_Init+0x12c>)
 80010c8:	f000 fce4 	bl	8001a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010cc:	2320      	movs	r3, #32
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d0:	2301      	movs	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	4813      	ldr	r0, [pc, #76]	; (8001130 <MX_GPIO_Init+0x128>)
 80010e4:	f000 fcd6 	bl	8001a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 80010e8:	f44f 7350 	mov.w	r3, #832	; 0x340
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ee:	2301      	movs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f6:	2300      	movs	r3, #0
 80010f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	4619      	mov	r1, r3
 8001100:	480c      	ldr	r0, [pc, #48]	; (8001134 <MX_GPIO_Init+0x12c>)
 8001102:	f000 fcc7 	bl	8001a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001106:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800110a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110c:	2301      	movs	r3, #1
 800110e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2300      	movs	r3, #0
 8001116:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4619      	mov	r1, r3
 800111e:	4806      	ldr	r0, [pc, #24]	; (8001138 <MX_GPIO_Init+0x130>)
 8001120:	f000 fcb8 	bl	8001a94 <HAL_GPIO_Init>

}
 8001124:	bf00      	nop
 8001126:	3728      	adds	r7, #40	; 0x28
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40023800 	.word	0x40023800
 8001130:	40020000 	.word	0x40020000
 8001134:	40020800 	.word	0x40020800
 8001138:	40020400 	.word	0x40020400

0800113c <startDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startDefaultTask */
void startDefaultTask(void *argument)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	glcd_init();
 8001144:	f7ff fad4 	bl	80006f0 <glcd_init>
	//glcd_test_hello_world();
	glcd_test_rectangles();
 8001148:	f000 fa84 	bl	8001654 <glcd_test_rectangles>

  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 800114c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001150:	f002 fcd0 	bl	8003af4 <osDelay>
 8001154:	e7fa      	b.n	800114c <startDefaultTask+0x10>
	...

08001158 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a04      	ldr	r2, [pc, #16]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d101      	bne.n	800116e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800116a:	f000 fb91 	bl	8001890 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40001000 	.word	0x40001000

0800117c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001180:	b672      	cpsid	i
}
 8001182:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001184:	e7fe      	b.n	8001184 <Error_Handler+0x8>
	...

08001188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	4b12      	ldr	r3, [pc, #72]	; (80011dc <HAL_MspInit+0x54>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001196:	4a11      	ldr	r2, [pc, #68]	; (80011dc <HAL_MspInit+0x54>)
 8001198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800119c:	6453      	str	r3, [r2, #68]	; 0x44
 800119e:	4b0f      	ldr	r3, [pc, #60]	; (80011dc <HAL_MspInit+0x54>)
 80011a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	603b      	str	r3, [r7, #0]
 80011ae:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <HAL_MspInit+0x54>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	4a0a      	ldr	r2, [pc, #40]	; (80011dc <HAL_MspInit+0x54>)
 80011b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ba:	4b08      	ldr	r3, [pc, #32]	; (80011dc <HAL_MspInit+0x54>)
 80011bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	210f      	movs	r1, #15
 80011ca:	f06f 0001 	mvn.w	r0, #1
 80011ce:	f000 fc37 	bl	8001a40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40023800 	.word	0x40023800

080011e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	; 0x28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 0314 	add.w	r3, r7, #20
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a28      	ldr	r2, [pc, #160]	; (80012a0 <HAL_SPI_MspInit+0xc0>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d14a      	bne.n	8001298 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	4b27      	ldr	r3, [pc, #156]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	4a26      	ldr	r2, [pc, #152]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 800120c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001210:	6413      	str	r3, [r2, #64]	; 0x40
 8001212:	4b24      	ldr	r3, [pc, #144]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 8001214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001216:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	4b20      	ldr	r3, [pc, #128]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a1f      	ldr	r2, [pc, #124]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 8001228:	f043 0302 	orr.w	r3, r3, #2
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a18      	ldr	r2, [pc, #96]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 8001244:	f043 0304 	orr.w	r3, r3, #4
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <HAL_SPI_MspInit+0xc4>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f003 0304 	and.w	r3, r3, #4
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PB0     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001256:	2301      	movs	r3, #1
 8001258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001266:	2307      	movs	r3, #7
 8001268:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	4619      	mov	r1, r3
 8001270:	480d      	ldr	r0, [pc, #52]	; (80012a8 <HAL_SPI_MspInit+0xc8>)
 8001272:	f000 fc0f 	bl	8001a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800127a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001284:	2303      	movs	r3, #3
 8001286:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001288:	2306      	movs	r3, #6
 800128a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	4806      	ldr	r0, [pc, #24]	; (80012ac <HAL_SPI_MspInit+0xcc>)
 8001294:	f000 fbfe 	bl	8001a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001298:	bf00      	nop
 800129a:	3728      	adds	r7, #40	; 0x28
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40003c00 	.word	0x40003c00
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40020400 	.word	0x40020400
 80012ac:	40020800 	.word	0x40020800

080012b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a0b      	ldr	r2, [pc, #44]	; (80012ec <HAL_TIM_Base_MspInit+0x3c>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d10d      	bne.n	80012de <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <HAL_TIM_Base_MspInit+0x40>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	4a09      	ldr	r2, [pc, #36]	; (80012f0 <HAL_TIM_Base_MspInit+0x40>)
 80012cc:	f043 0320 	orr.w	r3, r3, #32
 80012d0:	6413      	str	r3, [r2, #64]	; 0x40
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <HAL_TIM_Base_MspInit+0x40>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	f003 0320 	and.w	r3, r3, #32
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80012de:	bf00      	nop
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40001400 	.word	0x40001400
 80012f0:	40023800 	.word	0x40023800

080012f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08a      	sub	sp, #40	; 0x28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a19      	ldr	r2, [pc, #100]	; (8001378 <HAL_UART_MspInit+0x84>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d12b      	bne.n	800136e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	4b18      	ldr	r3, [pc, #96]	; (800137c <HAL_UART_MspInit+0x88>)
 800131c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131e:	4a17      	ldr	r2, [pc, #92]	; (800137c <HAL_UART_MspInit+0x88>)
 8001320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001324:	6413      	str	r3, [r2, #64]	; 0x40
 8001326:	4b15      	ldr	r3, [pc, #84]	; (800137c <HAL_UART_MspInit+0x88>)
 8001328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	4b11      	ldr	r3, [pc, #68]	; (800137c <HAL_UART_MspInit+0x88>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	4a10      	ldr	r2, [pc, #64]	; (800137c <HAL_UART_MspInit+0x88>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	6313      	str	r3, [r2, #48]	; 0x30
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <HAL_UART_MspInit+0x88>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800134e:	230c      	movs	r3, #12
 8001350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001352:	2302      	movs	r3, #2
 8001354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135a:	2303      	movs	r3, #3
 800135c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800135e:	2307      	movs	r3, #7
 8001360:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001362:	f107 0314 	add.w	r3, r7, #20
 8001366:	4619      	mov	r1, r3
 8001368:	4805      	ldr	r0, [pc, #20]	; (8001380 <HAL_UART_MspInit+0x8c>)
 800136a:	f000 fb93 	bl	8001a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800136e:	bf00      	nop
 8001370:	3728      	adds	r7, #40	; 0x28
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40004400 	.word	0x40004400
 800137c:	40023800 	.word	0x40023800
 8001380:	40020000 	.word	0x40020000

08001384 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08c      	sub	sp, #48	; 0x30
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001394:	2200      	movs	r2, #0
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	2036      	movs	r0, #54	; 0x36
 800139a:	f000 fb51 	bl	8001a40 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800139e:	2036      	movs	r0, #54	; 0x36
 80013a0:	f000 fb6a 	bl	8001a78 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <HAL_InitTick+0xa4>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ac:	4a1e      	ldr	r2, [pc, #120]	; (8001428 <HAL_InitTick+0xa4>)
 80013ae:	f043 0310 	orr.w	r3, r3, #16
 80013b2:	6413      	str	r3, [r2, #64]	; 0x40
 80013b4:	4b1c      	ldr	r3, [pc, #112]	; (8001428 <HAL_InitTick+0xa4>)
 80013b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b8:	f003 0310 	and.w	r3, r3, #16
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013c0:	f107 0210 	add.w	r2, r7, #16
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4611      	mov	r1, r2
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fe2a 	bl	8002024 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80013d0:	f000 fe00 	bl	8001fd4 <HAL_RCC_GetPCLK1Freq>
 80013d4:	4603      	mov	r3, r0
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013dc:	4a13      	ldr	r2, [pc, #76]	; (800142c <HAL_InitTick+0xa8>)
 80013de:	fba2 2303 	umull	r2, r3, r2, r3
 80013e2:	0c9b      	lsrs	r3, r3, #18
 80013e4:	3b01      	subs	r3, #1
 80013e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80013e8:	4b11      	ldr	r3, [pc, #68]	; (8001430 <HAL_InitTick+0xac>)
 80013ea:	4a12      	ldr	r2, [pc, #72]	; (8001434 <HAL_InitTick+0xb0>)
 80013ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80013ee:	4b10      	ldr	r3, [pc, #64]	; (8001430 <HAL_InitTick+0xac>)
 80013f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013f4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80013f6:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <HAL_InitTick+0xac>)
 80013f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013fa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <HAL_InitTick+0xac>)
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001402:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <HAL_InitTick+0xac>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001408:	4809      	ldr	r0, [pc, #36]	; (8001430 <HAL_InitTick+0xac>)
 800140a:	f001 fd1d 	bl	8002e48 <HAL_TIM_Base_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d104      	bne.n	800141e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001414:	4806      	ldr	r0, [pc, #24]	; (8001430 <HAL_InitTick+0xac>)
 8001416:	f001 fd67 	bl	8002ee8 <HAL_TIM_Base_Start_IT>
 800141a:	4603      	mov	r3, r0
 800141c:	e000      	b.n	8001420 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
}
 8001420:	4618      	mov	r0, r3
 8001422:	3730      	adds	r7, #48	; 0x30
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40023800 	.word	0x40023800
 800142c:	431bde83 	.word	0x431bde83
 8001430:	20004f5c 	.word	0x20004f5c
 8001434:	40001000 	.word	0x40001000

08001438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800143c:	e7fe      	b.n	800143c <NMI_Handler+0x4>

0800143e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001442:	e7fe      	b.n	8001442 <HardFault_Handler+0x4>

08001444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <MemManage_Handler+0x4>

0800144a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <BusFault_Handler+0x4>

08001450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <UsageFault_Handler+0x4>

08001456 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001468:	4802      	ldr	r0, [pc, #8]	; (8001474 <TIM6_DAC_IRQHandler+0x10>)
 800146a:	f001 fdad 	bl	8002fc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20004f5c 	.word	0x20004f5c

08001478 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <SystemInit+0x20>)
 800147e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001482:	4a05      	ldr	r2, [pc, #20]	; (8001498 <SystemInit+0x20>)
 8001484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <glcd_tiny_set_font>:
#if defined(GLCD_DEVICE_AVR8)
void glcd_tiny_set_font(PGM_P font_table, uint8_t width, uint8_t height, char start_char, char end_char)
#else
void glcd_tiny_set_font(const char * font_table, uint8_t width, uint8_t height, char start_char, char end_char)
#endif
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	4608      	mov	r0, r1
 80014a6:	4611      	mov	r1, r2
 80014a8:	461a      	mov	r2, r3
 80014aa:	4603      	mov	r3, r0
 80014ac:	70fb      	strb	r3, [r7, #3]
 80014ae:	460b      	mov	r3, r1
 80014b0:	70bb      	strb	r3, [r7, #2]
 80014b2:	4613      	mov	r3, r2
 80014b4:	707b      	strb	r3, [r7, #1]
	font_current.font_table = font_table;
 80014b6:	4a0c      	ldr	r2, [pc, #48]	; (80014e8 <glcd_tiny_set_font+0x4c>)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6013      	str	r3, [r2, #0]
	font_current.width = width;
 80014bc:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <glcd_tiny_set_font+0x4c>)
 80014be:	78fb      	ldrb	r3, [r7, #3]
 80014c0:	7113      	strb	r3, [r2, #4]
	font_current.height = height;
 80014c2:	4a09      	ldr	r2, [pc, #36]	; (80014e8 <glcd_tiny_set_font+0x4c>)
 80014c4:	78bb      	ldrb	r3, [r7, #2]
 80014c6:	7153      	strb	r3, [r2, #5]
	font_current.start_char = start_char;
 80014c8:	4a07      	ldr	r2, [pc, #28]	; (80014e8 <glcd_tiny_set_font+0x4c>)
 80014ca:	787b      	ldrb	r3, [r7, #1]
 80014cc:	7193      	strb	r3, [r2, #6]
	font_current.end_char = end_char;
 80014ce:	4a06      	ldr	r2, [pc, #24]	; (80014e8 <glcd_tiny_set_font+0x4c>)
 80014d0:	7c3b      	ldrb	r3, [r7, #16]
 80014d2:	71d3      	strb	r3, [r2, #7]
	font_current.table_type = STANG;
 80014d4:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <glcd_tiny_set_font+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	721a      	strb	r2, [r3, #8]
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20004fa4 	.word	0x20004fa4

080014ec <glcd_tiny_draw_char>:

void glcd_tiny_draw_char(uint8_t x, uint8_t line, char c)
{
 80014ec:	b590      	push	{r4, r7, lr}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
 80014f6:	460b      	mov	r3, r1
 80014f8:	71bb      	strb	r3, [r7, #6]
 80014fa:	4613      	mov	r3, r2
 80014fc:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	
	/* Only works for fonts < 8 bits in height */
	if (font_current.height >= 8) {
 80014fe:	4b34      	ldr	r3, [pc, #208]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 8001500:	795b      	ldrb	r3, [r3, #5]
 8001502:	2b07      	cmp	r3, #7
 8001504:	d85b      	bhi.n	80015be <glcd_tiny_draw_char+0xd2>
		return;
	}
	if (c < font_current.start_char || c > font_current.end_char) {
 8001506:	4b32      	ldr	r3, [pc, #200]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 8001508:	799b      	ldrb	r3, [r3, #6]
 800150a:	797a      	ldrb	r2, [r7, #5]
 800150c:	429a      	cmp	r2, r3
 800150e:	d304      	bcc.n	800151a <glcd_tiny_draw_char+0x2e>
 8001510:	4b2f      	ldr	r3, [pc, #188]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 8001512:	79db      	ldrb	r3, [r3, #7]
 8001514:	797a      	ldrb	r2, [r7, #5]
 8001516:	429a      	cmp	r2, r3
 8001518:	d901      	bls.n	800151e <glcd_tiny_draw_char+0x32>
		c = '.';
 800151a:	232e      	movs	r3, #46	; 0x2e
 800151c:	717b      	strb	r3, [r7, #5]
	}
	if ( line >= GLCD_LCD_HEIGHT / (font_current.height + 1) ) {
 800151e:	79ba      	ldrb	r2, [r7, #6]
 8001520:	4b2b      	ldr	r3, [pc, #172]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 8001522:	795b      	ldrb	r3, [r3, #5]
 8001524:	3301      	adds	r3, #1
 8001526:	2140      	movs	r1, #64	; 0x40
 8001528:	fb91 f3f3 	sdiv	r3, r1, r3
 800152c:	429a      	cmp	r2, r3
 800152e:	da48      	bge.n	80015c2 <glcd_tiny_draw_char+0xd6>
		return;
	}		
	if ( (x+font_current.width) >= GLCD_LCD_WIDTH ) {
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4a27      	ldr	r2, [pc, #156]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 8001534:	7912      	ldrb	r2, [r2, #4]
 8001536:	4413      	add	r3, r2
 8001538:	2b7f      	cmp	r3, #127	; 0x7f
 800153a:	dc44      	bgt.n	80015c6 <glcd_tiny_draw_char+0xda>
		return;
	}		
	
	glcd_update_bbox(x, line*(font_current.height + 1), x+font_current.width, line*(font_current.height + 1) + (font_current.height + 1));
 800153c:	4b24      	ldr	r3, [pc, #144]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 800153e:	795b      	ldrb	r3, [r3, #5]
 8001540:	3301      	adds	r3, #1
 8001542:	b2db      	uxtb	r3, r3
 8001544:	79ba      	ldrb	r2, [r7, #6]
 8001546:	fb12 f303 	smulbb	r3, r2, r3
 800154a:	b2d9      	uxtb	r1, r3
 800154c:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 800154e:	791a      	ldrb	r2, [r3, #4]
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	4413      	add	r3, r2
 8001554:	b2dc      	uxtb	r4, r3
 8001556:	79bb      	ldrb	r3, [r7, #6]
 8001558:	3301      	adds	r3, #1
 800155a:	b2da      	uxtb	r2, r3
 800155c:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 800155e:	795b      	ldrb	r3, [r3, #5]
 8001560:	3301      	adds	r3, #1
 8001562:	b2db      	uxtb	r3, r3
 8001564:	fb12 f303 	smulbb	r3, r2, r3
 8001568:	b2db      	uxtb	r3, r3
 800156a:	79f8      	ldrb	r0, [r7, #7]
 800156c:	4622      	mov	r2, r4
 800156e:	f7ff f931 	bl	80007d4 <glcd_update_bbox>
	
	for ( i = 0; i < font_current.width; i++ ) {
 8001572:	2300      	movs	r3, #0
 8001574:	73fb      	strb	r3, [r7, #15]
 8001576:	e01c      	b.n	80015b2 <glcd_tiny_draw_char+0xc6>
#if defined(GLCD_DEVICE_AVR8)		
		glcd_buffer_selected[x + (line * GLCD_LCD_WIDTH)] = pgm_read_byte( font_current.font_table + ((c - font_current.start_char) * (font_current.width)) + i );
#else
		glcd_buffer_selected[x + (line * GLCD_LCD_WIDTH)] = *( font_current.font_table + ((c - font_current.start_char) * (font_current.width)) + i );
 8001578:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	797b      	ldrb	r3, [r7, #5]
 800157e:	4914      	ldr	r1, [pc, #80]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 8001580:	7989      	ldrb	r1, [r1, #6]
 8001582:	1a5b      	subs	r3, r3, r1
 8001584:	4912      	ldr	r1, [pc, #72]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 8001586:	7909      	ldrb	r1, [r1, #4]
 8001588:	fb01 f303 	mul.w	r3, r1, r3
 800158c:	4619      	mov	r1, r3
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	440b      	add	r3, r1
 8001592:	441a      	add	r2, r3
 8001594:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <glcd_tiny_draw_char+0xe8>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	79f8      	ldrb	r0, [r7, #7]
 800159a:	79b9      	ldrb	r1, [r7, #6]
 800159c:	01c9      	lsls	r1, r1, #7
 800159e:	4401      	add	r1, r0
 80015a0:	440b      	add	r3, r1
 80015a2:	7812      	ldrb	r2, [r2, #0]
 80015a4:	701a      	strb	r2, [r3, #0]
#endif
		x++;
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	3301      	adds	r3, #1
 80015aa:	71fb      	strb	r3, [r7, #7]
	for ( i = 0; i < font_current.width; i++ ) {
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	3301      	adds	r3, #1
 80015b0:	73fb      	strb	r3, [r7, #15]
 80015b2:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <glcd_tiny_draw_char+0xe4>)
 80015b4:	791b      	ldrb	r3, [r3, #4]
 80015b6:	7bfa      	ldrb	r2, [r7, #15]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d3dd      	bcc.n	8001578 <glcd_tiny_draw_char+0x8c>
 80015bc:	e004      	b.n	80015c8 <glcd_tiny_draw_char+0xdc>
		return;
 80015be:	bf00      	nop
 80015c0:	e002      	b.n	80015c8 <glcd_tiny_draw_char+0xdc>
		return;
 80015c2:	bf00      	nop
 80015c4:	e000      	b.n	80015c8 <glcd_tiny_draw_char+0xdc>
		return;
 80015c6:	bf00      	nop
	}
}
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd90      	pop	{r4, r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20004fa4 	.word	0x20004fa4
 80015d4:	20004e6c 	.word	0x20004e6c

080015d8 <glcd_tiny_draw_string>:

void glcd_tiny_draw_string(uint8_t x, uint8_t line, char *str)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	603a      	str	r2, [r7, #0]
 80015e2:	71fb      	strb	r3, [r7, #7]
 80015e4:	460b      	mov	r3, r1
 80015e6:	71bb      	strb	r3, [r7, #6]
	if (font_current.height >= 8) {
 80015e8:	4b19      	ldr	r3, [pc, #100]	; (8001650 <glcd_tiny_draw_string+0x78>)
 80015ea:	795b      	ldrb	r3, [r3, #5]
 80015ec:	2b07      	cmp	r3, #7
 80015ee:	d829      	bhi.n	8001644 <glcd_tiny_draw_string+0x6c>
		return;
	}
	while (*str) {
 80015f0:	e023      	b.n	800163a <glcd_tiny_draw_string+0x62>
		glcd_tiny_draw_char(x, line, *str++);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	1c5a      	adds	r2, r3, #1
 80015f6:	603a      	str	r2, [r7, #0]
 80015f8:	781a      	ldrb	r2, [r3, #0]
 80015fa:	79b9      	ldrb	r1, [r7, #6]
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff74 	bl	80014ec <glcd_tiny_draw_char>
		x += (font_current.width + 1);
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <glcd_tiny_draw_string+0x78>)
 8001606:	791a      	ldrb	r2, [r3, #4]
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	4413      	add	r3, r2
 800160c:	b2db      	uxtb	r3, r3
 800160e:	3301      	adds	r3, #1
 8001610:	71fb      	strb	r3, [r7, #7]
		if ((x + font_current.width + 1) > GLCD_LCD_WIDTH) {
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	4a0e      	ldr	r2, [pc, #56]	; (8001650 <glcd_tiny_draw_string+0x78>)
 8001616:	7912      	ldrb	r2, [r2, #4]
 8001618:	4413      	add	r3, r2
 800161a:	2b7f      	cmp	r3, #127	; 0x7f
 800161c:	dd04      	ble.n	8001628 <glcd_tiny_draw_string+0x50>
			x = 0; /* Ran out of this line */
 800161e:	2300      	movs	r3, #0
 8001620:	71fb      	strb	r3, [r7, #7]
			line++;
 8001622:	79bb      	ldrb	r3, [r7, #6]
 8001624:	3301      	adds	r3, #1
 8001626:	71bb      	strb	r3, [r7, #6]
		}
		if (line >= (GLCD_LCD_HEIGHT/(font_current.height + 1)))
 8001628:	79ba      	ldrb	r2, [r7, #6]
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <glcd_tiny_draw_string+0x78>)
 800162c:	795b      	ldrb	r3, [r3, #5]
 800162e:	3301      	adds	r3, #1
 8001630:	2140      	movs	r1, #64	; 0x40
 8001632:	fb91 f3f3 	sdiv	r3, r1, r3
 8001636:	429a      	cmp	r2, r3
 8001638:	da06      	bge.n	8001648 <glcd_tiny_draw_string+0x70>
	while (*str) {
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1d7      	bne.n	80015f2 <glcd_tiny_draw_string+0x1a>
 8001642:	e002      	b.n	800164a <glcd_tiny_draw_string+0x72>
		return;
 8001644:	bf00      	nop
 8001646:	e000      	b.n	800164a <glcd_tiny_draw_string+0x72>
			return; /* Ran out of space :( */
 8001648:	bf00      	nop
	}
}
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20004fa4 	.word	0x20004fa4

08001654 <glcd_test_rectangles>:
		DEMO_RETURN();
	}
}

void glcd_test_rectangles(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af04      	add	r7, sp, #16
	glcd_tiny_set_font(Font5x7,5,7,32,127);
 800165a:	237f      	movs	r3, #127	; 0x7f
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	2320      	movs	r3, #32
 8001660:	2207      	movs	r2, #7
 8001662:	2105      	movs	r1, #5
 8001664:	485e      	ldr	r0, [pc, #376]	; (80017e0 <glcd_test_rectangles+0x18c>)
 8001666:	f7ff ff19 	bl	800149c <glcd_tiny_set_font>
	glcd_clear_buffer();
 800166a:	f7ff f937 	bl	80008dc <glcd_clear_buffer>
	glcd_tiny_draw_string(0,0,"RECTANGLE DEMO");
 800166e:	4a5d      	ldr	r2, [pc, #372]	; (80017e4 <glcd_test_rectangles+0x190>)
 8001670:	2100      	movs	r1, #0
 8001672:	2000      	movs	r0, #0
 8001674:	f7ff ffb0 	bl	80015d8 <glcd_tiny_draw_string>
	glcd_write();
 8001678:	f7fe ffd0 	bl	800061c <glcd_write>
	delay_ms(200);
 800167c:	20c8      	movs	r0, #200	; 0xc8
 800167e:	f7ff f89d 	bl	80007bc <delay_ms>
	
	while(1) {
		
		glcd_clear();
 8001682:	f7ff f915 	bl	80008b0 <glcd_clear>
		glcd_draw_rect(0,0,100,50,BLACK);
 8001686:	2301      	movs	r3, #1
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	2332      	movs	r3, #50	; 0x32
 800168c:	2264      	movs	r2, #100	; 0x64
 800168e:	2100      	movs	r1, #0
 8001690:	2000      	movs	r0, #0
 8001692:	f7ff fa35 	bl	8000b00 <glcd_draw_rect>
		glcd_tiny_draw_string(0,GLCD_NUMBER_OF_BANKS-1,"glcd_draw_rect");
 8001696:	4a54      	ldr	r2, [pc, #336]	; (80017e8 <glcd_test_rectangles+0x194>)
 8001698:	210f      	movs	r1, #15
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff ff9c 	bl	80015d8 <glcd_tiny_draw_string>
		glcd_write();
 80016a0:	f7fe ffbc 	bl	800061c <glcd_write>
		delay_ms(500);
 80016a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016a8:	f7ff f888 	bl	80007bc <delay_ms>
		DEMO_RETURN();
 80016ac:	4b4f      	ldr	r3, [pc, #316]	; (80017ec <glcd_test_rectangles+0x198>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d003      	beq.n	80016be <glcd_test_rectangles+0x6a>
 80016b6:	4b4d      	ldr	r3, [pc, #308]	; (80017ec <glcd_test_rectangles+0x198>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	701a      	strb	r2, [r3, #0]
 80016bc:	e08e      	b.n	80017dc <glcd_test_rectangles+0x188>
		
		glcd_clear();
 80016be:	f7ff f8f7 	bl	80008b0 <glcd_clear>
		glcd_tiny_draw_string(0,GLCD_NUMBER_OF_BANKS-1,"glcd_draw_rect_thick");
 80016c2:	4a4b      	ldr	r2, [pc, #300]	; (80017f0 <glcd_test_rectangles+0x19c>)
 80016c4:	210f      	movs	r1, #15
 80016c6:	2000      	movs	r0, #0
 80016c8:	f7ff ff86 	bl	80015d8 <glcd_tiny_draw_string>
		glcd_write();
 80016cc:	f7fe ffa6 	bl	800061c <glcd_write>

		glcd_draw_rect_thick(5,5,80,30,3,6,BLACK);
 80016d0:	2301      	movs	r3, #1
 80016d2:	9302      	str	r3, [sp, #8]
 80016d4:	2306      	movs	r3, #6
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	2303      	movs	r3, #3
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	231e      	movs	r3, #30
 80016de:	2250      	movs	r2, #80	; 0x50
 80016e0:	2105      	movs	r1, #5
 80016e2:	2005      	movs	r0, #5
 80016e4:	f7ff fa7a 	bl	8000bdc <glcd_draw_rect_thick>
		glcd_write();
 80016e8:	f7fe ff98 	bl	800061c <glcd_write>
		delay_ms(500);
 80016ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016f0:	f7ff f864 	bl	80007bc <delay_ms>
		DEMO_RETURN();
 80016f4:	4b3d      	ldr	r3, [pc, #244]	; (80017ec <glcd_test_rectangles+0x198>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <glcd_test_rectangles+0xb2>
 80016fe:	4b3b      	ldr	r3, [pc, #236]	; (80017ec <glcd_test_rectangles+0x198>)
 8001700:	2200      	movs	r2, #0
 8001702:	701a      	strb	r2, [r3, #0]
 8001704:	e06a      	b.n	80017dc <glcd_test_rectangles+0x188>
		
		glcd_draw_rect_thick(0,0,20,20,2,2,BLACK);
 8001706:	2301      	movs	r3, #1
 8001708:	9302      	str	r3, [sp, #8]
 800170a:	2302      	movs	r3, #2
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	2302      	movs	r3, #2
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2314      	movs	r3, #20
 8001714:	2214      	movs	r2, #20
 8001716:	2100      	movs	r1, #0
 8001718:	2000      	movs	r0, #0
 800171a:	f7ff fa5f 	bl	8000bdc <glcd_draw_rect_thick>
		glcd_write();
 800171e:	f7fe ff7d 	bl	800061c <glcd_write>
		delay_ms(500);
 8001722:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001726:	f7ff f849 	bl	80007bc <delay_ms>
		DEMO_RETURN();
 800172a:	4b30      	ldr	r3, [pc, #192]	; (80017ec <glcd_test_rectangles+0x198>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	d003      	beq.n	800173c <glcd_test_rectangles+0xe8>
 8001734:	4b2d      	ldr	r3, [pc, #180]	; (80017ec <glcd_test_rectangles+0x198>)
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]
 800173a:	e04f      	b.n	80017dc <glcd_test_rectangles+0x188>
		
		glcd_draw_rect_thick(100,10,20,20,5,5,BLACK);
 800173c:	2301      	movs	r3, #1
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	2305      	movs	r3, #5
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	2305      	movs	r3, #5
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	2314      	movs	r3, #20
 800174a:	2214      	movs	r2, #20
 800174c:	210a      	movs	r1, #10
 800174e:	2064      	movs	r0, #100	; 0x64
 8001750:	f7ff fa44 	bl	8000bdc <glcd_draw_rect_thick>
		glcd_write();
 8001754:	f7fe ff62 	bl	800061c <glcd_write>
		delay_ms(500);
 8001758:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800175c:	f7ff f82e 	bl	80007bc <delay_ms>
		DEMO_RETURN();
 8001760:	4b22      	ldr	r3, [pc, #136]	; (80017ec <glcd_test_rectangles+0x198>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <glcd_test_rectangles+0x11e>
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <glcd_test_rectangles+0x198>)
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
 8001770:	e034      	b.n	80017dc <glcd_test_rectangles+0x188>

		glcd_clear();
 8001772:	f7ff f89d 	bl	80008b0 <glcd_clear>
		glcd_tiny_draw_string(0,GLCD_NUMBER_OF_BANKS-1,"glcd_draw_rect_shadow");
 8001776:	4a1f      	ldr	r2, [pc, #124]	; (80017f4 <glcd_test_rectangles+0x1a0>)
 8001778:	210f      	movs	r1, #15
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff ff2c 	bl	80015d8 <glcd_tiny_draw_string>
		glcd_draw_rect_shadow(0,0,45,30,BLACK);
 8001780:	2301      	movs	r3, #1
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	231e      	movs	r3, #30
 8001786:	222d      	movs	r2, #45	; 0x2d
 8001788:	2100      	movs	r1, #0
 800178a:	2000      	movs	r0, #0
 800178c:	f7ff fad0 	bl	8000d30 <glcd_draw_rect_shadow>
		glcd_write();
 8001790:	f7fe ff44 	bl	800061c <glcd_write>
		delay_ms(500);
 8001794:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001798:	f7ff f810 	bl	80007bc <delay_ms>
		DEMO_RETURN();
 800179c:	4b13      	ldr	r3, [pc, #76]	; (80017ec <glcd_test_rectangles+0x198>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <glcd_test_rectangles+0x15a>
 80017a6:	4b11      	ldr	r3, [pc, #68]	; (80017ec <glcd_test_rectangles+0x198>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
 80017ac:	e016      	b.n	80017dc <glcd_test_rectangles+0x188>
		
		glcd_draw_rect_shadow(95,5,30,30,BLACK);
 80017ae:	2301      	movs	r3, #1
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	231e      	movs	r3, #30
 80017b4:	221e      	movs	r2, #30
 80017b6:	2105      	movs	r1, #5
 80017b8:	205f      	movs	r0, #95	; 0x5f
 80017ba:	f7ff fab9 	bl	8000d30 <glcd_draw_rect_shadow>
		glcd_write();
 80017be:	f7fe ff2d 	bl	800061c <glcd_write>
		delay_ms(500);
 80017c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017c6:	f7fe fff9 	bl	80007bc <delay_ms>
		DEMO_RETURN();
 80017ca:	4b08      	ldr	r3, [pc, #32]	; (80017ec <glcd_test_rectangles+0x198>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f43f af56 	beq.w	8001682 <glcd_test_rectangles+0x2e>
 80017d6:	4b05      	ldr	r3, [pc, #20]	; (80017ec <glcd_test_rectangles+0x198>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
		
	}
	
}
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	08006714 	.word	0x08006714
 80017e4:	08006670 	.word	0x08006670
 80017e8:	08006680 	.word	0x08006680
 80017ec:	20000090 	.word	0x20000090
 80017f0:	08006690 	.word	0x08006690
 80017f4:	080066a8 	.word	0x080066a8

080017f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001830 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017fc:	480d      	ldr	r0, [pc, #52]	; (8001834 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017fe:	490e      	ldr	r1, [pc, #56]	; (8001838 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001800:	4a0e      	ldr	r2, [pc, #56]	; (800183c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001804:	e002      	b.n	800180c <LoopCopyDataInit>

08001806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180a:	3304      	adds	r3, #4

0800180c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800180c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001810:	d3f9      	bcc.n	8001806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001812:	4a0b      	ldr	r2, [pc, #44]	; (8001840 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001814:	4c0b      	ldr	r4, [pc, #44]	; (8001844 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001818:	e001      	b.n	800181e <LoopFillZerobss>

0800181a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800181c:	3204      	adds	r2, #4

0800181e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001820:	d3fb      	bcc.n	800181a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001822:	f7ff fe29 	bl	8001478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001826:	f004 fe01 	bl	800642c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800182a:	f7ff fac7 	bl	8000dbc <main>
  bx  lr    
 800182e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001830:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001838:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800183c:	08006964 	.word	0x08006964
  ldr r2, =_sbss
 8001840:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001844:	20005000 	.word	0x20005000

08001848 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001848:	e7fe      	b.n	8001848 <ADC_IRQHandler>
	...

0800184c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001850:	4b0e      	ldr	r3, [pc, #56]	; (800188c <HAL_Init+0x40>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0d      	ldr	r2, [pc, #52]	; (800188c <HAL_Init+0x40>)
 8001856:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800185a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800185c:	4b0b      	ldr	r3, [pc, #44]	; (800188c <HAL_Init+0x40>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0a      	ldr	r2, [pc, #40]	; (800188c <HAL_Init+0x40>)
 8001862:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001866:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <HAL_Init+0x40>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a07      	ldr	r2, [pc, #28]	; (800188c <HAL_Init+0x40>)
 800186e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001872:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001874:	2003      	movs	r0, #3
 8001876:	f000 f8d8 	bl	8001a2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800187a:	200f      	movs	r0, #15
 800187c:	f7ff fd82 	bl	8001384 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001880:	f7ff fc82 	bl	8001188 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023c00 	.word	0x40023c00

08001890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001894:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <HAL_IncTick+0x20>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	461a      	mov	r2, r3
 800189a:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <HAL_IncTick+0x24>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4413      	add	r3, r2
 80018a0:	4a04      	ldr	r2, [pc, #16]	; (80018b4 <HAL_IncTick+0x24>)
 80018a2:	6013      	str	r3, [r2, #0]
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	20000008 	.word	0x20000008
 80018b4:	20004fb0 	.word	0x20004fb0

080018b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return uwTick;
 80018bc:	4b03      	ldr	r3, [pc, #12]	; (80018cc <HAL_GetTick+0x14>)
 80018be:	681b      	ldr	r3, [r3, #0]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	20004fb0 	.word	0x20004fb0

080018d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e0:	4b0c      	ldr	r3, [pc, #48]	; (8001914 <__NVIC_SetPriorityGrouping+0x44>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e6:	68ba      	ldr	r2, [r7, #8]
 80018e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018ec:	4013      	ands	r3, r2
 80018ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001902:	4a04      	ldr	r2, [pc, #16]	; (8001914 <__NVIC_SetPriorityGrouping+0x44>)
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	60d3      	str	r3, [r2, #12]
}
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800191c:	4b04      	ldr	r3, [pc, #16]	; (8001930 <__NVIC_GetPriorityGrouping+0x18>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	0a1b      	lsrs	r3, r3, #8
 8001922:	f003 0307 	and.w	r3, r3, #7
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	2b00      	cmp	r3, #0
 8001944:	db0b      	blt.n	800195e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	f003 021f 	and.w	r2, r3, #31
 800194c:	4907      	ldr	r1, [pc, #28]	; (800196c <__NVIC_EnableIRQ+0x38>)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	095b      	lsrs	r3, r3, #5
 8001954:	2001      	movs	r0, #1
 8001956:	fa00 f202 	lsl.w	r2, r0, r2
 800195a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	e000e100 	.word	0xe000e100

08001970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	6039      	str	r1, [r7, #0]
 800197a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800197c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001980:	2b00      	cmp	r3, #0
 8001982:	db0a      	blt.n	800199a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	b2da      	uxtb	r2, r3
 8001988:	490c      	ldr	r1, [pc, #48]	; (80019bc <__NVIC_SetPriority+0x4c>)
 800198a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198e:	0112      	lsls	r2, r2, #4
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	440b      	add	r3, r1
 8001994:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001998:	e00a      	b.n	80019b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	b2da      	uxtb	r2, r3
 800199e:	4908      	ldr	r1, [pc, #32]	; (80019c0 <__NVIC_SetPriority+0x50>)
 80019a0:	79fb      	ldrb	r3, [r7, #7]
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	3b04      	subs	r3, #4
 80019a8:	0112      	lsls	r2, r2, #4
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	440b      	add	r3, r1
 80019ae:	761a      	strb	r2, [r3, #24]
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	e000e100 	.word	0xe000e100
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b089      	sub	sp, #36	; 0x24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	f1c3 0307 	rsb	r3, r3, #7
 80019de:	2b04      	cmp	r3, #4
 80019e0:	bf28      	it	cs
 80019e2:	2304      	movcs	r3, #4
 80019e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3304      	adds	r3, #4
 80019ea:	2b06      	cmp	r3, #6
 80019ec:	d902      	bls.n	80019f4 <NVIC_EncodePriority+0x30>
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3b03      	subs	r3, #3
 80019f2:	e000      	b.n	80019f6 <NVIC_EncodePriority+0x32>
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f8:	f04f 32ff 	mov.w	r2, #4294967295
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43da      	mvns	r2, r3
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	401a      	ands	r2, r3
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	fa01 f303 	lsl.w	r3, r1, r3
 8001a16:	43d9      	mvns	r1, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	4313      	orrs	r3, r2
         );
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3724      	adds	r7, #36	; 0x24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff ff4c 	bl	80018d0 <__NVIC_SetPriorityGrouping>
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
 8001a4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a52:	f7ff ff61 	bl	8001918 <__NVIC_GetPriorityGrouping>
 8001a56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	68b9      	ldr	r1, [r7, #8]
 8001a5c:	6978      	ldr	r0, [r7, #20]
 8001a5e:	f7ff ffb1 	bl	80019c4 <NVIC_EncodePriority>
 8001a62:	4602      	mov	r2, r0
 8001a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff ff80 	bl	8001970 <__NVIC_SetPriority>
}
 8001a70:	bf00      	nop
 8001a72:	3718      	adds	r7, #24
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff ff54 	bl	8001934 <__NVIC_EnableIRQ>
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b089      	sub	sp, #36	; 0x24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
 8001aae:	e165      	b.n	8001d7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	f040 8154 	bne.w	8001d76 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d005      	beq.n	8001ae6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d130      	bne.n	8001b48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	2203      	movs	r2, #3
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4013      	ands	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68da      	ldr	r2, [r3, #12]
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	091b      	lsrs	r3, r3, #4
 8001b32:	f003 0201 	and.w	r2, r3, #1
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 0303 	and.w	r3, r3, #3
 8001b50:	2b03      	cmp	r3, #3
 8001b52:	d017      	beq.n	8001b84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	2203      	movs	r2, #3
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f003 0303 	and.w	r3, r3, #3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d123      	bne.n	8001bd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	08da      	lsrs	r2, r3, #3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3208      	adds	r2, #8
 8001b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	220f      	movs	r2, #15
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	691a      	ldr	r2, [r3, #16]
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	08da      	lsrs	r2, r3, #3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3208      	adds	r2, #8
 8001bd2:	69b9      	ldr	r1, [r7, #24]
 8001bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	2203      	movs	r2, #3
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4013      	ands	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f003 0203 	and.w	r2, r3, #3
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f000 80ae 	beq.w	8001d76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b5d      	ldr	r3, [pc, #372]	; (8001d94 <HAL_GPIO_Init+0x300>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	4a5c      	ldr	r2, [pc, #368]	; (8001d94 <HAL_GPIO_Init+0x300>)
 8001c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c28:	6453      	str	r3, [r2, #68]	; 0x44
 8001c2a:	4b5a      	ldr	r3, [pc, #360]	; (8001d94 <HAL_GPIO_Init+0x300>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c36:	4a58      	ldr	r2, [pc, #352]	; (8001d98 <HAL_GPIO_Init+0x304>)
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	089b      	lsrs	r3, r3, #2
 8001c3c:	3302      	adds	r3, #2
 8001c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	f003 0303 	and.w	r3, r3, #3
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	220f      	movs	r2, #15
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	43db      	mvns	r3, r3
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	4013      	ands	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a4f      	ldr	r2, [pc, #316]	; (8001d9c <HAL_GPIO_Init+0x308>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d025      	beq.n	8001cae <HAL_GPIO_Init+0x21a>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a4e      	ldr	r2, [pc, #312]	; (8001da0 <HAL_GPIO_Init+0x30c>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d01f      	beq.n	8001caa <HAL_GPIO_Init+0x216>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a4d      	ldr	r2, [pc, #308]	; (8001da4 <HAL_GPIO_Init+0x310>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d019      	beq.n	8001ca6 <HAL_GPIO_Init+0x212>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a4c      	ldr	r2, [pc, #304]	; (8001da8 <HAL_GPIO_Init+0x314>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d013      	beq.n	8001ca2 <HAL_GPIO_Init+0x20e>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a4b      	ldr	r2, [pc, #300]	; (8001dac <HAL_GPIO_Init+0x318>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d00d      	beq.n	8001c9e <HAL_GPIO_Init+0x20a>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4a      	ldr	r2, [pc, #296]	; (8001db0 <HAL_GPIO_Init+0x31c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d007      	beq.n	8001c9a <HAL_GPIO_Init+0x206>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a49      	ldr	r2, [pc, #292]	; (8001db4 <HAL_GPIO_Init+0x320>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d101      	bne.n	8001c96 <HAL_GPIO_Init+0x202>
 8001c92:	2306      	movs	r3, #6
 8001c94:	e00c      	b.n	8001cb0 <HAL_GPIO_Init+0x21c>
 8001c96:	2307      	movs	r3, #7
 8001c98:	e00a      	b.n	8001cb0 <HAL_GPIO_Init+0x21c>
 8001c9a:	2305      	movs	r3, #5
 8001c9c:	e008      	b.n	8001cb0 <HAL_GPIO_Init+0x21c>
 8001c9e:	2304      	movs	r3, #4
 8001ca0:	e006      	b.n	8001cb0 <HAL_GPIO_Init+0x21c>
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e004      	b.n	8001cb0 <HAL_GPIO_Init+0x21c>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e002      	b.n	8001cb0 <HAL_GPIO_Init+0x21c>
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <HAL_GPIO_Init+0x21c>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	69fa      	ldr	r2, [r7, #28]
 8001cb2:	f002 0203 	and.w	r2, r2, #3
 8001cb6:	0092      	lsls	r2, r2, #2
 8001cb8:	4093      	lsls	r3, r2
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cc0:	4935      	ldr	r1, [pc, #212]	; (8001d98 <HAL_GPIO_Init+0x304>)
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	089b      	lsrs	r3, r3, #2
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cce:	4b3a      	ldr	r3, [pc, #232]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cf2:	4a31      	ldr	r2, [pc, #196]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001cf8:	4b2f      	ldr	r3, [pc, #188]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	4013      	ands	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d1c:	4a26      	ldr	r2, [pc, #152]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d22:	4b25      	ldr	r3, [pc, #148]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d46:	4a1c      	ldr	r2, [pc, #112]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d4c:	4b1a      	ldr	r3, [pc, #104]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d70:	4a11      	ldr	r2, [pc, #68]	; (8001db8 <HAL_GPIO_Init+0x324>)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	61fb      	str	r3, [r7, #28]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	2b0f      	cmp	r3, #15
 8001d80:	f67f ae96 	bls.w	8001ab0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	3724      	adds	r7, #36	; 0x24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40013800 	.word	0x40013800
 8001d9c:	40020000 	.word	0x40020000
 8001da0:	40020400 	.word	0x40020400
 8001da4:	40020800 	.word	0x40020800
 8001da8:	40020c00 	.word	0x40020c00
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40021400 	.word	0x40021400
 8001db4:	40021800 	.word	0x40021800
 8001db8:	40013c00 	.word	0x40013c00

08001dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	807b      	strh	r3, [r7, #2]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dcc:	787b      	ldrb	r3, [r7, #1]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dd2:	887a      	ldrh	r2, [r7, #2]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dd8:	e003      	b.n	8001de2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dda:	887b      	ldrh	r3, [r7, #2]
 8001ddc:	041a      	lsls	r2, r3, #16
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	619a      	str	r2, [r3, #24]
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
	...

08001df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e0cc      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e04:	4b68      	ldr	r3, [pc, #416]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 030f 	and.w	r3, r3, #15
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d90c      	bls.n	8001e2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b65      	ldr	r3, [pc, #404]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b63      	ldr	r3, [pc, #396]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e0b8      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d020      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d005      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e44:	4b59      	ldr	r3, [pc, #356]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	4a58      	ldr	r2, [pc, #352]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e5c:	4b53      	ldr	r3, [pc, #332]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	4a52      	ldr	r2, [pc, #328]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e68:	4b50      	ldr	r3, [pc, #320]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	494d      	ldr	r1, [pc, #308]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d044      	beq.n	8001f10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d107      	bne.n	8001e9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8e:	4b47      	ldr	r3, [pc, #284]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d119      	bne.n	8001ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e07f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d003      	beq.n	8001eae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d107      	bne.n	8001ebe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eae:	4b3f      	ldr	r3, [pc, #252]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d109      	bne.n	8001ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e06f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ebe:	4b3b      	ldr	r3, [pc, #236]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e067      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ece:	4b37      	ldr	r3, [pc, #220]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f023 0203 	bic.w	r2, r3, #3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	4934      	ldr	r1, [pc, #208]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ee0:	f7ff fcea 	bl	80018b8 <HAL_GetTick>
 8001ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee6:	e00a      	b.n	8001efe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee8:	f7ff fce6 	bl	80018b8 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e04f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efe:	4b2b      	ldr	r3, [pc, #172]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 020c 	and.w	r2, r3, #12
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d1eb      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f10:	4b25      	ldr	r3, [pc, #148]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 030f 	and.w	r3, r3, #15
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d20c      	bcs.n	8001f38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1e:	4b22      	ldr	r3, [pc, #136]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	b2d2      	uxtb	r2, r2
 8001f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f26:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 030f 	and.w	r3, r3, #15
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d001      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e032      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d008      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f44:	4b19      	ldr	r3, [pc, #100]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	4916      	ldr	r1, [pc, #88]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0308 	and.w	r3, r3, #8
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d009      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f62:	4b12      	ldr	r3, [pc, #72]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	490e      	ldr	r1, [pc, #56]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f76:	f000 f887 	bl	8002088 <HAL_RCC_GetSysClockFreq>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	091b      	lsrs	r3, r3, #4
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	490a      	ldr	r1, [pc, #40]	; (8001fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f88:	5ccb      	ldrb	r3, [r1, r3]
 8001f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8e:	4a09      	ldr	r2, [pc, #36]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f9f4 	bl	8001384 <HAL_InitTick>

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40023c00 	.word	0x40023c00
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	080066fc 	.word	0x080066fc
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	20000004 	.word	0x20000004

08001fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fc0:	4b03      	ldr	r3, [pc, #12]	; (8001fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000000 	.word	0x20000000

08001fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fd8:	f7ff fff0 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	0a9b      	lsrs	r3, r3, #10
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	4903      	ldr	r1, [pc, #12]	; (8001ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	0800670c 	.word	0x0800670c

08001ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002000:	f7ff ffdc 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8002004:	4602      	mov	r2, r0
 8002006:	4b05      	ldr	r3, [pc, #20]	; (800201c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	0b5b      	lsrs	r3, r3, #13
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	4903      	ldr	r1, [pc, #12]	; (8002020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002012:	5ccb      	ldrb	r3, [r1, r3]
 8002014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002018:	4618      	mov	r0, r3
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40023800 	.word	0x40023800
 8002020:	0800670c 	.word	0x0800670c

08002024 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	220f      	movs	r2, #15
 8002032:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002034:	4b12      	ldr	r3, [pc, #72]	; (8002080 <HAL_RCC_GetClockConfig+0x5c>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f003 0203 	and.w	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002040:	4b0f      	ldr	r3, [pc, #60]	; (8002080 <HAL_RCC_GetClockConfig+0x5c>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800204c:	4b0c      	ldr	r3, [pc, #48]	; (8002080 <HAL_RCC_GetClockConfig+0x5c>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002058:	4b09      	ldr	r3, [pc, #36]	; (8002080 <HAL_RCC_GetClockConfig+0x5c>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	08db      	lsrs	r3, r3, #3
 800205e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <HAL_RCC_GetClockConfig+0x60>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 020f 	and.w	r2, r3, #15
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	601a      	str	r2, [r3, #0]
}
 8002072:	bf00      	nop
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40023800 	.word	0x40023800
 8002084:	40023c00 	.word	0x40023c00

08002088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800208c:	b088      	sub	sp, #32
 800208e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8002098:	2300      	movs	r3, #0
 800209a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020a4:	4bce      	ldr	r3, [pc, #824]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 030c 	and.w	r3, r3, #12
 80020ac:	2b0c      	cmp	r3, #12
 80020ae:	f200 818d 	bhi.w	80023cc <HAL_RCC_GetSysClockFreq+0x344>
 80020b2:	a201      	add	r2, pc, #4	; (adr r2, 80020b8 <HAL_RCC_GetSysClockFreq+0x30>)
 80020b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b8:	080020ed 	.word	0x080020ed
 80020bc:	080023cd 	.word	0x080023cd
 80020c0:	080023cd 	.word	0x080023cd
 80020c4:	080023cd 	.word	0x080023cd
 80020c8:	080020f3 	.word	0x080020f3
 80020cc:	080023cd 	.word	0x080023cd
 80020d0:	080023cd 	.word	0x080023cd
 80020d4:	080023cd 	.word	0x080023cd
 80020d8:	080020f9 	.word	0x080020f9
 80020dc:	080023cd 	.word	0x080023cd
 80020e0:	080023cd 	.word	0x080023cd
 80020e4:	080023cd 	.word	0x080023cd
 80020e8:	0800226d 	.word	0x0800226d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020ec:	4bbd      	ldr	r3, [pc, #756]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80020ee:	61bb      	str	r3, [r7, #24]
       break;
 80020f0:	e16f      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020f2:	4bbd      	ldr	r3, [pc, #756]	; (80023e8 <HAL_RCC_GetSysClockFreq+0x360>)
 80020f4:	61bb      	str	r3, [r7, #24]
      break;
 80020f6:	e16c      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020f8:	4bb9      	ldr	r3, [pc, #740]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002100:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002102:	4bb7      	ldr	r3, [pc, #732]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d053      	beq.n	80021b6 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800210e:	4bb4      	ldr	r3, [pc, #720]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	099b      	lsrs	r3, r3, #6
 8002114:	461a      	mov	r2, r3
 8002116:	f04f 0300 	mov.w	r3, #0
 800211a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800211e:	f04f 0100 	mov.w	r1, #0
 8002122:	ea02 0400 	and.w	r4, r2, r0
 8002126:	603c      	str	r4, [r7, #0]
 8002128:	400b      	ands	r3, r1
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002130:	4620      	mov	r0, r4
 8002132:	4629      	mov	r1, r5
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	f04f 0300 	mov.w	r3, #0
 800213c:	014b      	lsls	r3, r1, #5
 800213e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002142:	0142      	lsls	r2, r0, #5
 8002144:	4610      	mov	r0, r2
 8002146:	4619      	mov	r1, r3
 8002148:	4623      	mov	r3, r4
 800214a:	1ac0      	subs	r0, r0, r3
 800214c:	462b      	mov	r3, r5
 800214e:	eb61 0103 	sbc.w	r1, r1, r3
 8002152:	f04f 0200 	mov.w	r2, #0
 8002156:	f04f 0300 	mov.w	r3, #0
 800215a:	018b      	lsls	r3, r1, #6
 800215c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002160:	0182      	lsls	r2, r0, #6
 8002162:	1a12      	subs	r2, r2, r0
 8002164:	eb63 0301 	sbc.w	r3, r3, r1
 8002168:	f04f 0000 	mov.w	r0, #0
 800216c:	f04f 0100 	mov.w	r1, #0
 8002170:	00d9      	lsls	r1, r3, #3
 8002172:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002176:	00d0      	lsls	r0, r2, #3
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	4621      	mov	r1, r4
 800217e:	1852      	adds	r2, r2, r1
 8002180:	4629      	mov	r1, r5
 8002182:	eb43 0101 	adc.w	r1, r3, r1
 8002186:	460b      	mov	r3, r1
 8002188:	f04f 0000 	mov.w	r0, #0
 800218c:	f04f 0100 	mov.w	r1, #0
 8002190:	0259      	lsls	r1, r3, #9
 8002192:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002196:	0250      	lsls	r0, r2, #9
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4610      	mov	r0, r2
 800219e:	4619      	mov	r1, r3
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	461a      	mov	r2, r3
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	f7fe f832 	bl	8000210 <__aeabi_uldivmod>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4613      	mov	r3, r2
 80021b2:	61fb      	str	r3, [r7, #28]
 80021b4:	e04c      	b.n	8002250 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021b6:	4b8a      	ldr	r3, [pc, #552]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	099b      	lsrs	r3, r3, #6
 80021bc:	461a      	mov	r2, r3
 80021be:	f04f 0300 	mov.w	r3, #0
 80021c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80021c6:	f04f 0100 	mov.w	r1, #0
 80021ca:	ea02 0a00 	and.w	sl, r2, r0
 80021ce:	ea03 0b01 	and.w	fp, r3, r1
 80021d2:	4650      	mov	r0, sl
 80021d4:	4659      	mov	r1, fp
 80021d6:	f04f 0200 	mov.w	r2, #0
 80021da:	f04f 0300 	mov.w	r3, #0
 80021de:	014b      	lsls	r3, r1, #5
 80021e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80021e4:	0142      	lsls	r2, r0, #5
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	ebb0 000a 	subs.w	r0, r0, sl
 80021ee:	eb61 010b 	sbc.w	r1, r1, fp
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	018b      	lsls	r3, r1, #6
 80021fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002200:	0182      	lsls	r2, r0, #6
 8002202:	1a12      	subs	r2, r2, r0
 8002204:	eb63 0301 	sbc.w	r3, r3, r1
 8002208:	f04f 0000 	mov.w	r0, #0
 800220c:	f04f 0100 	mov.w	r1, #0
 8002210:	00d9      	lsls	r1, r3, #3
 8002212:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002216:	00d0      	lsls	r0, r2, #3
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	eb12 020a 	adds.w	r2, r2, sl
 8002220:	eb43 030b 	adc.w	r3, r3, fp
 8002224:	f04f 0000 	mov.w	r0, #0
 8002228:	f04f 0100 	mov.w	r1, #0
 800222c:	0299      	lsls	r1, r3, #10
 800222e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002232:	0290      	lsls	r0, r2, #10
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	4610      	mov	r0, r2
 800223a:	4619      	mov	r1, r3
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	461a      	mov	r2, r3
 8002240:	f04f 0300 	mov.w	r3, #0
 8002244:	f7fd ffe4 	bl	8000210 <__aeabi_uldivmod>
 8002248:	4602      	mov	r2, r0
 800224a:	460b      	mov	r3, r1
 800224c:	4613      	mov	r3, r2
 800224e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002250:	4b63      	ldr	r3, [pc, #396]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	0c1b      	lsrs	r3, r3, #16
 8002256:	f003 0303 	and.w	r3, r3, #3
 800225a:	3301      	adds	r3, #1
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8002260:	69fa      	ldr	r2, [r7, #28]
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	fbb2 f3f3 	udiv	r3, r2, r3
 8002268:	61bb      	str	r3, [r7, #24]
      break;
 800226a:	e0b2      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800226c:	4b5c      	ldr	r3, [pc, #368]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002274:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002276:	4b5a      	ldr	r3, [pc, #360]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d04d      	beq.n	800231e <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002282:	4b57      	ldr	r3, [pc, #348]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	099b      	lsrs	r3, r3, #6
 8002288:	461a      	mov	r2, r3
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002292:	f04f 0100 	mov.w	r1, #0
 8002296:	ea02 0800 	and.w	r8, r2, r0
 800229a:	ea03 0901 	and.w	r9, r3, r1
 800229e:	4640      	mov	r0, r8
 80022a0:	4649      	mov	r1, r9
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	014b      	lsls	r3, r1, #5
 80022ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80022b0:	0142      	lsls	r2, r0, #5
 80022b2:	4610      	mov	r0, r2
 80022b4:	4619      	mov	r1, r3
 80022b6:	ebb0 0008 	subs.w	r0, r0, r8
 80022ba:	eb61 0109 	sbc.w	r1, r1, r9
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	018b      	lsls	r3, r1, #6
 80022c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80022cc:	0182      	lsls	r2, r0, #6
 80022ce:	1a12      	subs	r2, r2, r0
 80022d0:	eb63 0301 	sbc.w	r3, r3, r1
 80022d4:	f04f 0000 	mov.w	r0, #0
 80022d8:	f04f 0100 	mov.w	r1, #0
 80022dc:	00d9      	lsls	r1, r3, #3
 80022de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022e2:	00d0      	lsls	r0, r2, #3
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	eb12 0208 	adds.w	r2, r2, r8
 80022ec:	eb43 0309 	adc.w	r3, r3, r9
 80022f0:	f04f 0000 	mov.w	r0, #0
 80022f4:	f04f 0100 	mov.w	r1, #0
 80022f8:	0259      	lsls	r1, r3, #9
 80022fa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80022fe:	0250      	lsls	r0, r2, #9
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4610      	mov	r0, r2
 8002306:	4619      	mov	r1, r3
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	461a      	mov	r2, r3
 800230c:	f04f 0300 	mov.w	r3, #0
 8002310:	f7fd ff7e 	bl	8000210 <__aeabi_uldivmod>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4613      	mov	r3, r2
 800231a:	61fb      	str	r3, [r7, #28]
 800231c:	e04a      	b.n	80023b4 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800231e:	4b30      	ldr	r3, [pc, #192]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	099b      	lsrs	r3, r3, #6
 8002324:	461a      	mov	r2, r3
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800232e:	f04f 0100 	mov.w	r1, #0
 8002332:	ea02 0400 	and.w	r4, r2, r0
 8002336:	ea03 0501 	and.w	r5, r3, r1
 800233a:	4620      	mov	r0, r4
 800233c:	4629      	mov	r1, r5
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	014b      	lsls	r3, r1, #5
 8002348:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800234c:	0142      	lsls	r2, r0, #5
 800234e:	4610      	mov	r0, r2
 8002350:	4619      	mov	r1, r3
 8002352:	1b00      	subs	r0, r0, r4
 8002354:	eb61 0105 	sbc.w	r1, r1, r5
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	f04f 0300 	mov.w	r3, #0
 8002360:	018b      	lsls	r3, r1, #6
 8002362:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002366:	0182      	lsls	r2, r0, #6
 8002368:	1a12      	subs	r2, r2, r0
 800236a:	eb63 0301 	sbc.w	r3, r3, r1
 800236e:	f04f 0000 	mov.w	r0, #0
 8002372:	f04f 0100 	mov.w	r1, #0
 8002376:	00d9      	lsls	r1, r3, #3
 8002378:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800237c:	00d0      	lsls	r0, r2, #3
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	1912      	adds	r2, r2, r4
 8002384:	eb45 0303 	adc.w	r3, r5, r3
 8002388:	f04f 0000 	mov.w	r0, #0
 800238c:	f04f 0100 	mov.w	r1, #0
 8002390:	0299      	lsls	r1, r3, #10
 8002392:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002396:	0290      	lsls	r0, r2, #10
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4610      	mov	r0, r2
 800239e:	4619      	mov	r1, r3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	461a      	mov	r2, r3
 80023a4:	f04f 0300 	mov.w	r3, #0
 80023a8:	f7fd ff32 	bl	8000210 <__aeabi_uldivmod>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	4613      	mov	r3, r2
 80023b2:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	0f1b      	lsrs	r3, r3, #28
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80023c0:	69fa      	ldr	r2, [r7, #28]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c8:	61bb      	str	r3, [r7, #24]
      break;
 80023ca:	e002      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80023ce:	61bb      	str	r3, [r7, #24]
      break;
 80023d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023d2:	69bb      	ldr	r3, [r7, #24]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3720      	adds	r7, #32
 80023d8:	46bd      	mov	sp, r7
 80023da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800
 80023e4:	00f42400 	.word	0x00f42400
 80023e8:	007a1200 	.word	0x007a1200

080023ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e28d      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8083 	beq.w	8002512 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800240c:	4b94      	ldr	r3, [pc, #592]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 030c 	and.w	r3, r3, #12
 8002414:	2b04      	cmp	r3, #4
 8002416:	d019      	beq.n	800244c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002418:	4b91      	ldr	r3, [pc, #580]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002420:	2b08      	cmp	r3, #8
 8002422:	d106      	bne.n	8002432 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002424:	4b8e      	ldr	r3, [pc, #568]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800242c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002430:	d00c      	beq.n	800244c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002432:	4b8b      	ldr	r3, [pc, #556]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800243a:	2b0c      	cmp	r3, #12
 800243c:	d112      	bne.n	8002464 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800243e:	4b88      	ldr	r3, [pc, #544]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002446:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800244a:	d10b      	bne.n	8002464 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800244c:	4b84      	ldr	r3, [pc, #528]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d05b      	beq.n	8002510 <HAL_RCC_OscConfig+0x124>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d157      	bne.n	8002510 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e25a      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800246c:	d106      	bne.n	800247c <HAL_RCC_OscConfig+0x90>
 800246e:	4b7c      	ldr	r3, [pc, #496]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a7b      	ldr	r2, [pc, #492]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	e01d      	b.n	80024b8 <HAL_RCC_OscConfig+0xcc>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002484:	d10c      	bne.n	80024a0 <HAL_RCC_OscConfig+0xb4>
 8002486:	4b76      	ldr	r3, [pc, #472]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a75      	ldr	r2, [pc, #468]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 800248c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	4b73      	ldr	r3, [pc, #460]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a72      	ldr	r2, [pc, #456]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	e00b      	b.n	80024b8 <HAL_RCC_OscConfig+0xcc>
 80024a0:	4b6f      	ldr	r3, [pc, #444]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a6e      	ldr	r2, [pc, #440]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80024a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024aa:	6013      	str	r3, [r2, #0]
 80024ac:	4b6c      	ldr	r3, [pc, #432]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a6b      	ldr	r2, [pc, #428]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80024b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d013      	beq.n	80024e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7ff f9fa 	bl	80018b8 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c8:	f7ff f9f6 	bl	80018b8 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b64      	cmp	r3, #100	; 0x64
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e21f      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024da:	4b61      	ldr	r3, [pc, #388]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0f0      	beq.n	80024c8 <HAL_RCC_OscConfig+0xdc>
 80024e6:	e014      	b.n	8002512 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e8:	f7ff f9e6 	bl	80018b8 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024f0:	f7ff f9e2 	bl	80018b8 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b64      	cmp	r3, #100	; 0x64
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e20b      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002502:	4b57      	ldr	r3, [pc, #348]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f0      	bne.n	80024f0 <HAL_RCC_OscConfig+0x104>
 800250e:	e000      	b.n	8002512 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d06f      	beq.n	80025fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800251e:	4b50      	ldr	r3, [pc, #320]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f003 030c 	and.w	r3, r3, #12
 8002526:	2b00      	cmp	r3, #0
 8002528:	d017      	beq.n	800255a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800252a:	4b4d      	ldr	r3, [pc, #308]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002532:	2b08      	cmp	r3, #8
 8002534:	d105      	bne.n	8002542 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002536:	4b4a      	ldr	r3, [pc, #296]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00b      	beq.n	800255a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002542:	4b47      	ldr	r3, [pc, #284]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800254a:	2b0c      	cmp	r3, #12
 800254c:	d11c      	bne.n	8002588 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800254e:	4b44      	ldr	r3, [pc, #272]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d116      	bne.n	8002588 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800255a:	4b41      	ldr	r3, [pc, #260]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d005      	beq.n	8002572 <HAL_RCC_OscConfig+0x186>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d001      	beq.n	8002572 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e1d3      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002572:	4b3b      	ldr	r3, [pc, #236]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	4937      	ldr	r1, [pc, #220]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002582:	4313      	orrs	r3, r2
 8002584:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002586:	e03a      	b.n	80025fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d020      	beq.n	80025d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002590:	4b34      	ldr	r3, [pc, #208]	; (8002664 <HAL_RCC_OscConfig+0x278>)
 8002592:	2201      	movs	r2, #1
 8002594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002596:	f7ff f98f 	bl	80018b8 <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800259e:	f7ff f98b 	bl	80018b8 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e1b4      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b0:	4b2b      	ldr	r3, [pc, #172]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0f0      	beq.n	800259e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025bc:	4b28      	ldr	r3, [pc, #160]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	4925      	ldr	r1, [pc, #148]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	600b      	str	r3, [r1, #0]
 80025d0:	e015      	b.n	80025fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025d2:	4b24      	ldr	r3, [pc, #144]	; (8002664 <HAL_RCC_OscConfig+0x278>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d8:	f7ff f96e 	bl	80018b8 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025e0:	f7ff f96a 	bl	80018b8 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e193      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025f2:	4b1b      	ldr	r3, [pc, #108]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1f0      	bne.n	80025e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	2b00      	cmp	r3, #0
 8002608:	d036      	beq.n	8002678 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d016      	beq.n	8002640 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002612:	4b15      	ldr	r3, [pc, #84]	; (8002668 <HAL_RCC_OscConfig+0x27c>)
 8002614:	2201      	movs	r2, #1
 8002616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002618:	f7ff f94e 	bl	80018b8 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002620:	f7ff f94a 	bl	80018b8 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e173      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002632:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <HAL_RCC_OscConfig+0x274>)
 8002634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0f0      	beq.n	8002620 <HAL_RCC_OscConfig+0x234>
 800263e:	e01b      	b.n	8002678 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002640:	4b09      	ldr	r3, [pc, #36]	; (8002668 <HAL_RCC_OscConfig+0x27c>)
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002646:	f7ff f937 	bl	80018b8 <HAL_GetTick>
 800264a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800264c:	e00e      	b.n	800266c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800264e:	f7ff f933 	bl	80018b8 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d907      	bls.n	800266c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e15c      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
 8002660:	40023800 	.word	0x40023800
 8002664:	42470000 	.word	0x42470000
 8002668:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800266c:	4b8a      	ldr	r3, [pc, #552]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800266e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1ea      	bne.n	800264e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 8097 	beq.w	80027b4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002686:	2300      	movs	r3, #0
 8002688:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800268a:	4b83      	ldr	r3, [pc, #524]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10f      	bne.n	80026b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	4b7f      	ldr	r3, [pc, #508]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	4a7e      	ldr	r2, [pc, #504]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 80026a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a4:	6413      	str	r3, [r2, #64]	; 0x40
 80026a6:	4b7c      	ldr	r3, [pc, #496]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026b2:	2301      	movs	r3, #1
 80026b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b6:	4b79      	ldr	r3, [pc, #484]	; (800289c <HAL_RCC_OscConfig+0x4b0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d118      	bne.n	80026f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026c2:	4b76      	ldr	r3, [pc, #472]	; (800289c <HAL_RCC_OscConfig+0x4b0>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a75      	ldr	r2, [pc, #468]	; (800289c <HAL_RCC_OscConfig+0x4b0>)
 80026c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ce:	f7ff f8f3 	bl	80018b8 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d6:	f7ff f8ef 	bl	80018b8 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e118      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e8:	4b6c      	ldr	r3, [pc, #432]	; (800289c <HAL_RCC_OscConfig+0x4b0>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0f0      	beq.n	80026d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d106      	bne.n	800270a <HAL_RCC_OscConfig+0x31e>
 80026fc:	4b66      	ldr	r3, [pc, #408]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 80026fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002700:	4a65      	ldr	r2, [pc, #404]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002702:	f043 0301 	orr.w	r3, r3, #1
 8002706:	6713      	str	r3, [r2, #112]	; 0x70
 8002708:	e01c      	b.n	8002744 <HAL_RCC_OscConfig+0x358>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	2b05      	cmp	r3, #5
 8002710:	d10c      	bne.n	800272c <HAL_RCC_OscConfig+0x340>
 8002712:	4b61      	ldr	r3, [pc, #388]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002716:	4a60      	ldr	r2, [pc, #384]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002718:	f043 0304 	orr.w	r3, r3, #4
 800271c:	6713      	str	r3, [r2, #112]	; 0x70
 800271e:	4b5e      	ldr	r3, [pc, #376]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002722:	4a5d      	ldr	r2, [pc, #372]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6713      	str	r3, [r2, #112]	; 0x70
 800272a:	e00b      	b.n	8002744 <HAL_RCC_OscConfig+0x358>
 800272c:	4b5a      	ldr	r3, [pc, #360]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800272e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002730:	4a59      	ldr	r2, [pc, #356]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	6713      	str	r3, [r2, #112]	; 0x70
 8002738:	4b57      	ldr	r3, [pc, #348]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800273a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800273c:	4a56      	ldr	r2, [pc, #344]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800273e:	f023 0304 	bic.w	r3, r3, #4
 8002742:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d015      	beq.n	8002778 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274c:	f7ff f8b4 	bl	80018b8 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002752:	e00a      	b.n	800276a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002754:	f7ff f8b0 	bl	80018b8 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002762:	4293      	cmp	r3, r2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e0d7      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276a:	4b4b      	ldr	r3, [pc, #300]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800276c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0ee      	beq.n	8002754 <HAL_RCC_OscConfig+0x368>
 8002776:	e014      	b.n	80027a2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7ff f89e 	bl	80018b8 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800277e:	e00a      	b.n	8002796 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002780:	f7ff f89a 	bl	80018b8 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f241 3288 	movw	r2, #5000	; 0x1388
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e0c1      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002796:	4b40      	ldr	r3, [pc, #256]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1ee      	bne.n	8002780 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027a2:	7dfb      	ldrb	r3, [r7, #23]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d105      	bne.n	80027b4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a8:	4b3b      	ldr	r3, [pc, #236]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 80027aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ac:	4a3a      	ldr	r2, [pc, #232]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 80027ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 80ad 	beq.w	8002918 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027be:	4b36      	ldr	r3, [pc, #216]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 030c 	and.w	r3, r3, #12
 80027c6:	2b08      	cmp	r3, #8
 80027c8:	d060      	beq.n	800288c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d145      	bne.n	800285e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d2:	4b33      	ldr	r3, [pc, #204]	; (80028a0 <HAL_RCC_OscConfig+0x4b4>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d8:	f7ff f86e 	bl	80018b8 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e0:	f7ff f86a 	bl	80018b8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e093      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027f2:	4b29      	ldr	r3, [pc, #164]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69da      	ldr	r2, [r3, #28]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280c:	019b      	lsls	r3, r3, #6
 800280e:	431a      	orrs	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002814:	085b      	lsrs	r3, r3, #1
 8002816:	3b01      	subs	r3, #1
 8002818:	041b      	lsls	r3, r3, #16
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002820:	061b      	lsls	r3, r3, #24
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002828:	071b      	lsls	r3, r3, #28
 800282a:	491b      	ldr	r1, [pc, #108]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 800282c:	4313      	orrs	r3, r2
 800282e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002830:	4b1b      	ldr	r3, [pc, #108]	; (80028a0 <HAL_RCC_OscConfig+0x4b4>)
 8002832:	2201      	movs	r2, #1
 8002834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002836:	f7ff f83f 	bl	80018b8 <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800283c:	e008      	b.n	8002850 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800283e:	f7ff f83b 	bl	80018b8 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e064      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002850:	4b11      	ldr	r3, [pc, #68]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d0f0      	beq.n	800283e <HAL_RCC_OscConfig+0x452>
 800285c:	e05c      	b.n	8002918 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285e:	4b10      	ldr	r3, [pc, #64]	; (80028a0 <HAL_RCC_OscConfig+0x4b4>)
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7ff f828 	bl	80018b8 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800286c:	f7ff f824 	bl	80018b8 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e04d      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287e:	4b06      	ldr	r3, [pc, #24]	; (8002898 <HAL_RCC_OscConfig+0x4ac>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1f0      	bne.n	800286c <HAL_RCC_OscConfig+0x480>
 800288a:	e045      	b.n	8002918 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d107      	bne.n	80028a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e040      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
 8002898:	40023800 	.word	0x40023800
 800289c:	40007000 	.word	0x40007000
 80028a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028a4:	4b1f      	ldr	r3, [pc, #124]	; (8002924 <HAL_RCC_OscConfig+0x538>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d030      	beq.n	8002914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028bc:	429a      	cmp	r2, r3
 80028be:	d129      	bne.n	8002914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d122      	bne.n	8002914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028d4:	4013      	ands	r3, r2
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028dc:	4293      	cmp	r3, r2
 80028de:	d119      	bne.n	8002914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	085b      	lsrs	r3, r3, #1
 80028ec:	3b01      	subs	r3, #1
 80028ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d10f      	bne.n	8002914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002900:	429a      	cmp	r2, r3
 8002902:	d107      	bne.n	8002914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002910:	429a      	cmp	r2, r3
 8002912:	d001      	beq.n	8002918 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e000      	b.n	800291a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3718      	adds	r7, #24
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40023800 	.word	0x40023800

08002928 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e07b      	b.n	8002a32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	2b00      	cmp	r3, #0
 8002940:	d108      	bne.n	8002954 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800294a:	d009      	beq.n	8002960 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]
 8002952:	e005      	b.n	8002960 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d106      	bne.n	8002980 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7fe fc30 	bl	80011e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002996:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029b2:	431a      	orrs	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	691b      	ldr	r3, [r3, #16]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	431a      	orrs	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029d0:	431a      	orrs	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e4:	ea42 0103 	orr.w	r1, r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	0c1b      	lsrs	r3, r3, #16
 80029fe:	f003 0104 	and.w	r1, r3, #4
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	f003 0210 	and.w	r2, r3, #16
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	69da      	ldr	r2, [r3, #28]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b088      	sub	sp, #32
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	60f8      	str	r0, [r7, #12]
 8002a42:	60b9      	str	r1, [r7, #8]
 8002a44:	603b      	str	r3, [r7, #0]
 8002a46:	4613      	mov	r3, r2
 8002a48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d101      	bne.n	8002a5c <HAL_SPI_Transmit+0x22>
 8002a58:	2302      	movs	r3, #2
 8002a5a:	e126      	b.n	8002caa <HAL_SPI_Transmit+0x270>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a64:	f7fe ff28 	bl	80018b8 <HAL_GetTick>
 8002a68:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002a6a:	88fb      	ldrh	r3, [r7, #6]
 8002a6c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d002      	beq.n	8002a80 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a7e:	e10b      	b.n	8002c98 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <HAL_SPI_Transmit+0x52>
 8002a86:	88fb      	ldrh	r3, [r7, #6]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d102      	bne.n	8002a92 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a90:	e102      	b.n	8002c98 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2203      	movs	r2, #3
 8002a96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	88fa      	ldrh	r2, [r7, #6]
 8002aaa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	88fa      	ldrh	r2, [r7, #6]
 8002ab0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ad8:	d10f      	bne.n	8002afa <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ae8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002af8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b04:	2b40      	cmp	r3, #64	; 0x40
 8002b06:	d007      	beq.n	8002b18 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b20:	d14b      	bne.n	8002bba <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d002      	beq.n	8002b30 <HAL_SPI_Transmit+0xf6>
 8002b2a:	8afb      	ldrh	r3, [r7, #22]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d13e      	bne.n	8002bae <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b34:	881a      	ldrh	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b40:	1c9a      	adds	r2, r3, #2
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002b54:	e02b      	b.n	8002bae <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d112      	bne.n	8002b8a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	881a      	ldrh	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b74:	1c9a      	adds	r2, r3, #2
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	86da      	strh	r2, [r3, #54]	; 0x36
 8002b88:	e011      	b.n	8002bae <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b8a:	f7fe fe95 	bl	80018b8 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d803      	bhi.n	8002ba2 <HAL_SPI_Transmit+0x168>
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d102      	bne.n	8002ba8 <HAL_SPI_Transmit+0x16e>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d102      	bne.n	8002bae <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002bac:	e074      	b.n	8002c98 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1ce      	bne.n	8002b56 <HAL_SPI_Transmit+0x11c>
 8002bb8:	e04c      	b.n	8002c54 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d002      	beq.n	8002bc8 <HAL_SPI_Transmit+0x18e>
 8002bc2:	8afb      	ldrh	r3, [r7, #22]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d140      	bne.n	8002c4a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	330c      	adds	r3, #12
 8002bd2:	7812      	ldrb	r2, [r2, #0]
 8002bd4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	1c5a      	adds	r2, r3, #1
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	3b01      	subs	r3, #1
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002bee:	e02c      	b.n	8002c4a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d113      	bne.n	8002c26 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	330c      	adds	r3, #12
 8002c08:	7812      	ldrb	r2, [r2, #0]
 8002c0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	86da      	strh	r2, [r3, #54]	; 0x36
 8002c24:	e011      	b.n	8002c4a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c26:	f7fe fe47 	bl	80018b8 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d803      	bhi.n	8002c3e <HAL_SPI_Transmit+0x204>
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3c:	d102      	bne.n	8002c44 <HAL_SPI_Transmit+0x20a>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d102      	bne.n	8002c4a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002c48:	e026      	b.n	8002c98 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1cd      	bne.n	8002bf0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	6839      	ldr	r1, [r7, #0]
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f000 f8b3 	bl	8002dc4 <SPI_EndRxTxTransaction>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2220      	movs	r2, #32
 8002c68:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10a      	bne.n	8002c88 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c72:	2300      	movs	r3, #0
 8002c74:	613b      	str	r3, [r7, #16]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	77fb      	strb	r3, [r7, #31]
 8002c94:	e000      	b.n	8002c98 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002c96:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002ca8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3720      	adds	r7, #32
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b088      	sub	sp, #32
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	603b      	str	r3, [r7, #0]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002cc4:	f7fe fdf8 	bl	80018b8 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ccc:	1a9b      	subs	r3, r3, r2
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002cd4:	f7fe fdf0 	bl	80018b8 <HAL_GetTick>
 8002cd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002cda:	4b39      	ldr	r3, [pc, #228]	; (8002dc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	015b      	lsls	r3, r3, #5
 8002ce0:	0d1b      	lsrs	r3, r3, #20
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	fb02 f303 	mul.w	r3, r2, r3
 8002ce8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cea:	e054      	b.n	8002d96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf2:	d050      	beq.n	8002d96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002cf4:	f7fe fde0 	bl	80018b8 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	69fa      	ldr	r2, [r7, #28]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d902      	bls.n	8002d0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d13d      	bne.n	8002d86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d22:	d111      	bne.n	8002d48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d2c:	d004      	beq.n	8002d38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d36:	d107      	bne.n	8002d48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d50:	d10f      	bne.n	8002d72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2201      	movs	r2, #1
 8002d76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e017      	b.n	8002db6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d101      	bne.n	8002d90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	bf0c      	ite	eq
 8002da6:	2301      	moveq	r3, #1
 8002da8:	2300      	movne	r3, #0
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	461a      	mov	r2, r3
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d19b      	bne.n	8002cec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3720      	adds	r7, #32
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	20000000 	.word	0x20000000

08002dc4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b088      	sub	sp, #32
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <SPI_EndRxTxTransaction+0x7c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a1b      	ldr	r2, [pc, #108]	; (8002e44 <SPI_EndRxTxTransaction+0x80>)
 8002dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dda:	0d5b      	lsrs	r3, r3, #21
 8002ddc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002de0:	fb02 f303 	mul.w	r3, r2, r3
 8002de4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dee:	d112      	bne.n	8002e16 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	2200      	movs	r2, #0
 8002df8:	2180      	movs	r1, #128	; 0x80
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f7ff ff5a 	bl	8002cb4 <SPI_WaitFlagStateUntilTimeout>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d016      	beq.n	8002e34 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e0a:	f043 0220 	orr.w	r2, r3, #32
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e00f      	b.n	8002e36 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00a      	beq.n	8002e32 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e2c:	2b80      	cmp	r3, #128	; 0x80
 8002e2e:	d0f2      	beq.n	8002e16 <SPI_EndRxTxTransaction+0x52>
 8002e30:	e000      	b.n	8002e34 <SPI_EndRxTxTransaction+0x70>
        break;
 8002e32:	bf00      	nop
  }

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3718      	adds	r7, #24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000000 	.word	0x20000000
 8002e44:	165e9f81 	.word	0x165e9f81

08002e48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e041      	b.n	8002ede <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d106      	bne.n	8002e74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7fe fa1e 	bl	80012b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2202      	movs	r2, #2
 8002e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3304      	adds	r3, #4
 8002e84:	4619      	mov	r1, r3
 8002e86:	4610      	mov	r0, r2
 8002e88:	f000 f9ce 	bl	8003228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d001      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e04e      	b.n	8002f9e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2202      	movs	r2, #2
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68da      	ldr	r2, [r3, #12]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0201 	orr.w	r2, r2, #1
 8002f16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a23      	ldr	r2, [pc, #140]	; (8002fac <HAL_TIM_Base_Start_IT+0xc4>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d022      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x80>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f2a:	d01d      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x80>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a1f      	ldr	r2, [pc, #124]	; (8002fb0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d018      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x80>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a1e      	ldr	r2, [pc, #120]	; (8002fb4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d013      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x80>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a1c      	ldr	r2, [pc, #112]	; (8002fb8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d00e      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x80>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a1b      	ldr	r2, [pc, #108]	; (8002fbc <HAL_TIM_Base_Start_IT+0xd4>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d009      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x80>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a19      	ldr	r2, [pc, #100]	; (8002fc0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d004      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x80>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a18      	ldr	r2, [pc, #96]	; (8002fc4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d111      	bne.n	8002f8c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 0307 	and.w	r3, r3, #7
 8002f72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2b06      	cmp	r3, #6
 8002f78:	d010      	beq.n	8002f9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f042 0201 	orr.w	r2, r2, #1
 8002f88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f8a:	e007      	b.n	8002f9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40010000 	.word	0x40010000
 8002fb0:	40000400 	.word	0x40000400
 8002fb4:	40000800 	.word	0x40000800
 8002fb8:	40000c00 	.word	0x40000c00
 8002fbc:	40010400 	.word	0x40010400
 8002fc0:	40014000 	.word	0x40014000
 8002fc4:	40001800 	.word	0x40001800

08002fc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d122      	bne.n	8003024 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d11b      	bne.n	8003024 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f06f 0202 	mvn.w	r2, #2
 8002ff4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 f8ee 	bl	80031ec <HAL_TIM_IC_CaptureCallback>
 8003010:	e005      	b.n	800301e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f8e0 	bl	80031d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f8f1 	bl	8003200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	2b04      	cmp	r3, #4
 8003030:	d122      	bne.n	8003078 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b04      	cmp	r3, #4
 800303e:	d11b      	bne.n	8003078 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f06f 0204 	mvn.w	r2, #4
 8003048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2202      	movs	r2, #2
 800304e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 f8c4 	bl	80031ec <HAL_TIM_IC_CaptureCallback>
 8003064:	e005      	b.n	8003072 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f8b6 	bl	80031d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f8c7 	bl	8003200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b08      	cmp	r3, #8
 8003084:	d122      	bne.n	80030cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b08      	cmp	r3, #8
 8003092:	d11b      	bne.n	80030cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f06f 0208 	mvn.w	r2, #8
 800309c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2204      	movs	r2, #4
 80030a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f89a 	bl	80031ec <HAL_TIM_IC_CaptureCallback>
 80030b8:	e005      	b.n	80030c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f88c 	bl	80031d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f89d 	bl	8003200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	f003 0310 	and.w	r3, r3, #16
 80030d6:	2b10      	cmp	r3, #16
 80030d8:	d122      	bne.n	8003120 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b10      	cmp	r3, #16
 80030e6:	d11b      	bne.n	8003120 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f06f 0210 	mvn.w	r2, #16
 80030f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2208      	movs	r2, #8
 80030f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f870 	bl	80031ec <HAL_TIM_IC_CaptureCallback>
 800310c:	e005      	b.n	800311a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f862 	bl	80031d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 f873 	bl	8003200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b01      	cmp	r3, #1
 800312c:	d10e      	bne.n	800314c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	2b01      	cmp	r3, #1
 800313a:	d107      	bne.n	800314c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f06f 0201 	mvn.w	r2, #1
 8003144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7fe f806 	bl	8001158 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003156:	2b80      	cmp	r3, #128	; 0x80
 8003158:	d10e      	bne.n	8003178 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003164:	2b80      	cmp	r3, #128	; 0x80
 8003166:	d107      	bne.n	8003178 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 f97e 	bl	8003474 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003182:	2b40      	cmp	r3, #64	; 0x40
 8003184:	d10e      	bne.n	80031a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003190:	2b40      	cmp	r3, #64	; 0x40
 8003192:	d107      	bne.n	80031a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800319c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 f838 	bl	8003214 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	f003 0320 	and.w	r3, r3, #32
 80031ae:	2b20      	cmp	r3, #32
 80031b0:	d10e      	bne.n	80031d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	f003 0320 	and.w	r3, r3, #32
 80031bc:	2b20      	cmp	r3, #32
 80031be:	d107      	bne.n	80031d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f06f 0220 	mvn.w	r2, #32
 80031c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 f948 	bl	8003460 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031d0:	bf00      	nop
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a40      	ldr	r2, [pc, #256]	; (800333c <TIM_Base_SetConfig+0x114>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d013      	beq.n	8003268 <TIM_Base_SetConfig+0x40>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003246:	d00f      	beq.n	8003268 <TIM_Base_SetConfig+0x40>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a3d      	ldr	r2, [pc, #244]	; (8003340 <TIM_Base_SetConfig+0x118>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d00b      	beq.n	8003268 <TIM_Base_SetConfig+0x40>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a3c      	ldr	r2, [pc, #240]	; (8003344 <TIM_Base_SetConfig+0x11c>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d007      	beq.n	8003268 <TIM_Base_SetConfig+0x40>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a3b      	ldr	r2, [pc, #236]	; (8003348 <TIM_Base_SetConfig+0x120>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d003      	beq.n	8003268 <TIM_Base_SetConfig+0x40>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a3a      	ldr	r2, [pc, #232]	; (800334c <TIM_Base_SetConfig+0x124>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d108      	bne.n	800327a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800326e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a2f      	ldr	r2, [pc, #188]	; (800333c <TIM_Base_SetConfig+0x114>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d02b      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003288:	d027      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a2c      	ldr	r2, [pc, #176]	; (8003340 <TIM_Base_SetConfig+0x118>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d023      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a2b      	ldr	r2, [pc, #172]	; (8003344 <TIM_Base_SetConfig+0x11c>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d01f      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a2a      	ldr	r2, [pc, #168]	; (8003348 <TIM_Base_SetConfig+0x120>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d01b      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a29      	ldr	r2, [pc, #164]	; (800334c <TIM_Base_SetConfig+0x124>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d017      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a28      	ldr	r2, [pc, #160]	; (8003350 <TIM_Base_SetConfig+0x128>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d013      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a27      	ldr	r2, [pc, #156]	; (8003354 <TIM_Base_SetConfig+0x12c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d00f      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a26      	ldr	r2, [pc, #152]	; (8003358 <TIM_Base_SetConfig+0x130>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d00b      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a25      	ldr	r2, [pc, #148]	; (800335c <TIM_Base_SetConfig+0x134>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d007      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a24      	ldr	r2, [pc, #144]	; (8003360 <TIM_Base_SetConfig+0x138>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d003      	beq.n	80032da <TIM_Base_SetConfig+0xb2>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a23      	ldr	r2, [pc, #140]	; (8003364 <TIM_Base_SetConfig+0x13c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d108      	bne.n	80032ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a0a      	ldr	r2, [pc, #40]	; (800333c <TIM_Base_SetConfig+0x114>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d003      	beq.n	8003320 <TIM_Base_SetConfig+0xf8>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a0c      	ldr	r2, [pc, #48]	; (800334c <TIM_Base_SetConfig+0x124>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d103      	bne.n	8003328 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	691a      	ldr	r2, [r3, #16]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	615a      	str	r2, [r3, #20]
}
 800332e:	bf00      	nop
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40010000 	.word	0x40010000
 8003340:	40000400 	.word	0x40000400
 8003344:	40000800 	.word	0x40000800
 8003348:	40000c00 	.word	0x40000c00
 800334c:	40010400 	.word	0x40010400
 8003350:	40014000 	.word	0x40014000
 8003354:	40014400 	.word	0x40014400
 8003358:	40014800 	.word	0x40014800
 800335c:	40001800 	.word	0x40001800
 8003360:	40001c00 	.word	0x40001c00
 8003364:	40002000 	.word	0x40002000

08003368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800337c:	2302      	movs	r3, #2
 800337e:	e05a      	b.n	8003436 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a21      	ldr	r2, [pc, #132]	; (8003444 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d022      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033cc:	d01d      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a1d      	ldr	r2, [pc, #116]	; (8003448 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d018      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a1b      	ldr	r2, [pc, #108]	; (800344c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d013      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a1a      	ldr	r2, [pc, #104]	; (8003450 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d00e      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a18      	ldr	r2, [pc, #96]	; (8003454 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d009      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a17      	ldr	r2, [pc, #92]	; (8003458 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d004      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a15      	ldr	r2, [pc, #84]	; (800345c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d10c      	bne.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003410:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	4313      	orrs	r3, r2
 800341a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	40010000 	.word	0x40010000
 8003448:	40000400 	.word	0x40000400
 800344c:	40000800 	.word	0x40000800
 8003450:	40000c00 	.word	0x40000c00
 8003454:	40010400 	.word	0x40010400
 8003458:	40014000 	.word	0x40014000
 800345c:	40001800 	.word	0x40001800

08003460 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e03f      	b.n	800351a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d106      	bne.n	80034b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f7fd ff20 	bl	80012f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2224      	movs	r2, #36	; 0x24
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 f829 	bl	8003524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695a      	ldr	r2, [r3, #20]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003500:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2220      	movs	r2, #32
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2220      	movs	r2, #32
 8003514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003528:	b09f      	sub	sp, #124	; 0x7c
 800352a:	af00      	add	r7, sp, #0
 800352c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800352e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800353a:	68d9      	ldr	r1, [r3, #12]
 800353c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	ea40 0301 	orr.w	r3, r0, r1
 8003544:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	431a      	orrs	r2, r3
 8003550:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	431a      	orrs	r2, r3
 8003556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	4313      	orrs	r3, r2
 800355c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800355e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003568:	f021 010c 	bic.w	r1, r1, #12
 800356c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003572:	430b      	orrs	r3, r1
 8003574:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003582:	6999      	ldr	r1, [r3, #24]
 8003584:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	ea40 0301 	orr.w	r3, r0, r1
 800358c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800358e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	4bc5      	ldr	r3, [pc, #788]	; (80038a8 <UART_SetConfig+0x384>)
 8003594:	429a      	cmp	r2, r3
 8003596:	d004      	beq.n	80035a2 <UART_SetConfig+0x7e>
 8003598:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	4bc3      	ldr	r3, [pc, #780]	; (80038ac <UART_SetConfig+0x388>)
 800359e:	429a      	cmp	r2, r3
 80035a0:	d103      	bne.n	80035aa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035a2:	f7fe fd2b 	bl	8001ffc <HAL_RCC_GetPCLK2Freq>
 80035a6:	6778      	str	r0, [r7, #116]	; 0x74
 80035a8:	e002      	b.n	80035b0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035aa:	f7fe fd13 	bl	8001fd4 <HAL_RCC_GetPCLK1Freq>
 80035ae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035b2:	69db      	ldr	r3, [r3, #28]
 80035b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b8:	f040 80b6 	bne.w	8003728 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035be:	461c      	mov	r4, r3
 80035c0:	f04f 0500 	mov.w	r5, #0
 80035c4:	4622      	mov	r2, r4
 80035c6:	462b      	mov	r3, r5
 80035c8:	1891      	adds	r1, r2, r2
 80035ca:	6439      	str	r1, [r7, #64]	; 0x40
 80035cc:	415b      	adcs	r3, r3
 80035ce:	647b      	str	r3, [r7, #68]	; 0x44
 80035d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80035d4:	1912      	adds	r2, r2, r4
 80035d6:	eb45 0303 	adc.w	r3, r5, r3
 80035da:	f04f 0000 	mov.w	r0, #0
 80035de:	f04f 0100 	mov.w	r1, #0
 80035e2:	00d9      	lsls	r1, r3, #3
 80035e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80035e8:	00d0      	lsls	r0, r2, #3
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	1911      	adds	r1, r2, r4
 80035f0:	6639      	str	r1, [r7, #96]	; 0x60
 80035f2:	416b      	adcs	r3, r5
 80035f4:	667b      	str	r3, [r7, #100]	; 0x64
 80035f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	461a      	mov	r2, r3
 80035fc:	f04f 0300 	mov.w	r3, #0
 8003600:	1891      	adds	r1, r2, r2
 8003602:	63b9      	str	r1, [r7, #56]	; 0x38
 8003604:	415b      	adcs	r3, r3
 8003606:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003608:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800360c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003610:	f7fc fdfe 	bl	8000210 <__aeabi_uldivmod>
 8003614:	4602      	mov	r2, r0
 8003616:	460b      	mov	r3, r1
 8003618:	4ba5      	ldr	r3, [pc, #660]	; (80038b0 <UART_SetConfig+0x38c>)
 800361a:	fba3 2302 	umull	r2, r3, r3, r2
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	011e      	lsls	r6, r3, #4
 8003622:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003624:	461c      	mov	r4, r3
 8003626:	f04f 0500 	mov.w	r5, #0
 800362a:	4622      	mov	r2, r4
 800362c:	462b      	mov	r3, r5
 800362e:	1891      	adds	r1, r2, r2
 8003630:	6339      	str	r1, [r7, #48]	; 0x30
 8003632:	415b      	adcs	r3, r3
 8003634:	637b      	str	r3, [r7, #52]	; 0x34
 8003636:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800363a:	1912      	adds	r2, r2, r4
 800363c:	eb45 0303 	adc.w	r3, r5, r3
 8003640:	f04f 0000 	mov.w	r0, #0
 8003644:	f04f 0100 	mov.w	r1, #0
 8003648:	00d9      	lsls	r1, r3, #3
 800364a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800364e:	00d0      	lsls	r0, r2, #3
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	1911      	adds	r1, r2, r4
 8003656:	65b9      	str	r1, [r7, #88]	; 0x58
 8003658:	416b      	adcs	r3, r5
 800365a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800365c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	461a      	mov	r2, r3
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	1891      	adds	r1, r2, r2
 8003668:	62b9      	str	r1, [r7, #40]	; 0x28
 800366a:	415b      	adcs	r3, r3
 800366c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800366e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003672:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003676:	f7fc fdcb 	bl	8000210 <__aeabi_uldivmod>
 800367a:	4602      	mov	r2, r0
 800367c:	460b      	mov	r3, r1
 800367e:	4b8c      	ldr	r3, [pc, #560]	; (80038b0 <UART_SetConfig+0x38c>)
 8003680:	fba3 1302 	umull	r1, r3, r3, r2
 8003684:	095b      	lsrs	r3, r3, #5
 8003686:	2164      	movs	r1, #100	; 0x64
 8003688:	fb01 f303 	mul.w	r3, r1, r3
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	3332      	adds	r3, #50	; 0x32
 8003692:	4a87      	ldr	r2, [pc, #540]	; (80038b0 <UART_SetConfig+0x38c>)
 8003694:	fba2 2303 	umull	r2, r3, r2, r3
 8003698:	095b      	lsrs	r3, r3, #5
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036a0:	441e      	add	r6, r3
 80036a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036a4:	4618      	mov	r0, r3
 80036a6:	f04f 0100 	mov.w	r1, #0
 80036aa:	4602      	mov	r2, r0
 80036ac:	460b      	mov	r3, r1
 80036ae:	1894      	adds	r4, r2, r2
 80036b0:	623c      	str	r4, [r7, #32]
 80036b2:	415b      	adcs	r3, r3
 80036b4:	627b      	str	r3, [r7, #36]	; 0x24
 80036b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036ba:	1812      	adds	r2, r2, r0
 80036bc:	eb41 0303 	adc.w	r3, r1, r3
 80036c0:	f04f 0400 	mov.w	r4, #0
 80036c4:	f04f 0500 	mov.w	r5, #0
 80036c8:	00dd      	lsls	r5, r3, #3
 80036ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80036ce:	00d4      	lsls	r4, r2, #3
 80036d0:	4622      	mov	r2, r4
 80036d2:	462b      	mov	r3, r5
 80036d4:	1814      	adds	r4, r2, r0
 80036d6:	653c      	str	r4, [r7, #80]	; 0x50
 80036d8:	414b      	adcs	r3, r1
 80036da:	657b      	str	r3, [r7, #84]	; 0x54
 80036dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	461a      	mov	r2, r3
 80036e2:	f04f 0300 	mov.w	r3, #0
 80036e6:	1891      	adds	r1, r2, r2
 80036e8:	61b9      	str	r1, [r7, #24]
 80036ea:	415b      	adcs	r3, r3
 80036ec:	61fb      	str	r3, [r7, #28]
 80036ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036f2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80036f6:	f7fc fd8b 	bl	8000210 <__aeabi_uldivmod>
 80036fa:	4602      	mov	r2, r0
 80036fc:	460b      	mov	r3, r1
 80036fe:	4b6c      	ldr	r3, [pc, #432]	; (80038b0 <UART_SetConfig+0x38c>)
 8003700:	fba3 1302 	umull	r1, r3, r3, r2
 8003704:	095b      	lsrs	r3, r3, #5
 8003706:	2164      	movs	r1, #100	; 0x64
 8003708:	fb01 f303 	mul.w	r3, r1, r3
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	3332      	adds	r3, #50	; 0x32
 8003712:	4a67      	ldr	r2, [pc, #412]	; (80038b0 <UART_SetConfig+0x38c>)
 8003714:	fba2 2303 	umull	r2, r3, r2, r3
 8003718:	095b      	lsrs	r3, r3, #5
 800371a:	f003 0207 	and.w	r2, r3, #7
 800371e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4432      	add	r2, r6
 8003724:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003726:	e0b9      	b.n	800389c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003728:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800372a:	461c      	mov	r4, r3
 800372c:	f04f 0500 	mov.w	r5, #0
 8003730:	4622      	mov	r2, r4
 8003732:	462b      	mov	r3, r5
 8003734:	1891      	adds	r1, r2, r2
 8003736:	6139      	str	r1, [r7, #16]
 8003738:	415b      	adcs	r3, r3
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003740:	1912      	adds	r2, r2, r4
 8003742:	eb45 0303 	adc.w	r3, r5, r3
 8003746:	f04f 0000 	mov.w	r0, #0
 800374a:	f04f 0100 	mov.w	r1, #0
 800374e:	00d9      	lsls	r1, r3, #3
 8003750:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003754:	00d0      	lsls	r0, r2, #3
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	eb12 0804 	adds.w	r8, r2, r4
 800375e:	eb43 0905 	adc.w	r9, r3, r5
 8003762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	4618      	mov	r0, r3
 8003768:	f04f 0100 	mov.w	r1, #0
 800376c:	f04f 0200 	mov.w	r2, #0
 8003770:	f04f 0300 	mov.w	r3, #0
 8003774:	008b      	lsls	r3, r1, #2
 8003776:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800377a:	0082      	lsls	r2, r0, #2
 800377c:	4640      	mov	r0, r8
 800377e:	4649      	mov	r1, r9
 8003780:	f7fc fd46 	bl	8000210 <__aeabi_uldivmod>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4b49      	ldr	r3, [pc, #292]	; (80038b0 <UART_SetConfig+0x38c>)
 800378a:	fba3 2302 	umull	r2, r3, r3, r2
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	011e      	lsls	r6, r3, #4
 8003792:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003794:	4618      	mov	r0, r3
 8003796:	f04f 0100 	mov.w	r1, #0
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	1894      	adds	r4, r2, r2
 80037a0:	60bc      	str	r4, [r7, #8]
 80037a2:	415b      	adcs	r3, r3
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037aa:	1812      	adds	r2, r2, r0
 80037ac:	eb41 0303 	adc.w	r3, r1, r3
 80037b0:	f04f 0400 	mov.w	r4, #0
 80037b4:	f04f 0500 	mov.w	r5, #0
 80037b8:	00dd      	lsls	r5, r3, #3
 80037ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80037be:	00d4      	lsls	r4, r2, #3
 80037c0:	4622      	mov	r2, r4
 80037c2:	462b      	mov	r3, r5
 80037c4:	1814      	adds	r4, r2, r0
 80037c6:	64bc      	str	r4, [r7, #72]	; 0x48
 80037c8:	414b      	adcs	r3, r1
 80037ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4618      	mov	r0, r3
 80037d2:	f04f 0100 	mov.w	r1, #0
 80037d6:	f04f 0200 	mov.w	r2, #0
 80037da:	f04f 0300 	mov.w	r3, #0
 80037de:	008b      	lsls	r3, r1, #2
 80037e0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80037e4:	0082      	lsls	r2, r0, #2
 80037e6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80037ea:	f7fc fd11 	bl	8000210 <__aeabi_uldivmod>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	4b2f      	ldr	r3, [pc, #188]	; (80038b0 <UART_SetConfig+0x38c>)
 80037f4:	fba3 1302 	umull	r1, r3, r3, r2
 80037f8:	095b      	lsrs	r3, r3, #5
 80037fa:	2164      	movs	r1, #100	; 0x64
 80037fc:	fb01 f303 	mul.w	r3, r1, r3
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	011b      	lsls	r3, r3, #4
 8003804:	3332      	adds	r3, #50	; 0x32
 8003806:	4a2a      	ldr	r2, [pc, #168]	; (80038b0 <UART_SetConfig+0x38c>)
 8003808:	fba2 2303 	umull	r2, r3, r2, r3
 800380c:	095b      	lsrs	r3, r3, #5
 800380e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003812:	441e      	add	r6, r3
 8003814:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003816:	4618      	mov	r0, r3
 8003818:	f04f 0100 	mov.w	r1, #0
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	1894      	adds	r4, r2, r2
 8003822:	603c      	str	r4, [r7, #0]
 8003824:	415b      	adcs	r3, r3
 8003826:	607b      	str	r3, [r7, #4]
 8003828:	e9d7 2300 	ldrd	r2, r3, [r7]
 800382c:	1812      	adds	r2, r2, r0
 800382e:	eb41 0303 	adc.w	r3, r1, r3
 8003832:	f04f 0400 	mov.w	r4, #0
 8003836:	f04f 0500 	mov.w	r5, #0
 800383a:	00dd      	lsls	r5, r3, #3
 800383c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003840:	00d4      	lsls	r4, r2, #3
 8003842:	4622      	mov	r2, r4
 8003844:	462b      	mov	r3, r5
 8003846:	eb12 0a00 	adds.w	sl, r2, r0
 800384a:	eb43 0b01 	adc.w	fp, r3, r1
 800384e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	4618      	mov	r0, r3
 8003854:	f04f 0100 	mov.w	r1, #0
 8003858:	f04f 0200 	mov.w	r2, #0
 800385c:	f04f 0300 	mov.w	r3, #0
 8003860:	008b      	lsls	r3, r1, #2
 8003862:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003866:	0082      	lsls	r2, r0, #2
 8003868:	4650      	mov	r0, sl
 800386a:	4659      	mov	r1, fp
 800386c:	f7fc fcd0 	bl	8000210 <__aeabi_uldivmod>
 8003870:	4602      	mov	r2, r0
 8003872:	460b      	mov	r3, r1
 8003874:	4b0e      	ldr	r3, [pc, #56]	; (80038b0 <UART_SetConfig+0x38c>)
 8003876:	fba3 1302 	umull	r1, r3, r3, r2
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	2164      	movs	r1, #100	; 0x64
 800387e:	fb01 f303 	mul.w	r3, r1, r3
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	3332      	adds	r3, #50	; 0x32
 8003888:	4a09      	ldr	r2, [pc, #36]	; (80038b0 <UART_SetConfig+0x38c>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	095b      	lsrs	r3, r3, #5
 8003890:	f003 020f 	and.w	r2, r3, #15
 8003894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4432      	add	r2, r6
 800389a:	609a      	str	r2, [r3, #8]
}
 800389c:	bf00      	nop
 800389e:	377c      	adds	r7, #124	; 0x7c
 80038a0:	46bd      	mov	sp, r7
 80038a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038a6:	bf00      	nop
 80038a8:	40011000 	.word	0x40011000
 80038ac:	40011400 	.word	0x40011400
 80038b0:	51eb851f 	.word	0x51eb851f

080038b4 <__NVIC_SetPriority>:
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	6039      	str	r1, [r7, #0]
 80038be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	db0a      	blt.n	80038de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	b2da      	uxtb	r2, r3
 80038cc:	490c      	ldr	r1, [pc, #48]	; (8003900 <__NVIC_SetPriority+0x4c>)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	0112      	lsls	r2, r2, #4
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	440b      	add	r3, r1
 80038d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80038dc:	e00a      	b.n	80038f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	4908      	ldr	r1, [pc, #32]	; (8003904 <__NVIC_SetPriority+0x50>)
 80038e4:	79fb      	ldrb	r3, [r7, #7]
 80038e6:	f003 030f 	and.w	r3, r3, #15
 80038ea:	3b04      	subs	r3, #4
 80038ec:	0112      	lsls	r2, r2, #4
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	440b      	add	r3, r1
 80038f2:	761a      	strb	r2, [r3, #24]
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr
 8003900:	e000e100 	.word	0xe000e100
 8003904:	e000ed00 	.word	0xe000ed00

08003908 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800390c:	4b05      	ldr	r3, [pc, #20]	; (8003924 <SysTick_Handler+0x1c>)
 800390e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003910:	f001 fd28 	bl	8005364 <xTaskGetSchedulerState>
 8003914:	4603      	mov	r3, r0
 8003916:	2b01      	cmp	r3, #1
 8003918:	d001      	beq.n	800391e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800391a:	f002 fb0d 	bl	8005f38 <xPortSysTickHandler>
  }
}
 800391e:	bf00      	nop
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	e000e010 	.word	0xe000e010

08003928 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800392c:	2100      	movs	r1, #0
 800392e:	f06f 0004 	mvn.w	r0, #4
 8003932:	f7ff ffbf 	bl	80038b4 <__NVIC_SetPriority>
#endif
}
 8003936:	bf00      	nop
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003942:	f3ef 8305 	mrs	r3, IPSR
 8003946:	603b      	str	r3, [r7, #0]
  return(result);
 8003948:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800394e:	f06f 0305 	mvn.w	r3, #5
 8003952:	607b      	str	r3, [r7, #4]
 8003954:	e00c      	b.n	8003970 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003956:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <osKernelInitialize+0x44>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d105      	bne.n	800396a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800395e:	4b08      	ldr	r3, [pc, #32]	; (8003980 <osKernelInitialize+0x44>)
 8003960:	2201      	movs	r2, #1
 8003962:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003964:	2300      	movs	r3, #0
 8003966:	607b      	str	r3, [r7, #4]
 8003968:	e002      	b.n	8003970 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800396a:	f04f 33ff 	mov.w	r3, #4294967295
 800396e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003970:	687b      	ldr	r3, [r7, #4]
}
 8003972:	4618      	mov	r0, r3
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	20000094 	.word	0x20000094

08003984 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800398a:	f3ef 8305 	mrs	r3, IPSR
 800398e:	603b      	str	r3, [r7, #0]
  return(result);
 8003990:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <osKernelStart+0x1a>
    stat = osErrorISR;
 8003996:	f06f 0305 	mvn.w	r3, #5
 800399a:	607b      	str	r3, [r7, #4]
 800399c:	e010      	b.n	80039c0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800399e:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <osKernelStart+0x48>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d109      	bne.n	80039ba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80039a6:	f7ff ffbf 	bl	8003928 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80039aa:	4b08      	ldr	r3, [pc, #32]	; (80039cc <osKernelStart+0x48>)
 80039ac:	2202      	movs	r2, #2
 80039ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80039b0:	f001 f87c 	bl	8004aac <vTaskStartScheduler>
      stat = osOK;
 80039b4:	2300      	movs	r3, #0
 80039b6:	607b      	str	r3, [r7, #4]
 80039b8:	e002      	b.n	80039c0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80039ba:	f04f 33ff 	mov.w	r3, #4294967295
 80039be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80039c0:	687b      	ldr	r3, [r7, #4]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	20000094 	.word	0x20000094

080039d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08e      	sub	sp, #56	; 0x38
 80039d4:	af04      	add	r7, sp, #16
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80039dc:	2300      	movs	r3, #0
 80039de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039e0:	f3ef 8305 	mrs	r3, IPSR
 80039e4:	617b      	str	r3, [r7, #20]
  return(result);
 80039e6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d17e      	bne.n	8003aea <osThreadNew+0x11a>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d07b      	beq.n	8003aea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80039f2:	2380      	movs	r3, #128	; 0x80
 80039f4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80039f6:	2318      	movs	r3, #24
 80039f8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80039fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003a02:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d045      	beq.n	8003a96 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d002      	beq.n	8003a18 <osThreadNew+0x48>
        name = attr->name;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d002      	beq.n	8003a26 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d008      	beq.n	8003a3e <osThreadNew+0x6e>
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	2b38      	cmp	r3, #56	; 0x38
 8003a30:	d805      	bhi.n	8003a3e <osThreadNew+0x6e>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <osThreadNew+0x72>
        return (NULL);
 8003a3e:	2300      	movs	r3, #0
 8003a40:	e054      	b.n	8003aec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	089b      	lsrs	r3, r3, #2
 8003a50:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00e      	beq.n	8003a78 <osThreadNew+0xa8>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	2bbb      	cmp	r3, #187	; 0xbb
 8003a60:	d90a      	bls.n	8003a78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d006      	beq.n	8003a78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <osThreadNew+0xa8>
        mem = 1;
 8003a72:	2301      	movs	r3, #1
 8003a74:	61bb      	str	r3, [r7, #24]
 8003a76:	e010      	b.n	8003a9a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10c      	bne.n	8003a9a <osThreadNew+0xca>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d108      	bne.n	8003a9a <osThreadNew+0xca>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d104      	bne.n	8003a9a <osThreadNew+0xca>
          mem = 0;
 8003a90:	2300      	movs	r3, #0
 8003a92:	61bb      	str	r3, [r7, #24]
 8003a94:	e001      	b.n	8003a9a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d110      	bne.n	8003ac2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003aa8:	9202      	str	r2, [sp, #8]
 8003aaa:	9301      	str	r3, [sp, #4]
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	6a3a      	ldr	r2, [r7, #32]
 8003ab4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 fe0c 	bl	80046d4 <xTaskCreateStatic>
 8003abc:	4603      	mov	r3, r0
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	e013      	b.n	8003aea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d110      	bne.n	8003aea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	f107 0310 	add.w	r3, r7, #16
 8003ad0:	9301      	str	r3, [sp, #4]
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 fe57 	bl	800478e <xTaskCreate>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d001      	beq.n	8003aea <osThreadNew+0x11a>
            hTask = NULL;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003aea:	693b      	ldr	r3, [r7, #16]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3728      	adds	r7, #40	; 0x28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003afc:	f3ef 8305 	mrs	r3, IPSR
 8003b00:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b02:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <osDelay+0x1c>
    stat = osErrorISR;
 8003b08:	f06f 0305 	mvn.w	r3, #5
 8003b0c:	60fb      	str	r3, [r7, #12]
 8003b0e:	e007      	b.n	8003b20 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d002      	beq.n	8003b20 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 ff92 	bl	8004a44 <vTaskDelay>
    }
  }

  return (stat);
 8003b20:	68fb      	ldr	r3, [r7, #12]
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	4a07      	ldr	r2, [pc, #28]	; (8003b58 <vApplicationGetIdleTaskMemory+0x2c>)
 8003b3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	4a06      	ldr	r2, [pc, #24]	; (8003b5c <vApplicationGetIdleTaskMemory+0x30>)
 8003b42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2280      	movs	r2, #128	; 0x80
 8003b48:	601a      	str	r2, [r3, #0]
}
 8003b4a:	bf00      	nop
 8003b4c:	3714      	adds	r7, #20
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	20000098 	.word	0x20000098
 8003b5c:	20000154 	.word	0x20000154

08003b60 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4a07      	ldr	r2, [pc, #28]	; (8003b8c <vApplicationGetTimerTaskMemory+0x2c>)
 8003b70:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	4a06      	ldr	r2, [pc, #24]	; (8003b90 <vApplicationGetTimerTaskMemory+0x30>)
 8003b76:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b7e:	601a      	str	r2, [r3, #0]
}
 8003b80:	bf00      	nop
 8003b82:	3714      	adds	r7, #20
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	20000354 	.word	0x20000354
 8003b90:	20000410 	.word	0x20000410

08003b94 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f103 0208 	add.w	r2, r3, #8
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f103 0208 	add.w	r2, r3, #8
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f103 0208 	add.w	r2, r3, #8
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b085      	sub	sp, #20
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
 8003bf6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	689a      	ldr	r2, [r3, #8]
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	683a      	ldr	r2, [r7, #0]
 8003c12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	601a      	str	r2, [r3, #0]
}
 8003c2a:	bf00      	nop
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c36:	b480      	push	{r7}
 8003c38:	b085      	sub	sp, #20
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
 8003c3e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c4c:	d103      	bne.n	8003c56 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	60fb      	str	r3, [r7, #12]
 8003c54:	e00c      	b.n	8003c70 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	3308      	adds	r3, #8
 8003c5a:	60fb      	str	r3, [r7, #12]
 8003c5c:	e002      	b.n	8003c64 <vListInsert+0x2e>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d2f6      	bcs.n	8003c5e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	683a      	ldr	r2, [r7, #0]
 8003c8a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	601a      	str	r2, [r3, #0]
}
 8003c9c:	bf00      	nop
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	6892      	ldr	r2, [r2, #8]
 8003cbe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6852      	ldr	r2, [r2, #4]
 8003cc8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d103      	bne.n	8003cdc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	1e5a      	subs	r2, r3, #1
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10a      	bne.n	8003d26 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d14:	f383 8811 	msr	BASEPRI, r3
 8003d18:	f3bf 8f6f 	isb	sy
 8003d1c:	f3bf 8f4f 	dsb	sy
 8003d20:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003d22:	bf00      	nop
 8003d24:	e7fe      	b.n	8003d24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003d26:	f002 f875 	bl	8005e14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d32:	68f9      	ldr	r1, [r7, #12]
 8003d34:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d36:	fb01 f303 	mul.w	r3, r1, r3
 8003d3a:	441a      	add	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d56:	3b01      	subs	r3, #1
 8003d58:	68f9      	ldr	r1, [r7, #12]
 8003d5a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d5c:	fb01 f303 	mul.w	r3, r1, r3
 8003d60:	441a      	add	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	22ff      	movs	r2, #255	; 0xff
 8003d6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	22ff      	movs	r2, #255	; 0xff
 8003d72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d114      	bne.n	8003da6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d01a      	beq.n	8003dba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	3310      	adds	r3, #16
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f001 f929 	bl	8004fe0 <xTaskRemoveFromEventList>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d012      	beq.n	8003dba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003d94:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <xQueueGenericReset+0xcc>)
 8003d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	f3bf 8f4f 	dsb	sy
 8003da0:	f3bf 8f6f 	isb	sy
 8003da4:	e009      	b.n	8003dba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	3310      	adds	r3, #16
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff fef2 	bl	8003b94 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	3324      	adds	r3, #36	; 0x24
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7ff feed 	bl	8003b94 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003dba:	f002 f85b 	bl	8005e74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003dbe:	2301      	movs	r3, #1
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	e000ed04 	.word	0xe000ed04

08003dcc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08e      	sub	sp, #56	; 0x38
 8003dd0:	af02      	add	r7, sp, #8
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
 8003dd8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d10a      	bne.n	8003df6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de4:	f383 8811 	msr	BASEPRI, r3
 8003de8:	f3bf 8f6f 	isb	sy
 8003dec:	f3bf 8f4f 	dsb	sy
 8003df0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003df2:	bf00      	nop
 8003df4:	e7fe      	b.n	8003df4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10a      	bne.n	8003e12 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e00:	f383 8811 	msr	BASEPRI, r3
 8003e04:	f3bf 8f6f 	isb	sy
 8003e08:	f3bf 8f4f 	dsb	sy
 8003e0c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003e0e:	bf00      	nop
 8003e10:	e7fe      	b.n	8003e10 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d002      	beq.n	8003e1e <xQueueGenericCreateStatic+0x52>
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <xQueueGenericCreateStatic+0x56>
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e000      	b.n	8003e24 <xQueueGenericCreateStatic+0x58>
 8003e22:	2300      	movs	r3, #0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10a      	bne.n	8003e3e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	623b      	str	r3, [r7, #32]
}
 8003e3a:	bf00      	nop
 8003e3c:	e7fe      	b.n	8003e3c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d102      	bne.n	8003e4a <xQueueGenericCreateStatic+0x7e>
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <xQueueGenericCreateStatic+0x82>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <xQueueGenericCreateStatic+0x84>
 8003e4e:	2300      	movs	r3, #0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10a      	bne.n	8003e6a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e58:	f383 8811 	msr	BASEPRI, r3
 8003e5c:	f3bf 8f6f 	isb	sy
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	61fb      	str	r3, [r7, #28]
}
 8003e66:	bf00      	nop
 8003e68:	e7fe      	b.n	8003e68 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003e6a:	2350      	movs	r3, #80	; 0x50
 8003e6c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2b50      	cmp	r3, #80	; 0x50
 8003e72:	d00a      	beq.n	8003e8a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e78:	f383 8811 	msr	BASEPRI, r3
 8003e7c:	f3bf 8f6f 	isb	sy
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	61bb      	str	r3, [r7, #24]
}
 8003e86:	bf00      	nop
 8003e88:	e7fe      	b.n	8003e88 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003e8a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00d      	beq.n	8003eb2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e9e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ea4:	9300      	str	r3, [sp, #0]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	68b9      	ldr	r1, [r7, #8]
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f000 f805 	bl	8003ebc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3730      	adds	r7, #48	; 0x30
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d103      	bne.n	8003ed8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	69ba      	ldr	r2, [r7, #24]
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	e002      	b.n	8003ede <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003eea:	2101      	movs	r1, #1
 8003eec:	69b8      	ldr	r0, [r7, #24]
 8003eee:	f7ff ff05 	bl	8003cfc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	78fa      	ldrb	r2, [r7, #3]
 8003ef6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003efa:	bf00      	nop
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
	...

08003f04 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08e      	sub	sp, #56	; 0x38
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	607a      	str	r2, [r7, #4]
 8003f10:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003f12:	2300      	movs	r3, #0
 8003f14:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10a      	bne.n	8003f36 <xQueueGenericSend+0x32>
	__asm volatile
 8003f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f24:	f383 8811 	msr	BASEPRI, r3
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	f3bf 8f4f 	dsb	sy
 8003f30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003f32:	bf00      	nop
 8003f34:	e7fe      	b.n	8003f34 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d103      	bne.n	8003f44 <xQueueGenericSend+0x40>
 8003f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <xQueueGenericSend+0x44>
 8003f44:	2301      	movs	r3, #1
 8003f46:	e000      	b.n	8003f4a <xQueueGenericSend+0x46>
 8003f48:	2300      	movs	r3, #0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10a      	bne.n	8003f64 <xQueueGenericSend+0x60>
	__asm volatile
 8003f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f52:	f383 8811 	msr	BASEPRI, r3
 8003f56:	f3bf 8f6f 	isb	sy
 8003f5a:	f3bf 8f4f 	dsb	sy
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003f60:	bf00      	nop
 8003f62:	e7fe      	b.n	8003f62 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d103      	bne.n	8003f72 <xQueueGenericSend+0x6e>
 8003f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d101      	bne.n	8003f76 <xQueueGenericSend+0x72>
 8003f72:	2301      	movs	r3, #1
 8003f74:	e000      	b.n	8003f78 <xQueueGenericSend+0x74>
 8003f76:	2300      	movs	r3, #0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10a      	bne.n	8003f92 <xQueueGenericSend+0x8e>
	__asm volatile
 8003f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f80:	f383 8811 	msr	BASEPRI, r3
 8003f84:	f3bf 8f6f 	isb	sy
 8003f88:	f3bf 8f4f 	dsb	sy
 8003f8c:	623b      	str	r3, [r7, #32]
}
 8003f8e:	bf00      	nop
 8003f90:	e7fe      	b.n	8003f90 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f92:	f001 f9e7 	bl	8005364 <xTaskGetSchedulerState>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d102      	bne.n	8003fa2 <xQueueGenericSend+0x9e>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <xQueueGenericSend+0xa2>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e000      	b.n	8003fa8 <xQueueGenericSend+0xa4>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10a      	bne.n	8003fc2 <xQueueGenericSend+0xbe>
	__asm volatile
 8003fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	61fb      	str	r3, [r7, #28]
}
 8003fbe:	bf00      	nop
 8003fc0:	e7fe      	b.n	8003fc0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003fc2:	f001 ff27 	bl	8005e14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d302      	bcc.n	8003fd8 <xQueueGenericSend+0xd4>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d129      	bne.n	800402c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	68b9      	ldr	r1, [r7, #8]
 8003fdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fde:	f000 fa0b 	bl	80043f8 <prvCopyDataToQueue>
 8003fe2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d010      	beq.n	800400e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fee:	3324      	adds	r3, #36	; 0x24
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 fff5 	bl	8004fe0 <xTaskRemoveFromEventList>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d013      	beq.n	8004024 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ffc:	4b3f      	ldr	r3, [pc, #252]	; (80040fc <xQueueGenericSend+0x1f8>)
 8003ffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	f3bf 8f4f 	dsb	sy
 8004008:	f3bf 8f6f 	isb	sy
 800400c:	e00a      	b.n	8004024 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800400e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004014:	4b39      	ldr	r3, [pc, #228]	; (80040fc <xQueueGenericSend+0x1f8>)
 8004016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	f3bf 8f4f 	dsb	sy
 8004020:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004024:	f001 ff26 	bl	8005e74 <vPortExitCritical>
				return pdPASS;
 8004028:	2301      	movs	r3, #1
 800402a:	e063      	b.n	80040f4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d103      	bne.n	800403a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004032:	f001 ff1f 	bl	8005e74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004036:	2300      	movs	r3, #0
 8004038:	e05c      	b.n	80040f4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800403a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800403c:	2b00      	cmp	r3, #0
 800403e:	d106      	bne.n	800404e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004040:	f107 0314 	add.w	r3, r7, #20
 8004044:	4618      	mov	r0, r3
 8004046:	f001 f82f 	bl	80050a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800404a:	2301      	movs	r3, #1
 800404c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800404e:	f001 ff11 	bl	8005e74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004052:	f000 fd9b 	bl	8004b8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004056:	f001 fedd 	bl	8005e14 <vPortEnterCritical>
 800405a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004060:	b25b      	sxtb	r3, r3
 8004062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004066:	d103      	bne.n	8004070 <xQueueGenericSend+0x16c>
 8004068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004072:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004076:	b25b      	sxtb	r3, r3
 8004078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407c:	d103      	bne.n	8004086 <xQueueGenericSend+0x182>
 800407e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004086:	f001 fef5 	bl	8005e74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800408a:	1d3a      	adds	r2, r7, #4
 800408c:	f107 0314 	add.w	r3, r7, #20
 8004090:	4611      	mov	r1, r2
 8004092:	4618      	mov	r0, r3
 8004094:	f001 f81e 	bl	80050d4 <xTaskCheckForTimeOut>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d124      	bne.n	80040e8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800409e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040a0:	f000 faa2 	bl	80045e8 <prvIsQueueFull>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d018      	beq.n	80040dc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80040aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ac:	3310      	adds	r3, #16
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	4611      	mov	r1, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 ff44 	bl	8004f40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80040b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040ba:	f000 fa2d 	bl	8004518 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80040be:	f000 fd73 	bl	8004ba8 <xTaskResumeAll>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f47f af7c 	bne.w	8003fc2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80040ca:	4b0c      	ldr	r3, [pc, #48]	; (80040fc <xQueueGenericSend+0x1f8>)
 80040cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	f3bf 8f4f 	dsb	sy
 80040d6:	f3bf 8f6f 	isb	sy
 80040da:	e772      	b.n	8003fc2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80040dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040de:	f000 fa1b 	bl	8004518 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80040e2:	f000 fd61 	bl	8004ba8 <xTaskResumeAll>
 80040e6:	e76c      	b.n	8003fc2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80040e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040ea:	f000 fa15 	bl	8004518 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80040ee:	f000 fd5b 	bl	8004ba8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80040f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3738      	adds	r7, #56	; 0x38
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	e000ed04 	.word	0xe000ed04

08004100 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b090      	sub	sp, #64	; 0x40
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10a      	bne.n	800412e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411c:	f383 8811 	msr	BASEPRI, r3
 8004120:	f3bf 8f6f 	isb	sy
 8004124:	f3bf 8f4f 	dsb	sy
 8004128:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800412a:	bf00      	nop
 800412c:	e7fe      	b.n	800412c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d103      	bne.n	800413c <xQueueGenericSendFromISR+0x3c>
 8004134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <xQueueGenericSendFromISR+0x40>
 800413c:	2301      	movs	r3, #1
 800413e:	e000      	b.n	8004142 <xQueueGenericSendFromISR+0x42>
 8004140:	2300      	movs	r3, #0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10a      	bne.n	800415c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414a:	f383 8811 	msr	BASEPRI, r3
 800414e:	f3bf 8f6f 	isb	sy
 8004152:	f3bf 8f4f 	dsb	sy
 8004156:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004158:	bf00      	nop
 800415a:	e7fe      	b.n	800415a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	2b02      	cmp	r3, #2
 8004160:	d103      	bne.n	800416a <xQueueGenericSendFromISR+0x6a>
 8004162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004166:	2b01      	cmp	r3, #1
 8004168:	d101      	bne.n	800416e <xQueueGenericSendFromISR+0x6e>
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <xQueueGenericSendFromISR+0x70>
 800416e:	2300      	movs	r3, #0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10a      	bne.n	800418a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004178:	f383 8811 	msr	BASEPRI, r3
 800417c:	f3bf 8f6f 	isb	sy
 8004180:	f3bf 8f4f 	dsb	sy
 8004184:	623b      	str	r3, [r7, #32]
}
 8004186:	bf00      	nop
 8004188:	e7fe      	b.n	8004188 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800418a:	f001 ff25 	bl	8005fd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800418e:	f3ef 8211 	mrs	r2, BASEPRI
 8004192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004196:	f383 8811 	msr	BASEPRI, r3
 800419a:	f3bf 8f6f 	isb	sy
 800419e:	f3bf 8f4f 	dsb	sy
 80041a2:	61fa      	str	r2, [r7, #28]
 80041a4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80041a6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80041a8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80041aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d302      	bcc.n	80041bc <xQueueGenericSendFromISR+0xbc>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d12f      	bne.n	800421c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80041bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	68b9      	ldr	r1, [r7, #8]
 80041d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80041d2:	f000 f911 	bl	80043f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80041d6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80041da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041de:	d112      	bne.n	8004206 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d016      	beq.n	8004216 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ea:	3324      	adds	r3, #36	; 0x24
 80041ec:	4618      	mov	r0, r3
 80041ee:	f000 fef7 	bl	8004fe0 <xTaskRemoveFromEventList>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00e      	beq.n	8004216 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00b      	beq.n	8004216 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	e007      	b.n	8004216 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004206:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800420a:	3301      	adds	r3, #1
 800420c:	b2db      	uxtb	r3, r3
 800420e:	b25a      	sxtb	r2, r3
 8004210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004216:	2301      	movs	r3, #1
 8004218:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800421a:	e001      	b.n	8004220 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800421c:	2300      	movs	r3, #0
 800421e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004222:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800422a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800422c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800422e:	4618      	mov	r0, r3
 8004230:	3740      	adds	r7, #64	; 0x40
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
	...

08004238 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08c      	sub	sp, #48	; 0x30
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004244:	2300      	movs	r3, #0
 8004246:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800424c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10a      	bne.n	8004268 <xQueueReceive+0x30>
	__asm volatile
 8004252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004256:	f383 8811 	msr	BASEPRI, r3
 800425a:	f3bf 8f6f 	isb	sy
 800425e:	f3bf 8f4f 	dsb	sy
 8004262:	623b      	str	r3, [r7, #32]
}
 8004264:	bf00      	nop
 8004266:	e7fe      	b.n	8004266 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d103      	bne.n	8004276 <xQueueReceive+0x3e>
 800426e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <xQueueReceive+0x42>
 8004276:	2301      	movs	r3, #1
 8004278:	e000      	b.n	800427c <xQueueReceive+0x44>
 800427a:	2300      	movs	r3, #0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10a      	bne.n	8004296 <xQueueReceive+0x5e>
	__asm volatile
 8004280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004284:	f383 8811 	msr	BASEPRI, r3
 8004288:	f3bf 8f6f 	isb	sy
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	61fb      	str	r3, [r7, #28]
}
 8004292:	bf00      	nop
 8004294:	e7fe      	b.n	8004294 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004296:	f001 f865 	bl	8005364 <xTaskGetSchedulerState>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d102      	bne.n	80042a6 <xQueueReceive+0x6e>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <xQueueReceive+0x72>
 80042a6:	2301      	movs	r3, #1
 80042a8:	e000      	b.n	80042ac <xQueueReceive+0x74>
 80042aa:	2300      	movs	r3, #0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10a      	bne.n	80042c6 <xQueueReceive+0x8e>
	__asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	61bb      	str	r3, [r7, #24]
}
 80042c2:	bf00      	nop
 80042c4:	e7fe      	b.n	80042c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80042c6:	f001 fda5 	bl	8005e14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80042ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80042d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d01f      	beq.n	8004316 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80042d6:	68b9      	ldr	r1, [r7, #8]
 80042d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042da:	f000 f8f7 	bl	80044cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e0:	1e5a      	subs	r2, r3, #1
 80042e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00f      	beq.n	800430e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f0:	3310      	adds	r3, #16
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fe74 	bl	8004fe0 <xTaskRemoveFromEventList>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d007      	beq.n	800430e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80042fe:	4b3d      	ldr	r3, [pc, #244]	; (80043f4 <xQueueReceive+0x1bc>)
 8004300:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	f3bf 8f4f 	dsb	sy
 800430a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800430e:	f001 fdb1 	bl	8005e74 <vPortExitCritical>
				return pdPASS;
 8004312:	2301      	movs	r3, #1
 8004314:	e069      	b.n	80043ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d103      	bne.n	8004324 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800431c:	f001 fdaa 	bl	8005e74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004320:	2300      	movs	r3, #0
 8004322:	e062      	b.n	80043ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800432a:	f107 0310 	add.w	r3, r7, #16
 800432e:	4618      	mov	r0, r3
 8004330:	f000 feba 	bl	80050a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004334:	2301      	movs	r3, #1
 8004336:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004338:	f001 fd9c 	bl	8005e74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800433c:	f000 fc26 	bl	8004b8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004340:	f001 fd68 	bl	8005e14 <vPortEnterCritical>
 8004344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004346:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800434a:	b25b      	sxtb	r3, r3
 800434c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004350:	d103      	bne.n	800435a <xQueueReceive+0x122>
 8004352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800435a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004360:	b25b      	sxtb	r3, r3
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004366:	d103      	bne.n	8004370 <xQueueReceive+0x138>
 8004368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004370:	f001 fd80 	bl	8005e74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004374:	1d3a      	adds	r2, r7, #4
 8004376:	f107 0310 	add.w	r3, r7, #16
 800437a:	4611      	mov	r1, r2
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fea9 	bl	80050d4 <xTaskCheckForTimeOut>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d123      	bne.n	80043d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004388:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800438a:	f000 f917 	bl	80045bc <prvIsQueueEmpty>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d017      	beq.n	80043c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004396:	3324      	adds	r3, #36	; 0x24
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	4611      	mov	r1, r2
 800439c:	4618      	mov	r0, r3
 800439e:	f000 fdcf 	bl	8004f40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043a4:	f000 f8b8 	bl	8004518 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80043a8:	f000 fbfe 	bl	8004ba8 <xTaskResumeAll>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d189      	bne.n	80042c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80043b2:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <xQueueReceive+0x1bc>)
 80043b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	e780      	b.n	80042c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80043c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043c6:	f000 f8a7 	bl	8004518 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80043ca:	f000 fbed 	bl	8004ba8 <xTaskResumeAll>
 80043ce:	e77a      	b.n	80042c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80043d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043d2:	f000 f8a1 	bl	8004518 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80043d6:	f000 fbe7 	bl	8004ba8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043dc:	f000 f8ee 	bl	80045bc <prvIsQueueEmpty>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f43f af6f 	beq.w	80042c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80043e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3730      	adds	r7, #48	; 0x30
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	e000ed04 	.word	0xe000ed04

080043f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004404:	2300      	movs	r3, #0
 8004406:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800440c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10d      	bne.n	8004432 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d14d      	bne.n	80044ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	4618      	mov	r0, r3
 8004424:	f000 ffbc 	bl	80053a0 <xTaskPriorityDisinherit>
 8004428:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	609a      	str	r2, [r3, #8]
 8004430:	e043      	b.n	80044ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d119      	bne.n	800446c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6858      	ldr	r0, [r3, #4]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	461a      	mov	r2, r3
 8004442:	68b9      	ldr	r1, [r7, #8]
 8004444:	f002 f818 	bl	8006478 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004450:	441a      	add	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	429a      	cmp	r2, r3
 8004460:	d32b      	bcc.n	80044ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	605a      	str	r2, [r3, #4]
 800446a:	e026      	b.n	80044ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	68d8      	ldr	r0, [r3, #12]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004474:	461a      	mov	r2, r3
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	f001 fffe 	bl	8006478 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004484:	425b      	negs	r3, r3
 8004486:	441a      	add	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	68da      	ldr	r2, [r3, #12]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d207      	bcs.n	80044a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	425b      	negs	r3, r3
 80044a2:	441a      	add	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d105      	bne.n	80044ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1c5a      	adds	r2, r3, #1
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80044c2:	697b      	ldr	r3, [r7, #20]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d018      	beq.n	8004510 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68da      	ldr	r2, [r3, #12]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	441a      	add	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d303      	bcc.n	8004500 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68d9      	ldr	r1, [r3, #12]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004508:	461a      	mov	r2, r3
 800450a:	6838      	ldr	r0, [r7, #0]
 800450c:	f001 ffb4 	bl	8006478 <memcpy>
	}
}
 8004510:	bf00      	nop
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004520:	f001 fc78 	bl	8005e14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800452a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800452c:	e011      	b.n	8004552 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	2b00      	cmp	r3, #0
 8004534:	d012      	beq.n	800455c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	3324      	adds	r3, #36	; 0x24
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fd50 	bl	8004fe0 <xTaskRemoveFromEventList>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004546:	f000 fe27 	bl	8005198 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	3b01      	subs	r3, #1
 800454e:	b2db      	uxtb	r3, r3
 8004550:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004556:	2b00      	cmp	r3, #0
 8004558:	dce9      	bgt.n	800452e <prvUnlockQueue+0x16>
 800455a:	e000      	b.n	800455e <prvUnlockQueue+0x46>
					break;
 800455c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	22ff      	movs	r2, #255	; 0xff
 8004562:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004566:	f001 fc85 	bl	8005e74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800456a:	f001 fc53 	bl	8005e14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004574:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004576:	e011      	b.n	800459c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d012      	beq.n	80045a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3310      	adds	r3, #16
 8004584:	4618      	mov	r0, r3
 8004586:	f000 fd2b 	bl	8004fe0 <xTaskRemoveFromEventList>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004590:	f000 fe02 	bl	8005198 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004594:	7bbb      	ldrb	r3, [r7, #14]
 8004596:	3b01      	subs	r3, #1
 8004598:	b2db      	uxtb	r3, r3
 800459a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800459c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	dce9      	bgt.n	8004578 <prvUnlockQueue+0x60>
 80045a4:	e000      	b.n	80045a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80045a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	22ff      	movs	r2, #255	; 0xff
 80045ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80045b0:	f001 fc60 	bl	8005e74 <vPortExitCritical>
}
 80045b4:	bf00      	nop
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045c4:	f001 fc26 	bl	8005e14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d102      	bne.n	80045d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80045d0:	2301      	movs	r3, #1
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	e001      	b.n	80045da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80045da:	f001 fc4b 	bl	8005e74 <vPortExitCritical>

	return xReturn;
 80045de:	68fb      	ldr	r3, [r7, #12]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045f0:	f001 fc10 	bl	8005e14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d102      	bne.n	8004606 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004600:	2301      	movs	r3, #1
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	e001      	b.n	800460a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004606:	2300      	movs	r3, #0
 8004608:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800460a:	f001 fc33 	bl	8005e74 <vPortExitCritical>

	return xReturn;
 800460e:	68fb      	ldr	r3, [r7, #12]
}
 8004610:	4618      	mov	r0, r3
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]
 8004626:	e014      	b.n	8004652 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004628:	4a0f      	ldr	r2, [pc, #60]	; (8004668 <vQueueAddToRegistry+0x50>)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10b      	bne.n	800464c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004634:	490c      	ldr	r1, [pc, #48]	; (8004668 <vQueueAddToRegistry+0x50>)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800463e:	4a0a      	ldr	r2, [pc, #40]	; (8004668 <vQueueAddToRegistry+0x50>)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	00db      	lsls	r3, r3, #3
 8004644:	4413      	add	r3, r2
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800464a:	e006      	b.n	800465a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	3301      	adds	r3, #1
 8004650:	60fb      	str	r3, [r7, #12]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2b07      	cmp	r3, #7
 8004656:	d9e7      	bls.n	8004628 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004658:	bf00      	nop
 800465a:	bf00      	nop
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	20004fb4 	.word	0x20004fb4

0800466c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800467c:	f001 fbca 	bl	8005e14 <vPortEnterCritical>
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004686:	b25b      	sxtb	r3, r3
 8004688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468c:	d103      	bne.n	8004696 <vQueueWaitForMessageRestricted+0x2a>
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800469c:	b25b      	sxtb	r3, r3
 800469e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a2:	d103      	bne.n	80046ac <vQueueWaitForMessageRestricted+0x40>
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046ac:	f001 fbe2 	bl	8005e74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d106      	bne.n	80046c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	3324      	adds	r3, #36	; 0x24
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	68b9      	ldr	r1, [r7, #8]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 fc61 	bl	8004f88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80046c6:	6978      	ldr	r0, [r7, #20]
 80046c8:	f7ff ff26 	bl	8004518 <prvUnlockQueue>
	}
 80046cc:	bf00      	nop
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b08e      	sub	sp, #56	; 0x38
 80046d8:	af04      	add	r7, sp, #16
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
 80046e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80046e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10a      	bne.n	80046fe <xTaskCreateStatic+0x2a>
	__asm volatile
 80046e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ec:	f383 8811 	msr	BASEPRI, r3
 80046f0:	f3bf 8f6f 	isb	sy
 80046f4:	f3bf 8f4f 	dsb	sy
 80046f8:	623b      	str	r3, [r7, #32]
}
 80046fa:	bf00      	nop
 80046fc:	e7fe      	b.n	80046fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80046fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004700:	2b00      	cmp	r3, #0
 8004702:	d10a      	bne.n	800471a <xTaskCreateStatic+0x46>
	__asm volatile
 8004704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004708:	f383 8811 	msr	BASEPRI, r3
 800470c:	f3bf 8f6f 	isb	sy
 8004710:	f3bf 8f4f 	dsb	sy
 8004714:	61fb      	str	r3, [r7, #28]
}
 8004716:	bf00      	nop
 8004718:	e7fe      	b.n	8004718 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800471a:	23bc      	movs	r3, #188	; 0xbc
 800471c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	2bbc      	cmp	r3, #188	; 0xbc
 8004722:	d00a      	beq.n	800473a <xTaskCreateStatic+0x66>
	__asm volatile
 8004724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004728:	f383 8811 	msr	BASEPRI, r3
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	61bb      	str	r3, [r7, #24]
}
 8004736:	bf00      	nop
 8004738:	e7fe      	b.n	8004738 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800473a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800473c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473e:	2b00      	cmp	r3, #0
 8004740:	d01e      	beq.n	8004780 <xTaskCreateStatic+0xac>
 8004742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004744:	2b00      	cmp	r3, #0
 8004746:	d01b      	beq.n	8004780 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800474a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004750:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004754:	2202      	movs	r2, #2
 8004756:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800475a:	2300      	movs	r3, #0
 800475c:	9303      	str	r3, [sp, #12]
 800475e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004760:	9302      	str	r3, [sp, #8]
 8004762:	f107 0314 	add.w	r3, r7, #20
 8004766:	9301      	str	r3, [sp, #4]
 8004768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	68b9      	ldr	r1, [r7, #8]
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 f850 	bl	8004818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004778:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800477a:	f000 f8f3 	bl	8004964 <prvAddNewTaskToReadyList>
 800477e:	e001      	b.n	8004784 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004780:	2300      	movs	r3, #0
 8004782:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004784:	697b      	ldr	r3, [r7, #20]
	}
 8004786:	4618      	mov	r0, r3
 8004788:	3728      	adds	r7, #40	; 0x28
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800478e:	b580      	push	{r7, lr}
 8004790:	b08c      	sub	sp, #48	; 0x30
 8004792:	af04      	add	r7, sp, #16
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	603b      	str	r3, [r7, #0]
 800479a:	4613      	mov	r3, r2
 800479c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800479e:	88fb      	ldrh	r3, [r7, #6]
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f001 fc58 	bl	8006058 <pvPortMalloc>
 80047a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00e      	beq.n	80047ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80047b0:	20bc      	movs	r0, #188	; 0xbc
 80047b2:	f001 fc51 	bl	8006058 <pvPortMalloc>
 80047b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	697a      	ldr	r2, [r7, #20]
 80047c2:	631a      	str	r2, [r3, #48]	; 0x30
 80047c4:	e005      	b.n	80047d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80047c6:	6978      	ldr	r0, [r7, #20]
 80047c8:	f001 fd12 	bl	80061f0 <vPortFree>
 80047cc:	e001      	b.n	80047d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80047ce:	2300      	movs	r3, #0
 80047d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d017      	beq.n	8004808 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80047e0:	88fa      	ldrh	r2, [r7, #6]
 80047e2:	2300      	movs	r3, #0
 80047e4:	9303      	str	r3, [sp, #12]
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	9302      	str	r3, [sp, #8]
 80047ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ec:	9301      	str	r3, [sp, #4]
 80047ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 f80e 	bl	8004818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80047fc:	69f8      	ldr	r0, [r7, #28]
 80047fe:	f000 f8b1 	bl	8004964 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004802:	2301      	movs	r3, #1
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	e002      	b.n	800480e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004808:	f04f 33ff 	mov.w	r3, #4294967295
 800480c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800480e:	69bb      	ldr	r3, [r7, #24]
	}
 8004810:	4618      	mov	r0, r3
 8004812:	3720      	adds	r7, #32
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b088      	sub	sp, #32
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
 8004824:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004828:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	461a      	mov	r2, r3
 8004830:	21a5      	movs	r1, #165	; 0xa5
 8004832:	f001 fe2f 	bl	8006494 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004840:	3b01      	subs	r3, #1
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4413      	add	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	f023 0307 	bic.w	r3, r3, #7
 800484e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	f003 0307 	and.w	r3, r3, #7
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <prvInitialiseNewTask+0x58>
	__asm volatile
 800485a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485e:	f383 8811 	msr	BASEPRI, r3
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	617b      	str	r3, [r7, #20]
}
 800486c:	bf00      	nop
 800486e:	e7fe      	b.n	800486e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d01f      	beq.n	80048b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004876:	2300      	movs	r3, #0
 8004878:	61fb      	str	r3, [r7, #28]
 800487a:	e012      	b.n	80048a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	4413      	add	r3, r2
 8004882:	7819      	ldrb	r1, [r3, #0]
 8004884:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	4413      	add	r3, r2
 800488a:	3334      	adds	r3, #52	; 0x34
 800488c:	460a      	mov	r2, r1
 800488e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	4413      	add	r3, r2
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d006      	beq.n	80048aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	3301      	adds	r3, #1
 80048a0:	61fb      	str	r3, [r7, #28]
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	2b0f      	cmp	r3, #15
 80048a6:	d9e9      	bls.n	800487c <prvInitialiseNewTask+0x64>
 80048a8:	e000      	b.n	80048ac <prvInitialiseNewTask+0x94>
			{
				break;
 80048aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80048ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048b4:	e003      	b.n	80048be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80048b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80048be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c0:	2b37      	cmp	r3, #55	; 0x37
 80048c2:	d901      	bls.n	80048c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80048c4:	2337      	movs	r3, #55	; 0x37
 80048c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80048c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80048ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80048d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d6:	2200      	movs	r2, #0
 80048d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80048da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048dc:	3304      	adds	r3, #4
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff f978 	bl	8003bd4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80048e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e6:	3318      	adds	r3, #24
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff f973 	bl	8003bd4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80048ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80048fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80048fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004902:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004906:	2200      	movs	r2, #0
 8004908:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800490c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490e:	2200      	movs	r2, #0
 8004910:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004916:	3354      	adds	r3, #84	; 0x54
 8004918:	2260      	movs	r2, #96	; 0x60
 800491a:	2100      	movs	r1, #0
 800491c:	4618      	mov	r0, r3
 800491e:	f001 fdb9 	bl	8006494 <memset>
 8004922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004924:	4a0c      	ldr	r2, [pc, #48]	; (8004958 <prvInitialiseNewTask+0x140>)
 8004926:	659a      	str	r2, [r3, #88]	; 0x58
 8004928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492a:	4a0c      	ldr	r2, [pc, #48]	; (800495c <prvInitialiseNewTask+0x144>)
 800492c:	65da      	str	r2, [r3, #92]	; 0x5c
 800492e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004930:	4a0b      	ldr	r2, [pc, #44]	; (8004960 <prvInitialiseNewTask+0x148>)
 8004932:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004934:	683a      	ldr	r2, [r7, #0]
 8004936:	68f9      	ldr	r1, [r7, #12]
 8004938:	69b8      	ldr	r0, [r7, #24]
 800493a:	f001 f941 	bl	8005bc0 <pxPortInitialiseStack>
 800493e:	4602      	mov	r2, r0
 8004940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004942:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800494a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800494c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800494e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004950:	bf00      	nop
 8004952:	3720      	adds	r7, #32
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	08006914 	.word	0x08006914
 800495c:	08006934 	.word	0x08006934
 8004960:	080068f4 	.word	0x080068f4

08004964 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800496c:	f001 fa52 	bl	8005e14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004970:	4b2d      	ldr	r3, [pc, #180]	; (8004a28 <prvAddNewTaskToReadyList+0xc4>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	3301      	adds	r3, #1
 8004976:	4a2c      	ldr	r2, [pc, #176]	; (8004a28 <prvAddNewTaskToReadyList+0xc4>)
 8004978:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800497a:	4b2c      	ldr	r3, [pc, #176]	; (8004a2c <prvAddNewTaskToReadyList+0xc8>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d109      	bne.n	8004996 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004982:	4a2a      	ldr	r2, [pc, #168]	; (8004a2c <prvAddNewTaskToReadyList+0xc8>)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004988:	4b27      	ldr	r3, [pc, #156]	; (8004a28 <prvAddNewTaskToReadyList+0xc4>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d110      	bne.n	80049b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004990:	f000 fc26 	bl	80051e0 <prvInitialiseTaskLists>
 8004994:	e00d      	b.n	80049b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004996:	4b26      	ldr	r3, [pc, #152]	; (8004a30 <prvAddNewTaskToReadyList+0xcc>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d109      	bne.n	80049b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800499e:	4b23      	ldr	r3, [pc, #140]	; (8004a2c <prvAddNewTaskToReadyList+0xc8>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d802      	bhi.n	80049b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80049ac:	4a1f      	ldr	r2, [pc, #124]	; (8004a2c <prvAddNewTaskToReadyList+0xc8>)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80049b2:	4b20      	ldr	r3, [pc, #128]	; (8004a34 <prvAddNewTaskToReadyList+0xd0>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	3301      	adds	r3, #1
 80049b8:	4a1e      	ldr	r2, [pc, #120]	; (8004a34 <prvAddNewTaskToReadyList+0xd0>)
 80049ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80049bc:	4b1d      	ldr	r3, [pc, #116]	; (8004a34 <prvAddNewTaskToReadyList+0xd0>)
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049c8:	4b1b      	ldr	r3, [pc, #108]	; (8004a38 <prvAddNewTaskToReadyList+0xd4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d903      	bls.n	80049d8 <prvAddNewTaskToReadyList+0x74>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d4:	4a18      	ldr	r2, [pc, #96]	; (8004a38 <prvAddNewTaskToReadyList+0xd4>)
 80049d6:	6013      	str	r3, [r2, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049dc:	4613      	mov	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4a15      	ldr	r2, [pc, #84]	; (8004a3c <prvAddNewTaskToReadyList+0xd8>)
 80049e6:	441a      	add	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	3304      	adds	r3, #4
 80049ec:	4619      	mov	r1, r3
 80049ee:	4610      	mov	r0, r2
 80049f0:	f7ff f8fd 	bl	8003bee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80049f4:	f001 fa3e 	bl	8005e74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80049f8:	4b0d      	ldr	r3, [pc, #52]	; (8004a30 <prvAddNewTaskToReadyList+0xcc>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00e      	beq.n	8004a1e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a00:	4b0a      	ldr	r3, [pc, #40]	; (8004a2c <prvAddNewTaskToReadyList+0xc8>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d207      	bcs.n	8004a1e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a0e:	4b0c      	ldr	r3, [pc, #48]	; (8004a40 <prvAddNewTaskToReadyList+0xdc>)
 8004a10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a14:	601a      	str	r2, [r3, #0]
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a1e:	bf00      	nop
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20000ce4 	.word	0x20000ce4
 8004a2c:	20000810 	.word	0x20000810
 8004a30:	20000cf0 	.word	0x20000cf0
 8004a34:	20000d00 	.word	0x20000d00
 8004a38:	20000cec 	.word	0x20000cec
 8004a3c:	20000814 	.word	0x20000814
 8004a40:	e000ed04 	.word	0xe000ed04

08004a44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d017      	beq.n	8004a86 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004a56:	4b13      	ldr	r3, [pc, #76]	; (8004aa4 <vTaskDelay+0x60>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00a      	beq.n	8004a74 <vTaskDelay+0x30>
	__asm volatile
 8004a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a62:	f383 8811 	msr	BASEPRI, r3
 8004a66:	f3bf 8f6f 	isb	sy
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	60bb      	str	r3, [r7, #8]
}
 8004a70:	bf00      	nop
 8004a72:	e7fe      	b.n	8004a72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004a74:	f000 f88a 	bl	8004b8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004a78:	2100      	movs	r1, #0
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 fcfe 	bl	800547c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004a80:	f000 f892 	bl	8004ba8 <xTaskResumeAll>
 8004a84:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d107      	bne.n	8004a9c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004a8c:	4b06      	ldr	r3, [pc, #24]	; (8004aa8 <vTaskDelay+0x64>)
 8004a8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	f3bf 8f4f 	dsb	sy
 8004a98:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004a9c:	bf00      	nop
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	20000d0c 	.word	0x20000d0c
 8004aa8:	e000ed04 	.word	0xe000ed04

08004aac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b08a      	sub	sp, #40	; 0x28
 8004ab0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004aba:	463a      	mov	r2, r7
 8004abc:	1d39      	adds	r1, r7, #4
 8004abe:	f107 0308 	add.w	r3, r7, #8
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7ff f832 	bl	8003b2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004ac8:	6839      	ldr	r1, [r7, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	9202      	str	r2, [sp, #8]
 8004ad0:	9301      	str	r3, [sp, #4]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	9300      	str	r3, [sp, #0]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	460a      	mov	r2, r1
 8004ada:	4924      	ldr	r1, [pc, #144]	; (8004b6c <vTaskStartScheduler+0xc0>)
 8004adc:	4824      	ldr	r0, [pc, #144]	; (8004b70 <vTaskStartScheduler+0xc4>)
 8004ade:	f7ff fdf9 	bl	80046d4 <xTaskCreateStatic>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	4a23      	ldr	r2, [pc, #140]	; (8004b74 <vTaskStartScheduler+0xc8>)
 8004ae6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004ae8:	4b22      	ldr	r3, [pc, #136]	; (8004b74 <vTaskStartScheduler+0xc8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004af0:	2301      	movs	r3, #1
 8004af2:	617b      	str	r3, [r7, #20]
 8004af4:	e001      	b.n	8004afa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004af6:	2300      	movs	r3, #0
 8004af8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d102      	bne.n	8004b06 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004b00:	f000 fd10 	bl	8005524 <xTimerCreateTimerTask>
 8004b04:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d11b      	bne.n	8004b44 <vTaskStartScheduler+0x98>
	__asm volatile
 8004b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	613b      	str	r3, [r7, #16]
}
 8004b1e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004b20:	4b15      	ldr	r3, [pc, #84]	; (8004b78 <vTaskStartScheduler+0xcc>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	3354      	adds	r3, #84	; 0x54
 8004b26:	4a15      	ldr	r2, [pc, #84]	; (8004b7c <vTaskStartScheduler+0xd0>)
 8004b28:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004b2a:	4b15      	ldr	r3, [pc, #84]	; (8004b80 <vTaskStartScheduler+0xd4>)
 8004b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004b32:	4b14      	ldr	r3, [pc, #80]	; (8004b84 <vTaskStartScheduler+0xd8>)
 8004b34:	2201      	movs	r2, #1
 8004b36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004b38:	4b13      	ldr	r3, [pc, #76]	; (8004b88 <vTaskStartScheduler+0xdc>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004b3e:	f001 f8c7 	bl	8005cd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004b42:	e00e      	b.n	8004b62 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4a:	d10a      	bne.n	8004b62 <vTaskStartScheduler+0xb6>
	__asm volatile
 8004b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	60fb      	str	r3, [r7, #12]
}
 8004b5e:	bf00      	nop
 8004b60:	e7fe      	b.n	8004b60 <vTaskStartScheduler+0xb4>
}
 8004b62:	bf00      	nop
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	080066c0 	.word	0x080066c0
 8004b70:	080051b1 	.word	0x080051b1
 8004b74:	20000d08 	.word	0x20000d08
 8004b78:	20000810 	.word	0x20000810
 8004b7c:	20000010 	.word	0x20000010
 8004b80:	20000d04 	.word	0x20000d04
 8004b84:	20000cf0 	.word	0x20000cf0
 8004b88:	20000ce8 	.word	0x20000ce8

08004b8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004b90:	4b04      	ldr	r3, [pc, #16]	; (8004ba4 <vTaskSuspendAll+0x18>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3301      	adds	r3, #1
 8004b96:	4a03      	ldr	r2, [pc, #12]	; (8004ba4 <vTaskSuspendAll+0x18>)
 8004b98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004b9a:	bf00      	nop
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	20000d0c 	.word	0x20000d0c

08004ba8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004bb6:	4b42      	ldr	r3, [pc, #264]	; (8004cc0 <xTaskResumeAll+0x118>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10a      	bne.n	8004bd4 <xTaskResumeAll+0x2c>
	__asm volatile
 8004bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc2:	f383 8811 	msr	BASEPRI, r3
 8004bc6:	f3bf 8f6f 	isb	sy
 8004bca:	f3bf 8f4f 	dsb	sy
 8004bce:	603b      	str	r3, [r7, #0]
}
 8004bd0:	bf00      	nop
 8004bd2:	e7fe      	b.n	8004bd2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004bd4:	f001 f91e 	bl	8005e14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004bd8:	4b39      	ldr	r3, [pc, #228]	; (8004cc0 <xTaskResumeAll+0x118>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	4a38      	ldr	r2, [pc, #224]	; (8004cc0 <xTaskResumeAll+0x118>)
 8004be0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004be2:	4b37      	ldr	r3, [pc, #220]	; (8004cc0 <xTaskResumeAll+0x118>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d162      	bne.n	8004cb0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004bea:	4b36      	ldr	r3, [pc, #216]	; (8004cc4 <xTaskResumeAll+0x11c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d05e      	beq.n	8004cb0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004bf2:	e02f      	b.n	8004c54 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bf4:	4b34      	ldr	r3, [pc, #208]	; (8004cc8 <xTaskResumeAll+0x120>)
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	3318      	adds	r3, #24
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff f851 	bl	8003ca8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7ff f84c 	bl	8003ca8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c14:	4b2d      	ldr	r3, [pc, #180]	; (8004ccc <xTaskResumeAll+0x124>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d903      	bls.n	8004c24 <xTaskResumeAll+0x7c>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c20:	4a2a      	ldr	r2, [pc, #168]	; (8004ccc <xTaskResumeAll+0x124>)
 8004c22:	6013      	str	r3, [r2, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c28:	4613      	mov	r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	4413      	add	r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4a27      	ldr	r2, [pc, #156]	; (8004cd0 <xTaskResumeAll+0x128>)
 8004c32:	441a      	add	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	3304      	adds	r3, #4
 8004c38:	4619      	mov	r1, r3
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	f7fe ffd7 	bl	8003bee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c44:	4b23      	ldr	r3, [pc, #140]	; (8004cd4 <xTaskResumeAll+0x12c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d302      	bcc.n	8004c54 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004c4e:	4b22      	ldr	r3, [pc, #136]	; (8004cd8 <xTaskResumeAll+0x130>)
 8004c50:	2201      	movs	r2, #1
 8004c52:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c54:	4b1c      	ldr	r3, [pc, #112]	; (8004cc8 <xTaskResumeAll+0x120>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1cb      	bne.n	8004bf4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004c62:	f000 fb5f 	bl	8005324 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004c66:	4b1d      	ldr	r3, [pc, #116]	; (8004cdc <xTaskResumeAll+0x134>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d010      	beq.n	8004c94 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004c72:	f000 f847 	bl	8004d04 <xTaskIncrementTick>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004c7c:	4b16      	ldr	r3, [pc, #88]	; (8004cd8 <xTaskResumeAll+0x130>)
 8004c7e:	2201      	movs	r2, #1
 8004c80:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1f1      	bne.n	8004c72 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004c8e:	4b13      	ldr	r3, [pc, #76]	; (8004cdc <xTaskResumeAll+0x134>)
 8004c90:	2200      	movs	r2, #0
 8004c92:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004c94:	4b10      	ldr	r3, [pc, #64]	; (8004cd8 <xTaskResumeAll+0x130>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d009      	beq.n	8004cb0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004ca0:	4b0f      	ldr	r3, [pc, #60]	; (8004ce0 <xTaskResumeAll+0x138>)
 8004ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ca6:	601a      	str	r2, [r3, #0]
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004cb0:	f001 f8e0 	bl	8005e74 <vPortExitCritical>

	return xAlreadyYielded;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	20000d0c 	.word	0x20000d0c
 8004cc4:	20000ce4 	.word	0x20000ce4
 8004cc8:	20000ca4 	.word	0x20000ca4
 8004ccc:	20000cec 	.word	0x20000cec
 8004cd0:	20000814 	.word	0x20000814
 8004cd4:	20000810 	.word	0x20000810
 8004cd8:	20000cf8 	.word	0x20000cf8
 8004cdc:	20000cf4 	.word	0x20000cf4
 8004ce0:	e000ed04 	.word	0xe000ed04

08004ce4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004cea:	4b05      	ldr	r3, [pc, #20]	; (8004d00 <xTaskGetTickCount+0x1c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004cf0:	687b      	ldr	r3, [r7, #4]
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	20000ce8 	.word	0x20000ce8

08004d04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d0e:	4b4f      	ldr	r3, [pc, #316]	; (8004e4c <xTaskIncrementTick+0x148>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f040 808f 	bne.w	8004e36 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d18:	4b4d      	ldr	r3, [pc, #308]	; (8004e50 <xTaskIncrementTick+0x14c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004d20:	4a4b      	ldr	r2, [pc, #300]	; (8004e50 <xTaskIncrementTick+0x14c>)
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d120      	bne.n	8004d6e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004d2c:	4b49      	ldr	r3, [pc, #292]	; (8004e54 <xTaskIncrementTick+0x150>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d00a      	beq.n	8004d4c <xTaskIncrementTick+0x48>
	__asm volatile
 8004d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3a:	f383 8811 	msr	BASEPRI, r3
 8004d3e:	f3bf 8f6f 	isb	sy
 8004d42:	f3bf 8f4f 	dsb	sy
 8004d46:	603b      	str	r3, [r7, #0]
}
 8004d48:	bf00      	nop
 8004d4a:	e7fe      	b.n	8004d4a <xTaskIncrementTick+0x46>
 8004d4c:	4b41      	ldr	r3, [pc, #260]	; (8004e54 <xTaskIncrementTick+0x150>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	4b41      	ldr	r3, [pc, #260]	; (8004e58 <xTaskIncrementTick+0x154>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a3f      	ldr	r2, [pc, #252]	; (8004e54 <xTaskIncrementTick+0x150>)
 8004d58:	6013      	str	r3, [r2, #0]
 8004d5a:	4a3f      	ldr	r2, [pc, #252]	; (8004e58 <xTaskIncrementTick+0x154>)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6013      	str	r3, [r2, #0]
 8004d60:	4b3e      	ldr	r3, [pc, #248]	; (8004e5c <xTaskIncrementTick+0x158>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	3301      	adds	r3, #1
 8004d66:	4a3d      	ldr	r2, [pc, #244]	; (8004e5c <xTaskIncrementTick+0x158>)
 8004d68:	6013      	str	r3, [r2, #0]
 8004d6a:	f000 fadb 	bl	8005324 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004d6e:	4b3c      	ldr	r3, [pc, #240]	; (8004e60 <xTaskIncrementTick+0x15c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d349      	bcc.n	8004e0c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d78:	4b36      	ldr	r3, [pc, #216]	; (8004e54 <xTaskIncrementTick+0x150>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d104      	bne.n	8004d8c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d82:	4b37      	ldr	r3, [pc, #220]	; (8004e60 <xTaskIncrementTick+0x15c>)
 8004d84:	f04f 32ff 	mov.w	r2, #4294967295
 8004d88:	601a      	str	r2, [r3, #0]
					break;
 8004d8a:	e03f      	b.n	8004e0c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d8c:	4b31      	ldr	r3, [pc, #196]	; (8004e54 <xTaskIncrementTick+0x150>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d203      	bcs.n	8004dac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004da4:	4a2e      	ldr	r2, [pc, #184]	; (8004e60 <xTaskIncrementTick+0x15c>)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004daa:	e02f      	b.n	8004e0c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	3304      	adds	r3, #4
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7fe ff79 	bl	8003ca8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d004      	beq.n	8004dc8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	3318      	adds	r3, #24
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7fe ff70 	bl	8003ca8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dcc:	4b25      	ldr	r3, [pc, #148]	; (8004e64 <xTaskIncrementTick+0x160>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d903      	bls.n	8004ddc <xTaskIncrementTick+0xd8>
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd8:	4a22      	ldr	r2, [pc, #136]	; (8004e64 <xTaskIncrementTick+0x160>)
 8004dda:	6013      	str	r3, [r2, #0]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de0:	4613      	mov	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	4a1f      	ldr	r2, [pc, #124]	; (8004e68 <xTaskIncrementTick+0x164>)
 8004dea:	441a      	add	r2, r3
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	3304      	adds	r3, #4
 8004df0:	4619      	mov	r1, r3
 8004df2:	4610      	mov	r0, r2
 8004df4:	f7fe fefb 	bl	8003bee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dfc:	4b1b      	ldr	r3, [pc, #108]	; (8004e6c <xTaskIncrementTick+0x168>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d3b8      	bcc.n	8004d78 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004e06:	2301      	movs	r3, #1
 8004e08:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e0a:	e7b5      	b.n	8004d78 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e0c:	4b17      	ldr	r3, [pc, #92]	; (8004e6c <xTaskIncrementTick+0x168>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e12:	4915      	ldr	r1, [pc, #84]	; (8004e68 <xTaskIncrementTick+0x164>)
 8004e14:	4613      	mov	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	4413      	add	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d901      	bls.n	8004e28 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004e24:	2301      	movs	r3, #1
 8004e26:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004e28:	4b11      	ldr	r3, [pc, #68]	; (8004e70 <xTaskIncrementTick+0x16c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d007      	beq.n	8004e40 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004e30:	2301      	movs	r3, #1
 8004e32:	617b      	str	r3, [r7, #20]
 8004e34:	e004      	b.n	8004e40 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004e36:	4b0f      	ldr	r3, [pc, #60]	; (8004e74 <xTaskIncrementTick+0x170>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	4a0d      	ldr	r2, [pc, #52]	; (8004e74 <xTaskIncrementTick+0x170>)
 8004e3e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004e40:	697b      	ldr	r3, [r7, #20]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000d0c 	.word	0x20000d0c
 8004e50:	20000ce8 	.word	0x20000ce8
 8004e54:	20000c9c 	.word	0x20000c9c
 8004e58:	20000ca0 	.word	0x20000ca0
 8004e5c:	20000cfc 	.word	0x20000cfc
 8004e60:	20000d04 	.word	0x20000d04
 8004e64:	20000cec 	.word	0x20000cec
 8004e68:	20000814 	.word	0x20000814
 8004e6c:	20000810 	.word	0x20000810
 8004e70:	20000cf8 	.word	0x20000cf8
 8004e74:	20000cf4 	.word	0x20000cf4

08004e78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e7e:	4b2a      	ldr	r3, [pc, #168]	; (8004f28 <vTaskSwitchContext+0xb0>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004e86:	4b29      	ldr	r3, [pc, #164]	; (8004f2c <vTaskSwitchContext+0xb4>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004e8c:	e046      	b.n	8004f1c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8004e8e:	4b27      	ldr	r3, [pc, #156]	; (8004f2c <vTaskSwitchContext+0xb4>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e94:	4b26      	ldr	r3, [pc, #152]	; (8004f30 <vTaskSwitchContext+0xb8>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	e010      	b.n	8004ebe <vTaskSwitchContext+0x46>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10a      	bne.n	8004eb8 <vTaskSwitchContext+0x40>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	607b      	str	r3, [r7, #4]
}
 8004eb4:	bf00      	nop
 8004eb6:	e7fe      	b.n	8004eb6 <vTaskSwitchContext+0x3e>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	491d      	ldr	r1, [pc, #116]	; (8004f34 <vTaskSwitchContext+0xbc>)
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	440b      	add	r3, r1
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0e4      	beq.n	8004e9c <vTaskSwitchContext+0x24>
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4413      	add	r3, r2
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	4a15      	ldr	r2, [pc, #84]	; (8004f34 <vTaskSwitchContext+0xbc>)
 8004ede:	4413      	add	r3, r2
 8004ee0:	60bb      	str	r3, [r7, #8]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	605a      	str	r2, [r3, #4]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	685a      	ldr	r2, [r3, #4]
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	3308      	adds	r3, #8
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d104      	bne.n	8004f02 <vTaskSwitchContext+0x8a>
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	605a      	str	r2, [r3, #4]
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	4a0b      	ldr	r2, [pc, #44]	; (8004f38 <vTaskSwitchContext+0xc0>)
 8004f0a:	6013      	str	r3, [r2, #0]
 8004f0c:	4a08      	ldr	r2, [pc, #32]	; (8004f30 <vTaskSwitchContext+0xb8>)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004f12:	4b09      	ldr	r3, [pc, #36]	; (8004f38 <vTaskSwitchContext+0xc0>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	3354      	adds	r3, #84	; 0x54
 8004f18:	4a08      	ldr	r2, [pc, #32]	; (8004f3c <vTaskSwitchContext+0xc4>)
 8004f1a:	6013      	str	r3, [r2, #0]
}
 8004f1c:	bf00      	nop
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	20000d0c 	.word	0x20000d0c
 8004f2c:	20000cf8 	.word	0x20000cf8
 8004f30:	20000cec 	.word	0x20000cec
 8004f34:	20000814 	.word	0x20000814
 8004f38:	20000810 	.word	0x20000810
 8004f3c:	20000010 	.word	0x20000010

08004f40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10a      	bne.n	8004f66 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f54:	f383 8811 	msr	BASEPRI, r3
 8004f58:	f3bf 8f6f 	isb	sy
 8004f5c:	f3bf 8f4f 	dsb	sy
 8004f60:	60fb      	str	r3, [r7, #12]
}
 8004f62:	bf00      	nop
 8004f64:	e7fe      	b.n	8004f64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f66:	4b07      	ldr	r3, [pc, #28]	; (8004f84 <vTaskPlaceOnEventList+0x44>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	3318      	adds	r3, #24
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7fe fe61 	bl	8003c36 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f74:	2101      	movs	r1, #1
 8004f76:	6838      	ldr	r0, [r7, #0]
 8004f78:	f000 fa80 	bl	800547c <prvAddCurrentTaskToDelayedList>
}
 8004f7c:	bf00      	nop
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	20000810 	.word	0x20000810

08004f88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10a      	bne.n	8004fb0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f9e:	f383 8811 	msr	BASEPRI, r3
 8004fa2:	f3bf 8f6f 	isb	sy
 8004fa6:	f3bf 8f4f 	dsb	sy
 8004faa:	617b      	str	r3, [r7, #20]
}
 8004fac:	bf00      	nop
 8004fae:	e7fe      	b.n	8004fae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fb0:	4b0a      	ldr	r3, [pc, #40]	; (8004fdc <vTaskPlaceOnEventListRestricted+0x54>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	3318      	adds	r3, #24
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f7fe fe18 	bl	8003bee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004fca:	6879      	ldr	r1, [r7, #4]
 8004fcc:	68b8      	ldr	r0, [r7, #8]
 8004fce:	f000 fa55 	bl	800547c <prvAddCurrentTaskToDelayedList>
	}
 8004fd2:	bf00      	nop
 8004fd4:	3718      	adds	r7, #24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000810 	.word	0x20000810

08004fe0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10a      	bne.n	800500c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ffa:	f383 8811 	msr	BASEPRI, r3
 8004ffe:	f3bf 8f6f 	isb	sy
 8005002:	f3bf 8f4f 	dsb	sy
 8005006:	60fb      	str	r3, [r7, #12]
}
 8005008:	bf00      	nop
 800500a:	e7fe      	b.n	800500a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	3318      	adds	r3, #24
 8005010:	4618      	mov	r0, r3
 8005012:	f7fe fe49 	bl	8003ca8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005016:	4b1e      	ldr	r3, [pc, #120]	; (8005090 <xTaskRemoveFromEventList+0xb0>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d11d      	bne.n	800505a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	3304      	adds	r3, #4
 8005022:	4618      	mov	r0, r3
 8005024:	f7fe fe40 	bl	8003ca8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800502c:	4b19      	ldr	r3, [pc, #100]	; (8005094 <xTaskRemoveFromEventList+0xb4>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	429a      	cmp	r2, r3
 8005032:	d903      	bls.n	800503c <xTaskRemoveFromEventList+0x5c>
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005038:	4a16      	ldr	r2, [pc, #88]	; (8005094 <xTaskRemoveFromEventList+0xb4>)
 800503a:	6013      	str	r3, [r2, #0]
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005040:	4613      	mov	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	4a13      	ldr	r2, [pc, #76]	; (8005098 <xTaskRemoveFromEventList+0xb8>)
 800504a:	441a      	add	r2, r3
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	3304      	adds	r3, #4
 8005050:	4619      	mov	r1, r3
 8005052:	4610      	mov	r0, r2
 8005054:	f7fe fdcb 	bl	8003bee <vListInsertEnd>
 8005058:	e005      	b.n	8005066 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	3318      	adds	r3, #24
 800505e:	4619      	mov	r1, r3
 8005060:	480e      	ldr	r0, [pc, #56]	; (800509c <xTaskRemoveFromEventList+0xbc>)
 8005062:	f7fe fdc4 	bl	8003bee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800506a:	4b0d      	ldr	r3, [pc, #52]	; (80050a0 <xTaskRemoveFromEventList+0xc0>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005070:	429a      	cmp	r2, r3
 8005072:	d905      	bls.n	8005080 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005074:	2301      	movs	r3, #1
 8005076:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005078:	4b0a      	ldr	r3, [pc, #40]	; (80050a4 <xTaskRemoveFromEventList+0xc4>)
 800507a:	2201      	movs	r2, #1
 800507c:	601a      	str	r2, [r3, #0]
 800507e:	e001      	b.n	8005084 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005080:	2300      	movs	r3, #0
 8005082:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005084:	697b      	ldr	r3, [r7, #20]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	20000d0c 	.word	0x20000d0c
 8005094:	20000cec 	.word	0x20000cec
 8005098:	20000814 	.word	0x20000814
 800509c:	20000ca4 	.word	0x20000ca4
 80050a0:	20000810 	.word	0x20000810
 80050a4:	20000cf8 	.word	0x20000cf8

080050a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050b0:	4b06      	ldr	r3, [pc, #24]	; (80050cc <vTaskInternalSetTimeOutState+0x24>)
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050b8:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <vTaskInternalSetTimeOutState+0x28>)
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	605a      	str	r2, [r3, #4]
}
 80050c0:	bf00      	nop
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	20000cfc 	.word	0x20000cfc
 80050d0:	20000ce8 	.word	0x20000ce8

080050d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b088      	sub	sp, #32
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10a      	bne.n	80050fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80050e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e8:	f383 8811 	msr	BASEPRI, r3
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	613b      	str	r3, [r7, #16]
}
 80050f6:	bf00      	nop
 80050f8:	e7fe      	b.n	80050f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10a      	bne.n	8005116 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	60fb      	str	r3, [r7, #12]
}
 8005112:	bf00      	nop
 8005114:	e7fe      	b.n	8005114 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005116:	f000 fe7d 	bl	8005e14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800511a:	4b1d      	ldr	r3, [pc, #116]	; (8005190 <xTaskCheckForTimeOut+0xbc>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	69ba      	ldr	r2, [r7, #24]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005132:	d102      	bne.n	800513a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005134:	2300      	movs	r3, #0
 8005136:	61fb      	str	r3, [r7, #28]
 8005138:	e023      	b.n	8005182 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	4b15      	ldr	r3, [pc, #84]	; (8005194 <xTaskCheckForTimeOut+0xc0>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	429a      	cmp	r2, r3
 8005144:	d007      	beq.n	8005156 <xTaskCheckForTimeOut+0x82>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	69ba      	ldr	r2, [r7, #24]
 800514c:	429a      	cmp	r2, r3
 800514e:	d302      	bcc.n	8005156 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005150:	2301      	movs	r3, #1
 8005152:	61fb      	str	r3, [r7, #28]
 8005154:	e015      	b.n	8005182 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	429a      	cmp	r2, r3
 800515e:	d20b      	bcs.n	8005178 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	1ad2      	subs	r2, r2, r3
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff ff9b 	bl	80050a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005172:	2300      	movs	r3, #0
 8005174:	61fb      	str	r3, [r7, #28]
 8005176:	e004      	b.n	8005182 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	2200      	movs	r2, #0
 800517c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800517e:	2301      	movs	r3, #1
 8005180:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005182:	f000 fe77 	bl	8005e74 <vPortExitCritical>

	return xReturn;
 8005186:	69fb      	ldr	r3, [r7, #28]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3720      	adds	r7, #32
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	20000ce8 	.word	0x20000ce8
 8005194:	20000cfc 	.word	0x20000cfc

08005198 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005198:	b480      	push	{r7}
 800519a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800519c:	4b03      	ldr	r3, [pc, #12]	; (80051ac <vTaskMissedYield+0x14>)
 800519e:	2201      	movs	r2, #1
 80051a0:	601a      	str	r2, [r3, #0]
}
 80051a2:	bf00      	nop
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr
 80051ac:	20000cf8 	.word	0x20000cf8

080051b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051b8:	f000 f852 	bl	8005260 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051bc:	4b06      	ldr	r3, [pc, #24]	; (80051d8 <prvIdleTask+0x28>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d9f9      	bls.n	80051b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80051c4:	4b05      	ldr	r3, [pc, #20]	; (80051dc <prvIdleTask+0x2c>)
 80051c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051ca:	601a      	str	r2, [r3, #0]
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80051d4:	e7f0      	b.n	80051b8 <prvIdleTask+0x8>
 80051d6:	bf00      	nop
 80051d8:	20000814 	.word	0x20000814
 80051dc:	e000ed04 	.word	0xe000ed04

080051e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051e6:	2300      	movs	r3, #0
 80051e8:	607b      	str	r3, [r7, #4]
 80051ea:	e00c      	b.n	8005206 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	4613      	mov	r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4413      	add	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4a12      	ldr	r2, [pc, #72]	; (8005240 <prvInitialiseTaskLists+0x60>)
 80051f8:	4413      	add	r3, r2
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7fe fcca 	bl	8003b94 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	3301      	adds	r3, #1
 8005204:	607b      	str	r3, [r7, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2b37      	cmp	r3, #55	; 0x37
 800520a:	d9ef      	bls.n	80051ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800520c:	480d      	ldr	r0, [pc, #52]	; (8005244 <prvInitialiseTaskLists+0x64>)
 800520e:	f7fe fcc1 	bl	8003b94 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005212:	480d      	ldr	r0, [pc, #52]	; (8005248 <prvInitialiseTaskLists+0x68>)
 8005214:	f7fe fcbe 	bl	8003b94 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005218:	480c      	ldr	r0, [pc, #48]	; (800524c <prvInitialiseTaskLists+0x6c>)
 800521a:	f7fe fcbb 	bl	8003b94 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800521e:	480c      	ldr	r0, [pc, #48]	; (8005250 <prvInitialiseTaskLists+0x70>)
 8005220:	f7fe fcb8 	bl	8003b94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005224:	480b      	ldr	r0, [pc, #44]	; (8005254 <prvInitialiseTaskLists+0x74>)
 8005226:	f7fe fcb5 	bl	8003b94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800522a:	4b0b      	ldr	r3, [pc, #44]	; (8005258 <prvInitialiseTaskLists+0x78>)
 800522c:	4a05      	ldr	r2, [pc, #20]	; (8005244 <prvInitialiseTaskLists+0x64>)
 800522e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005230:	4b0a      	ldr	r3, [pc, #40]	; (800525c <prvInitialiseTaskLists+0x7c>)
 8005232:	4a05      	ldr	r2, [pc, #20]	; (8005248 <prvInitialiseTaskLists+0x68>)
 8005234:	601a      	str	r2, [r3, #0]
}
 8005236:	bf00      	nop
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	20000814 	.word	0x20000814
 8005244:	20000c74 	.word	0x20000c74
 8005248:	20000c88 	.word	0x20000c88
 800524c:	20000ca4 	.word	0x20000ca4
 8005250:	20000cb8 	.word	0x20000cb8
 8005254:	20000cd0 	.word	0x20000cd0
 8005258:	20000c9c 	.word	0x20000c9c
 800525c:	20000ca0 	.word	0x20000ca0

08005260 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005266:	e019      	b.n	800529c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005268:	f000 fdd4 	bl	8005e14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800526c:	4b10      	ldr	r3, [pc, #64]	; (80052b0 <prvCheckTasksWaitingTermination+0x50>)
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	3304      	adds	r3, #4
 8005278:	4618      	mov	r0, r3
 800527a:	f7fe fd15 	bl	8003ca8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800527e:	4b0d      	ldr	r3, [pc, #52]	; (80052b4 <prvCheckTasksWaitingTermination+0x54>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3b01      	subs	r3, #1
 8005284:	4a0b      	ldr	r2, [pc, #44]	; (80052b4 <prvCheckTasksWaitingTermination+0x54>)
 8005286:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005288:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <prvCheckTasksWaitingTermination+0x58>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	3b01      	subs	r3, #1
 800528e:	4a0a      	ldr	r2, [pc, #40]	; (80052b8 <prvCheckTasksWaitingTermination+0x58>)
 8005290:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005292:	f000 fdef 	bl	8005e74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 f810 	bl	80052bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800529c:	4b06      	ldr	r3, [pc, #24]	; (80052b8 <prvCheckTasksWaitingTermination+0x58>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1e1      	bne.n	8005268 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052a4:	bf00      	nop
 80052a6:	bf00      	nop
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20000cb8 	.word	0x20000cb8
 80052b4:	20000ce4 	.word	0x20000ce4
 80052b8:	20000ccc 	.word	0x20000ccc

080052bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3354      	adds	r3, #84	; 0x54
 80052c8:	4618      	mov	r0, r3
 80052ca:	f001 f8f9 	bl	80064c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d108      	bne.n	80052ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 ff87 	bl	80061f0 <vPortFree>
				vPortFree( pxTCB );
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 ff84 	bl	80061f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80052e8:	e018      	b.n	800531c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d103      	bne.n	80052fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 ff7b 	bl	80061f0 <vPortFree>
	}
 80052fa:	e00f      	b.n	800531c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005302:	2b02      	cmp	r3, #2
 8005304:	d00a      	beq.n	800531c <prvDeleteTCB+0x60>
	__asm volatile
 8005306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800530a:	f383 8811 	msr	BASEPRI, r3
 800530e:	f3bf 8f6f 	isb	sy
 8005312:	f3bf 8f4f 	dsb	sy
 8005316:	60fb      	str	r3, [r7, #12]
}
 8005318:	bf00      	nop
 800531a:	e7fe      	b.n	800531a <prvDeleteTCB+0x5e>
	}
 800531c:	bf00      	nop
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800532a:	4b0c      	ldr	r3, [pc, #48]	; (800535c <prvResetNextTaskUnblockTime+0x38>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d104      	bne.n	800533e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005334:	4b0a      	ldr	r3, [pc, #40]	; (8005360 <prvResetNextTaskUnblockTime+0x3c>)
 8005336:	f04f 32ff 	mov.w	r2, #4294967295
 800533a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800533c:	e008      	b.n	8005350 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800533e:	4b07      	ldr	r3, [pc, #28]	; (800535c <prvResetNextTaskUnblockTime+0x38>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	4a04      	ldr	r2, [pc, #16]	; (8005360 <prvResetNextTaskUnblockTime+0x3c>)
 800534e:	6013      	str	r3, [r2, #0]
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	20000c9c 	.word	0x20000c9c
 8005360:	20000d04 	.word	0x20000d04

08005364 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800536a:	4b0b      	ldr	r3, [pc, #44]	; (8005398 <xTaskGetSchedulerState+0x34>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d102      	bne.n	8005378 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005372:	2301      	movs	r3, #1
 8005374:	607b      	str	r3, [r7, #4]
 8005376:	e008      	b.n	800538a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005378:	4b08      	ldr	r3, [pc, #32]	; (800539c <xTaskGetSchedulerState+0x38>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d102      	bne.n	8005386 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005380:	2302      	movs	r3, #2
 8005382:	607b      	str	r3, [r7, #4]
 8005384:	e001      	b.n	800538a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005386:	2300      	movs	r3, #0
 8005388:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800538a:	687b      	ldr	r3, [r7, #4]
	}
 800538c:	4618      	mov	r0, r3
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	20000cf0 	.word	0x20000cf0
 800539c:	20000d0c 	.word	0x20000d0c

080053a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d056      	beq.n	8005464 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80053b6:	4b2e      	ldr	r3, [pc, #184]	; (8005470 <xTaskPriorityDisinherit+0xd0>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d00a      	beq.n	80053d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80053c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c4:	f383 8811 	msr	BASEPRI, r3
 80053c8:	f3bf 8f6f 	isb	sy
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	60fb      	str	r3, [r7, #12]
}
 80053d2:	bf00      	nop
 80053d4:	e7fe      	b.n	80053d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10a      	bne.n	80053f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80053de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e2:	f383 8811 	msr	BASEPRI, r3
 80053e6:	f3bf 8f6f 	isb	sy
 80053ea:	f3bf 8f4f 	dsb	sy
 80053ee:	60bb      	str	r3, [r7, #8]
}
 80053f0:	bf00      	nop
 80053f2:	e7fe      	b.n	80053f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053f8:	1e5a      	subs	r2, r3, #1
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005406:	429a      	cmp	r2, r3
 8005408:	d02c      	beq.n	8005464 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800540e:	2b00      	cmp	r3, #0
 8005410:	d128      	bne.n	8005464 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	3304      	adds	r3, #4
 8005416:	4618      	mov	r0, r3
 8005418:	f7fe fc46 	bl	8003ca8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005428:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005434:	4b0f      	ldr	r3, [pc, #60]	; (8005474 <xTaskPriorityDisinherit+0xd4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	429a      	cmp	r2, r3
 800543a:	d903      	bls.n	8005444 <xTaskPriorityDisinherit+0xa4>
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005440:	4a0c      	ldr	r2, [pc, #48]	; (8005474 <xTaskPriorityDisinherit+0xd4>)
 8005442:	6013      	str	r3, [r2, #0]
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005448:	4613      	mov	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	4a09      	ldr	r2, [pc, #36]	; (8005478 <xTaskPriorityDisinherit+0xd8>)
 8005452:	441a      	add	r2, r3
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	3304      	adds	r3, #4
 8005458:	4619      	mov	r1, r3
 800545a:	4610      	mov	r0, r2
 800545c:	f7fe fbc7 	bl	8003bee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005460:	2301      	movs	r3, #1
 8005462:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005464:	697b      	ldr	r3, [r7, #20]
	}
 8005466:	4618      	mov	r0, r3
 8005468:	3718      	adds	r7, #24
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	20000810 	.word	0x20000810
 8005474:	20000cec 	.word	0x20000cec
 8005478:	20000814 	.word	0x20000814

0800547c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005486:	4b21      	ldr	r3, [pc, #132]	; (800550c <prvAddCurrentTaskToDelayedList+0x90>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800548c:	4b20      	ldr	r3, [pc, #128]	; (8005510 <prvAddCurrentTaskToDelayedList+0x94>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3304      	adds	r3, #4
 8005492:	4618      	mov	r0, r3
 8005494:	f7fe fc08 	bl	8003ca8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549e:	d10a      	bne.n	80054b6 <prvAddCurrentTaskToDelayedList+0x3a>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d007      	beq.n	80054b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054a6:	4b1a      	ldr	r3, [pc, #104]	; (8005510 <prvAddCurrentTaskToDelayedList+0x94>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3304      	adds	r3, #4
 80054ac:	4619      	mov	r1, r3
 80054ae:	4819      	ldr	r0, [pc, #100]	; (8005514 <prvAddCurrentTaskToDelayedList+0x98>)
 80054b0:	f7fe fb9d 	bl	8003bee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80054b4:	e026      	b.n	8005504 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4413      	add	r3, r2
 80054bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80054be:	4b14      	ldr	r3, [pc, #80]	; (8005510 <prvAddCurrentTaskToDelayedList+0x94>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d209      	bcs.n	80054e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054ce:	4b12      	ldr	r3, [pc, #72]	; (8005518 <prvAddCurrentTaskToDelayedList+0x9c>)
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	4b0f      	ldr	r3, [pc, #60]	; (8005510 <prvAddCurrentTaskToDelayedList+0x94>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3304      	adds	r3, #4
 80054d8:	4619      	mov	r1, r3
 80054da:	4610      	mov	r0, r2
 80054dc:	f7fe fbab 	bl	8003c36 <vListInsert>
}
 80054e0:	e010      	b.n	8005504 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054e2:	4b0e      	ldr	r3, [pc, #56]	; (800551c <prvAddCurrentTaskToDelayedList+0xa0>)
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <prvAddCurrentTaskToDelayedList+0x94>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	3304      	adds	r3, #4
 80054ec:	4619      	mov	r1, r3
 80054ee:	4610      	mov	r0, r2
 80054f0:	f7fe fba1 	bl	8003c36 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80054f4:	4b0a      	ldr	r3, [pc, #40]	; (8005520 <prvAddCurrentTaskToDelayedList+0xa4>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	68ba      	ldr	r2, [r7, #8]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d202      	bcs.n	8005504 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80054fe:	4a08      	ldr	r2, [pc, #32]	; (8005520 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	6013      	str	r3, [r2, #0]
}
 8005504:	bf00      	nop
 8005506:	3710      	adds	r7, #16
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	20000ce8 	.word	0x20000ce8
 8005510:	20000810 	.word	0x20000810
 8005514:	20000cd0 	.word	0x20000cd0
 8005518:	20000ca0 	.word	0x20000ca0
 800551c:	20000c9c 	.word	0x20000c9c
 8005520:	20000d04 	.word	0x20000d04

08005524 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b08a      	sub	sp, #40	; 0x28
 8005528:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800552a:	2300      	movs	r3, #0
 800552c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800552e:	f000 fb07 	bl	8005b40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005532:	4b1c      	ldr	r3, [pc, #112]	; (80055a4 <xTimerCreateTimerTask+0x80>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d021      	beq.n	800557e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800553e:	2300      	movs	r3, #0
 8005540:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005542:	1d3a      	adds	r2, r7, #4
 8005544:	f107 0108 	add.w	r1, r7, #8
 8005548:	f107 030c 	add.w	r3, r7, #12
 800554c:	4618      	mov	r0, r3
 800554e:	f7fe fb07 	bl	8003b60 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	9202      	str	r2, [sp, #8]
 800555a:	9301      	str	r3, [sp, #4]
 800555c:	2302      	movs	r3, #2
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	2300      	movs	r3, #0
 8005562:	460a      	mov	r2, r1
 8005564:	4910      	ldr	r1, [pc, #64]	; (80055a8 <xTimerCreateTimerTask+0x84>)
 8005566:	4811      	ldr	r0, [pc, #68]	; (80055ac <xTimerCreateTimerTask+0x88>)
 8005568:	f7ff f8b4 	bl	80046d4 <xTaskCreateStatic>
 800556c:	4603      	mov	r3, r0
 800556e:	4a10      	ldr	r2, [pc, #64]	; (80055b0 <xTimerCreateTimerTask+0x8c>)
 8005570:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005572:	4b0f      	ldr	r3, [pc, #60]	; (80055b0 <xTimerCreateTimerTask+0x8c>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800557a:	2301      	movs	r3, #1
 800557c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d10a      	bne.n	800559a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005588:	f383 8811 	msr	BASEPRI, r3
 800558c:	f3bf 8f6f 	isb	sy
 8005590:	f3bf 8f4f 	dsb	sy
 8005594:	613b      	str	r3, [r7, #16]
}
 8005596:	bf00      	nop
 8005598:	e7fe      	b.n	8005598 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800559a:	697b      	ldr	r3, [r7, #20]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	20000d40 	.word	0x20000d40
 80055a8:	080066c8 	.word	0x080066c8
 80055ac:	080056e9 	.word	0x080056e9
 80055b0:	20000d44 	.word	0x20000d44

080055b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b08a      	sub	sp, #40	; 0x28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
 80055c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10a      	bne.n	80055e2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80055cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d0:	f383 8811 	msr	BASEPRI, r3
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	623b      	str	r3, [r7, #32]
}
 80055de:	bf00      	nop
 80055e0:	e7fe      	b.n	80055e0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80055e2:	4b1a      	ldr	r3, [pc, #104]	; (800564c <xTimerGenericCommand+0x98>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d02a      	beq.n	8005640 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	2b05      	cmp	r3, #5
 80055fa:	dc18      	bgt.n	800562e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80055fc:	f7ff feb2 	bl	8005364 <xTaskGetSchedulerState>
 8005600:	4603      	mov	r3, r0
 8005602:	2b02      	cmp	r3, #2
 8005604:	d109      	bne.n	800561a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005606:	4b11      	ldr	r3, [pc, #68]	; (800564c <xTimerGenericCommand+0x98>)
 8005608:	6818      	ldr	r0, [r3, #0]
 800560a:	f107 0110 	add.w	r1, r7, #16
 800560e:	2300      	movs	r3, #0
 8005610:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005612:	f7fe fc77 	bl	8003f04 <xQueueGenericSend>
 8005616:	6278      	str	r0, [r7, #36]	; 0x24
 8005618:	e012      	b.n	8005640 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800561a:	4b0c      	ldr	r3, [pc, #48]	; (800564c <xTimerGenericCommand+0x98>)
 800561c:	6818      	ldr	r0, [r3, #0]
 800561e:	f107 0110 	add.w	r1, r7, #16
 8005622:	2300      	movs	r3, #0
 8005624:	2200      	movs	r2, #0
 8005626:	f7fe fc6d 	bl	8003f04 <xQueueGenericSend>
 800562a:	6278      	str	r0, [r7, #36]	; 0x24
 800562c:	e008      	b.n	8005640 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800562e:	4b07      	ldr	r3, [pc, #28]	; (800564c <xTimerGenericCommand+0x98>)
 8005630:	6818      	ldr	r0, [r3, #0]
 8005632:	f107 0110 	add.w	r1, r7, #16
 8005636:	2300      	movs	r3, #0
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	f7fe fd61 	bl	8004100 <xQueueGenericSendFromISR>
 800563e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005642:	4618      	mov	r0, r3
 8005644:	3728      	adds	r7, #40	; 0x28
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	20000d40 	.word	0x20000d40

08005650 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b088      	sub	sp, #32
 8005654:	af02      	add	r7, sp, #8
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800565a:	4b22      	ldr	r3, [pc, #136]	; (80056e4 <prvProcessExpiredTimer+0x94>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	3304      	adds	r3, #4
 8005668:	4618      	mov	r0, r3
 800566a:	f7fe fb1d 	bl	8003ca8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005674:	f003 0304 	and.w	r3, r3, #4
 8005678:	2b00      	cmp	r3, #0
 800567a:	d022      	beq.n	80056c2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	699a      	ldr	r2, [r3, #24]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	18d1      	adds	r1, r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	683a      	ldr	r2, [r7, #0]
 8005688:	6978      	ldr	r0, [r7, #20]
 800568a:	f000 f8d1 	bl	8005830 <prvInsertTimerInActiveList>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d01f      	beq.n	80056d4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005694:	2300      	movs	r3, #0
 8005696:	9300      	str	r3, [sp, #0]
 8005698:	2300      	movs	r3, #0
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	2100      	movs	r1, #0
 800569e:	6978      	ldr	r0, [r7, #20]
 80056a0:	f7ff ff88 	bl	80055b4 <xTimerGenericCommand>
 80056a4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d113      	bne.n	80056d4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80056ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b0:	f383 8811 	msr	BASEPRI, r3
 80056b4:	f3bf 8f6f 	isb	sy
 80056b8:	f3bf 8f4f 	dsb	sy
 80056bc:	60fb      	str	r3, [r7, #12]
}
 80056be:	bf00      	nop
 80056c0:	e7fe      	b.n	80056c0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80056c8:	f023 0301 	bic.w	r3, r3, #1
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	6978      	ldr	r0, [r7, #20]
 80056da:	4798      	blx	r3
}
 80056dc:	bf00      	nop
 80056de:	3718      	adds	r7, #24
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	20000d38 	.word	0x20000d38

080056e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80056f0:	f107 0308 	add.w	r3, r7, #8
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 f857 	bl	80057a8 <prvGetNextExpireTime>
 80056fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	4619      	mov	r1, r3
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	f000 f803 	bl	800570c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005706:	f000 f8d5 	bl	80058b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800570a:	e7f1      	b.n	80056f0 <prvTimerTask+0x8>

0800570c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005716:	f7ff fa39 	bl	8004b8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800571a:	f107 0308 	add.w	r3, r7, #8
 800571e:	4618      	mov	r0, r3
 8005720:	f000 f866 	bl	80057f0 <prvSampleTimeNow>
 8005724:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d130      	bne.n	800578e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10a      	bne.n	8005748 <prvProcessTimerOrBlockTask+0x3c>
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	429a      	cmp	r2, r3
 8005738:	d806      	bhi.n	8005748 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800573a:	f7ff fa35 	bl	8004ba8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800573e:	68f9      	ldr	r1, [r7, #12]
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff ff85 	bl	8005650 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005746:	e024      	b.n	8005792 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d008      	beq.n	8005760 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800574e:	4b13      	ldr	r3, [pc, #76]	; (800579c <prvProcessTimerOrBlockTask+0x90>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d101      	bne.n	800575c <prvProcessTimerOrBlockTask+0x50>
 8005758:	2301      	movs	r3, #1
 800575a:	e000      	b.n	800575e <prvProcessTimerOrBlockTask+0x52>
 800575c:	2300      	movs	r3, #0
 800575e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005760:	4b0f      	ldr	r3, [pc, #60]	; (80057a0 <prvProcessTimerOrBlockTask+0x94>)
 8005762:	6818      	ldr	r0, [r3, #0]
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	683a      	ldr	r2, [r7, #0]
 800576c:	4619      	mov	r1, r3
 800576e:	f7fe ff7d 	bl	800466c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005772:	f7ff fa19 	bl	8004ba8 <xTaskResumeAll>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10a      	bne.n	8005792 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800577c:	4b09      	ldr	r3, [pc, #36]	; (80057a4 <prvProcessTimerOrBlockTask+0x98>)
 800577e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	f3bf 8f4f 	dsb	sy
 8005788:	f3bf 8f6f 	isb	sy
}
 800578c:	e001      	b.n	8005792 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800578e:	f7ff fa0b 	bl	8004ba8 <xTaskResumeAll>
}
 8005792:	bf00      	nop
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	20000d3c 	.word	0x20000d3c
 80057a0:	20000d40 	.word	0x20000d40
 80057a4:	e000ed04 	.word	0xe000ed04

080057a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80057b0:	4b0e      	ldr	r3, [pc, #56]	; (80057ec <prvGetNextExpireTime+0x44>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <prvGetNextExpireTime+0x16>
 80057ba:	2201      	movs	r2, #1
 80057bc:	e000      	b.n	80057c0 <prvGetNextExpireTime+0x18>
 80057be:	2200      	movs	r2, #0
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d105      	bne.n	80057d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057cc:	4b07      	ldr	r3, [pc, #28]	; (80057ec <prvGetNextExpireTime+0x44>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	60fb      	str	r3, [r7, #12]
 80057d6:	e001      	b.n	80057dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80057d8:	2300      	movs	r3, #0
 80057da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80057dc:	68fb      	ldr	r3, [r7, #12]
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3714      	adds	r7, #20
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	20000d38 	.word	0x20000d38

080057f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80057f8:	f7ff fa74 	bl	8004ce4 <xTaskGetTickCount>
 80057fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80057fe:	4b0b      	ldr	r3, [pc, #44]	; (800582c <prvSampleTimeNow+0x3c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	429a      	cmp	r2, r3
 8005806:	d205      	bcs.n	8005814 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005808:	f000 f936 	bl	8005a78 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	e002      	b.n	800581a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800581a:	4a04      	ldr	r2, [pc, #16]	; (800582c <prvSampleTimeNow+0x3c>)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005820:	68fb      	ldr	r3, [r7, #12]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20000d48 	.word	0x20000d48

08005830 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800583e:	2300      	movs	r3, #0
 8005840:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	429a      	cmp	r2, r3
 8005854:	d812      	bhi.n	800587c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	1ad2      	subs	r2, r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	429a      	cmp	r2, r3
 8005862:	d302      	bcc.n	800586a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005864:	2301      	movs	r3, #1
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	e01b      	b.n	80058a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800586a:	4b10      	ldr	r3, [pc, #64]	; (80058ac <prvInsertTimerInActiveList+0x7c>)
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	3304      	adds	r3, #4
 8005872:	4619      	mov	r1, r3
 8005874:	4610      	mov	r0, r2
 8005876:	f7fe f9de 	bl	8003c36 <vListInsert>
 800587a:	e012      	b.n	80058a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d206      	bcs.n	8005892 <prvInsertTimerInActiveList+0x62>
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	429a      	cmp	r2, r3
 800588a:	d302      	bcc.n	8005892 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800588c:	2301      	movs	r3, #1
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	e007      	b.n	80058a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005892:	4b07      	ldr	r3, [pc, #28]	; (80058b0 <prvInsertTimerInActiveList+0x80>)
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	3304      	adds	r3, #4
 800589a:	4619      	mov	r1, r3
 800589c:	4610      	mov	r0, r2
 800589e:	f7fe f9ca 	bl	8003c36 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80058a2:	697b      	ldr	r3, [r7, #20]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3718      	adds	r7, #24
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	20000d3c 	.word	0x20000d3c
 80058b0:	20000d38 	.word	0x20000d38

080058b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08e      	sub	sp, #56	; 0x38
 80058b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80058ba:	e0ca      	b.n	8005a52 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	da18      	bge.n	80058f4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80058c2:	1d3b      	adds	r3, r7, #4
 80058c4:	3304      	adds	r3, #4
 80058c6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80058c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10a      	bne.n	80058e4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80058ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	61fb      	str	r3, [r7, #28]
}
 80058e0:	bf00      	nop
 80058e2:	e7fe      	b.n	80058e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80058e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058ea:	6850      	ldr	r0, [r2, #4]
 80058ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058ee:	6892      	ldr	r2, [r2, #8]
 80058f0:	4611      	mov	r1, r2
 80058f2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f2c0 80aa 	blt.w	8005a50 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d004      	beq.n	8005912 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800590a:	3304      	adds	r3, #4
 800590c:	4618      	mov	r0, r3
 800590e:	f7fe f9cb 	bl	8003ca8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005912:	463b      	mov	r3, r7
 8005914:	4618      	mov	r0, r3
 8005916:	f7ff ff6b 	bl	80057f0 <prvSampleTimeNow>
 800591a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b09      	cmp	r3, #9
 8005920:	f200 8097 	bhi.w	8005a52 <prvProcessReceivedCommands+0x19e>
 8005924:	a201      	add	r2, pc, #4	; (adr r2, 800592c <prvProcessReceivedCommands+0x78>)
 8005926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800592a:	bf00      	nop
 800592c:	08005955 	.word	0x08005955
 8005930:	08005955 	.word	0x08005955
 8005934:	08005955 	.word	0x08005955
 8005938:	080059c9 	.word	0x080059c9
 800593c:	080059dd 	.word	0x080059dd
 8005940:	08005a27 	.word	0x08005a27
 8005944:	08005955 	.word	0x08005955
 8005948:	08005955 	.word	0x08005955
 800594c:	080059c9 	.word	0x080059c9
 8005950:	080059dd 	.word	0x080059dd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800595a:	f043 0301 	orr.w	r3, r3, #1
 800595e:	b2da      	uxtb	r2, r3
 8005960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005962:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	18d1      	adds	r1, r2, r3
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005972:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005974:	f7ff ff5c 	bl	8005830 <prvInsertTimerInActiveList>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d069      	beq.n	8005a52 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800597e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005984:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005988:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800598c:	f003 0304 	and.w	r3, r3, #4
 8005990:	2b00      	cmp	r3, #0
 8005992:	d05e      	beq.n	8005a52 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005994:	68ba      	ldr	r2, [r7, #8]
 8005996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	441a      	add	r2, r3
 800599c:	2300      	movs	r3, #0
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	2300      	movs	r3, #0
 80059a2:	2100      	movs	r1, #0
 80059a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059a6:	f7ff fe05 	bl	80055b4 <xTimerGenericCommand>
 80059aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d14f      	bne.n	8005a52 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80059b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b6:	f383 8811 	msr	BASEPRI, r3
 80059ba:	f3bf 8f6f 	isb	sy
 80059be:	f3bf 8f4f 	dsb	sy
 80059c2:	61bb      	str	r3, [r7, #24]
}
 80059c4:	bf00      	nop
 80059c6:	e7fe      	b.n	80059c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80059c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059ce:	f023 0301 	bic.w	r3, r3, #1
 80059d2:	b2da      	uxtb	r2, r3
 80059d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80059da:	e03a      	b.n	8005a52 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80059dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059e2:	f043 0301 	orr.w	r3, r3, #1
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80059f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10a      	bne.n	8005a12 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80059fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a00:	f383 8811 	msr	BASEPRI, r3
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	617b      	str	r3, [r7, #20]
}
 8005a0e:	bf00      	nop
 8005a10:	e7fe      	b.n	8005a10 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a14:	699a      	ldr	r2, [r3, #24]
 8005a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a18:	18d1      	adds	r1, r2, r3
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a20:	f7ff ff06 	bl	8005830 <prvInsertTimerInActiveList>
					break;
 8005a24:	e015      	b.n	8005a52 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d103      	bne.n	8005a3c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005a34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a36:	f000 fbdb 	bl	80061f0 <vPortFree>
 8005a3a:	e00a      	b.n	8005a52 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a42:	f023 0301 	bic.w	r3, r3, #1
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005a4e:	e000      	b.n	8005a52 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005a50:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005a52:	4b08      	ldr	r3, [pc, #32]	; (8005a74 <prvProcessReceivedCommands+0x1c0>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	1d39      	adds	r1, r7, #4
 8005a58:	2200      	movs	r2, #0
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7fe fbec 	bl	8004238 <xQueueReceive>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f47f af2a 	bne.w	80058bc <prvProcessReceivedCommands+0x8>
	}
}
 8005a68:	bf00      	nop
 8005a6a:	bf00      	nop
 8005a6c:	3730      	adds	r7, #48	; 0x30
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	20000d40 	.word	0x20000d40

08005a78 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b088      	sub	sp, #32
 8005a7c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005a7e:	e048      	b.n	8005b12 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a80:	4b2d      	ldr	r3, [pc, #180]	; (8005b38 <prvSwitchTimerLists+0xc0>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a8a:	4b2b      	ldr	r3, [pc, #172]	; (8005b38 <prvSwitchTimerLists+0xc0>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3304      	adds	r3, #4
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7fe f905 	bl	8003ca8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005aac:	f003 0304 	and.w	r3, r3, #4
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d02e      	beq.n	8005b12 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	699b      	ldr	r3, [r3, #24]
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	4413      	add	r3, r2
 8005abc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d90e      	bls.n	8005ae4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	68ba      	ldr	r2, [r7, #8]
 8005aca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ad2:	4b19      	ldr	r3, [pc, #100]	; (8005b38 <prvSwitchTimerLists+0xc0>)
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	3304      	adds	r3, #4
 8005ada:	4619      	mov	r1, r3
 8005adc:	4610      	mov	r0, r2
 8005ade:	f7fe f8aa 	bl	8003c36 <vListInsert>
 8005ae2:	e016      	b.n	8005b12 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	2300      	movs	r3, #0
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	2100      	movs	r1, #0
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f7ff fd60 	bl	80055b4 <xTimerGenericCommand>
 8005af4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d10a      	bne.n	8005b12 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b00:	f383 8811 	msr	BASEPRI, r3
 8005b04:	f3bf 8f6f 	isb	sy
 8005b08:	f3bf 8f4f 	dsb	sy
 8005b0c:	603b      	str	r3, [r7, #0]
}
 8005b0e:	bf00      	nop
 8005b10:	e7fe      	b.n	8005b10 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b12:	4b09      	ldr	r3, [pc, #36]	; (8005b38 <prvSwitchTimerLists+0xc0>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1b1      	bne.n	8005a80 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005b1c:	4b06      	ldr	r3, [pc, #24]	; (8005b38 <prvSwitchTimerLists+0xc0>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005b22:	4b06      	ldr	r3, [pc, #24]	; (8005b3c <prvSwitchTimerLists+0xc4>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a04      	ldr	r2, [pc, #16]	; (8005b38 <prvSwitchTimerLists+0xc0>)
 8005b28:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005b2a:	4a04      	ldr	r2, [pc, #16]	; (8005b3c <prvSwitchTimerLists+0xc4>)
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	6013      	str	r3, [r2, #0]
}
 8005b30:	bf00      	nop
 8005b32:	3718      	adds	r7, #24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	20000d38 	.word	0x20000d38
 8005b3c:	20000d3c 	.word	0x20000d3c

08005b40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005b46:	f000 f965 	bl	8005e14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005b4a:	4b15      	ldr	r3, [pc, #84]	; (8005ba0 <prvCheckForValidListAndQueue+0x60>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d120      	bne.n	8005b94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005b52:	4814      	ldr	r0, [pc, #80]	; (8005ba4 <prvCheckForValidListAndQueue+0x64>)
 8005b54:	f7fe f81e 	bl	8003b94 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005b58:	4813      	ldr	r0, [pc, #76]	; (8005ba8 <prvCheckForValidListAndQueue+0x68>)
 8005b5a:	f7fe f81b 	bl	8003b94 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005b5e:	4b13      	ldr	r3, [pc, #76]	; (8005bac <prvCheckForValidListAndQueue+0x6c>)
 8005b60:	4a10      	ldr	r2, [pc, #64]	; (8005ba4 <prvCheckForValidListAndQueue+0x64>)
 8005b62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005b64:	4b12      	ldr	r3, [pc, #72]	; (8005bb0 <prvCheckForValidListAndQueue+0x70>)
 8005b66:	4a10      	ldr	r2, [pc, #64]	; (8005ba8 <prvCheckForValidListAndQueue+0x68>)
 8005b68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	9300      	str	r3, [sp, #0]
 8005b6e:	4b11      	ldr	r3, [pc, #68]	; (8005bb4 <prvCheckForValidListAndQueue+0x74>)
 8005b70:	4a11      	ldr	r2, [pc, #68]	; (8005bb8 <prvCheckForValidListAndQueue+0x78>)
 8005b72:	2110      	movs	r1, #16
 8005b74:	200a      	movs	r0, #10
 8005b76:	f7fe f929 	bl	8003dcc <xQueueGenericCreateStatic>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	4a08      	ldr	r2, [pc, #32]	; (8005ba0 <prvCheckForValidListAndQueue+0x60>)
 8005b7e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005b80:	4b07      	ldr	r3, [pc, #28]	; (8005ba0 <prvCheckForValidListAndQueue+0x60>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d005      	beq.n	8005b94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005b88:	4b05      	ldr	r3, [pc, #20]	; (8005ba0 <prvCheckForValidListAndQueue+0x60>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	490b      	ldr	r1, [pc, #44]	; (8005bbc <prvCheckForValidListAndQueue+0x7c>)
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fe fd42 	bl	8004618 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b94:	f000 f96e 	bl	8005e74 <vPortExitCritical>
}
 8005b98:	bf00      	nop
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	20000d40 	.word	0x20000d40
 8005ba4:	20000d10 	.word	0x20000d10
 8005ba8:	20000d24 	.word	0x20000d24
 8005bac:	20000d38 	.word	0x20000d38
 8005bb0:	20000d3c 	.word	0x20000d3c
 8005bb4:	20000dec 	.word	0x20000dec
 8005bb8:	20000d4c 	.word	0x20000d4c
 8005bbc:	080066d0 	.word	0x080066d0

08005bc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	60b9      	str	r1, [r7, #8]
 8005bca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	3b04      	subs	r3, #4
 8005bd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005bd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	3b04      	subs	r3, #4
 8005bde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	f023 0201 	bic.w	r2, r3, #1
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	3b04      	subs	r3, #4
 8005bee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005bf0:	4a0c      	ldr	r2, [pc, #48]	; (8005c24 <pxPortInitialiseStack+0x64>)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	3b14      	subs	r3, #20
 8005bfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	3b04      	subs	r3, #4
 8005c06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f06f 0202 	mvn.w	r2, #2
 8005c0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	3b20      	subs	r3, #32
 8005c14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005c16:	68fb      	ldr	r3, [r7, #12]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	08005c29 	.word	0x08005c29

08005c28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005c32:	4b12      	ldr	r3, [pc, #72]	; (8005c7c <prvTaskExitError+0x54>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3a:	d00a      	beq.n	8005c52 <prvTaskExitError+0x2a>
	__asm volatile
 8005c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c40:	f383 8811 	msr	BASEPRI, r3
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	60fb      	str	r3, [r7, #12]
}
 8005c4e:	bf00      	nop
 8005c50:	e7fe      	b.n	8005c50 <prvTaskExitError+0x28>
	__asm volatile
 8005c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c56:	f383 8811 	msr	BASEPRI, r3
 8005c5a:	f3bf 8f6f 	isb	sy
 8005c5e:	f3bf 8f4f 	dsb	sy
 8005c62:	60bb      	str	r3, [r7, #8]
}
 8005c64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005c66:	bf00      	nop
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d0fc      	beq.n	8005c68 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005c6e:	bf00      	nop
 8005c70:	bf00      	nop
 8005c72:	3714      	adds	r7, #20
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr
 8005c7c:	2000000c 	.word	0x2000000c

08005c80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005c80:	4b07      	ldr	r3, [pc, #28]	; (8005ca0 <pxCurrentTCBConst2>)
 8005c82:	6819      	ldr	r1, [r3, #0]
 8005c84:	6808      	ldr	r0, [r1, #0]
 8005c86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c8a:	f380 8809 	msr	PSP, r0
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f04f 0000 	mov.w	r0, #0
 8005c96:	f380 8811 	msr	BASEPRI, r0
 8005c9a:	4770      	bx	lr
 8005c9c:	f3af 8000 	nop.w

08005ca0 <pxCurrentTCBConst2>:
 8005ca0:	20000810 	.word	0x20000810
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005ca4:	bf00      	nop
 8005ca6:	bf00      	nop

08005ca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005ca8:	4808      	ldr	r0, [pc, #32]	; (8005ccc <prvPortStartFirstTask+0x24>)
 8005caa:	6800      	ldr	r0, [r0, #0]
 8005cac:	6800      	ldr	r0, [r0, #0]
 8005cae:	f380 8808 	msr	MSP, r0
 8005cb2:	f04f 0000 	mov.w	r0, #0
 8005cb6:	f380 8814 	msr	CONTROL, r0
 8005cba:	b662      	cpsie	i
 8005cbc:	b661      	cpsie	f
 8005cbe:	f3bf 8f4f 	dsb	sy
 8005cc2:	f3bf 8f6f 	isb	sy
 8005cc6:	df00      	svc	0
 8005cc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005cca:	bf00      	nop
 8005ccc:	e000ed08 	.word	0xe000ed08

08005cd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005cd6:	4b46      	ldr	r3, [pc, #280]	; (8005df0 <xPortStartScheduler+0x120>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a46      	ldr	r2, [pc, #280]	; (8005df4 <xPortStartScheduler+0x124>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d10a      	bne.n	8005cf6 <xPortStartScheduler+0x26>
	__asm volatile
 8005ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce4:	f383 8811 	msr	BASEPRI, r3
 8005ce8:	f3bf 8f6f 	isb	sy
 8005cec:	f3bf 8f4f 	dsb	sy
 8005cf0:	613b      	str	r3, [r7, #16]
}
 8005cf2:	bf00      	nop
 8005cf4:	e7fe      	b.n	8005cf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005cf6:	4b3e      	ldr	r3, [pc, #248]	; (8005df0 <xPortStartScheduler+0x120>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a3f      	ldr	r2, [pc, #252]	; (8005df8 <xPortStartScheduler+0x128>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d10a      	bne.n	8005d16 <xPortStartScheduler+0x46>
	__asm volatile
 8005d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d04:	f383 8811 	msr	BASEPRI, r3
 8005d08:	f3bf 8f6f 	isb	sy
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	60fb      	str	r3, [r7, #12]
}
 8005d12:	bf00      	nop
 8005d14:	e7fe      	b.n	8005d14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005d16:	4b39      	ldr	r3, [pc, #228]	; (8005dfc <xPortStartScheduler+0x12c>)
 8005d18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	22ff      	movs	r2, #255	; 0xff
 8005d26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005d30:	78fb      	ldrb	r3, [r7, #3]
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	4b31      	ldr	r3, [pc, #196]	; (8005e00 <xPortStartScheduler+0x130>)
 8005d3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005d3e:	4b31      	ldr	r3, [pc, #196]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d40:	2207      	movs	r2, #7
 8005d42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005d44:	e009      	b.n	8005d5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005d46:	4b2f      	ldr	r3, [pc, #188]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	4a2d      	ldr	r2, [pc, #180]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005d50:	78fb      	ldrb	r3, [r7, #3]
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	005b      	lsls	r3, r3, #1
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005d5a:	78fb      	ldrb	r3, [r7, #3]
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d62:	2b80      	cmp	r3, #128	; 0x80
 8005d64:	d0ef      	beq.n	8005d46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005d66:	4b27      	ldr	r3, [pc, #156]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f1c3 0307 	rsb	r3, r3, #7
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d00a      	beq.n	8005d88 <xPortStartScheduler+0xb8>
	__asm volatile
 8005d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d76:	f383 8811 	msr	BASEPRI, r3
 8005d7a:	f3bf 8f6f 	isb	sy
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	60bb      	str	r3, [r7, #8]
}
 8005d84:	bf00      	nop
 8005d86:	e7fe      	b.n	8005d86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005d88:	4b1e      	ldr	r3, [pc, #120]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	021b      	lsls	r3, r3, #8
 8005d8e:	4a1d      	ldr	r2, [pc, #116]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005d92:	4b1c      	ldr	r3, [pc, #112]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005d9a:	4a1a      	ldr	r2, [pc, #104]	; (8005e04 <xPortStartScheduler+0x134>)
 8005d9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	b2da      	uxtb	r2, r3
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005da6:	4b18      	ldr	r3, [pc, #96]	; (8005e08 <xPortStartScheduler+0x138>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a17      	ldr	r2, [pc, #92]	; (8005e08 <xPortStartScheduler+0x138>)
 8005dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005db0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005db2:	4b15      	ldr	r3, [pc, #84]	; (8005e08 <xPortStartScheduler+0x138>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a14      	ldr	r2, [pc, #80]	; (8005e08 <xPortStartScheduler+0x138>)
 8005db8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005dbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005dbe:	f000 f8dd 	bl	8005f7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005dc2:	4b12      	ldr	r3, [pc, #72]	; (8005e0c <xPortStartScheduler+0x13c>)
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005dc8:	f000 f8fc 	bl	8005fc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005dcc:	4b10      	ldr	r3, [pc, #64]	; (8005e10 <xPortStartScheduler+0x140>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a0f      	ldr	r2, [pc, #60]	; (8005e10 <xPortStartScheduler+0x140>)
 8005dd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005dd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005dd8:	f7ff ff66 	bl	8005ca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ddc:	f7ff f84c 	bl	8004e78 <vTaskSwitchContext>
	prvTaskExitError();
 8005de0:	f7ff ff22 	bl	8005c28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	e000ed00 	.word	0xe000ed00
 8005df4:	410fc271 	.word	0x410fc271
 8005df8:	410fc270 	.word	0x410fc270
 8005dfc:	e000e400 	.word	0xe000e400
 8005e00:	20000e3c 	.word	0x20000e3c
 8005e04:	20000e40 	.word	0x20000e40
 8005e08:	e000ed20 	.word	0xe000ed20
 8005e0c:	2000000c 	.word	0x2000000c
 8005e10:	e000ef34 	.word	0xe000ef34

08005e14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
	__asm volatile
 8005e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1e:	f383 8811 	msr	BASEPRI, r3
 8005e22:	f3bf 8f6f 	isb	sy
 8005e26:	f3bf 8f4f 	dsb	sy
 8005e2a:	607b      	str	r3, [r7, #4]
}
 8005e2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005e2e:	4b0f      	ldr	r3, [pc, #60]	; (8005e6c <vPortEnterCritical+0x58>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	3301      	adds	r3, #1
 8005e34:	4a0d      	ldr	r2, [pc, #52]	; (8005e6c <vPortEnterCritical+0x58>)
 8005e36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005e38:	4b0c      	ldr	r3, [pc, #48]	; (8005e6c <vPortEnterCritical+0x58>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d10f      	bne.n	8005e60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005e40:	4b0b      	ldr	r3, [pc, #44]	; (8005e70 <vPortEnterCritical+0x5c>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00a      	beq.n	8005e60 <vPortEnterCritical+0x4c>
	__asm volatile
 8005e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4e:	f383 8811 	msr	BASEPRI, r3
 8005e52:	f3bf 8f6f 	isb	sy
 8005e56:	f3bf 8f4f 	dsb	sy
 8005e5a:	603b      	str	r3, [r7, #0]
}
 8005e5c:	bf00      	nop
 8005e5e:	e7fe      	b.n	8005e5e <vPortEnterCritical+0x4a>
	}
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	2000000c 	.word	0x2000000c
 8005e70:	e000ed04 	.word	0xe000ed04

08005e74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005e7a:	4b12      	ldr	r3, [pc, #72]	; (8005ec4 <vPortExitCritical+0x50>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10a      	bne.n	8005e98 <vPortExitCritical+0x24>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	607b      	str	r3, [r7, #4]
}
 8005e94:	bf00      	nop
 8005e96:	e7fe      	b.n	8005e96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005e98:	4b0a      	ldr	r3, [pc, #40]	; (8005ec4 <vPortExitCritical+0x50>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	4a09      	ldr	r2, [pc, #36]	; (8005ec4 <vPortExitCritical+0x50>)
 8005ea0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005ea2:	4b08      	ldr	r3, [pc, #32]	; (8005ec4 <vPortExitCritical+0x50>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d105      	bne.n	8005eb6 <vPortExitCritical+0x42>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	f383 8811 	msr	BASEPRI, r3
}
 8005eb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005eb6:	bf00      	nop
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	2000000c 	.word	0x2000000c
	...

08005ed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005ed0:	f3ef 8009 	mrs	r0, PSP
 8005ed4:	f3bf 8f6f 	isb	sy
 8005ed8:	4b15      	ldr	r3, [pc, #84]	; (8005f30 <pxCurrentTCBConst>)
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	f01e 0f10 	tst.w	lr, #16
 8005ee0:	bf08      	it	eq
 8005ee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005ee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eea:	6010      	str	r0, [r2, #0]
 8005eec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005ef0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005ef4:	f380 8811 	msr	BASEPRI, r0
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	f7fe ffba 	bl	8004e78 <vTaskSwitchContext>
 8005f04:	f04f 0000 	mov.w	r0, #0
 8005f08:	f380 8811 	msr	BASEPRI, r0
 8005f0c:	bc09      	pop	{r0, r3}
 8005f0e:	6819      	ldr	r1, [r3, #0]
 8005f10:	6808      	ldr	r0, [r1, #0]
 8005f12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f16:	f01e 0f10 	tst.w	lr, #16
 8005f1a:	bf08      	it	eq
 8005f1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005f20:	f380 8809 	msr	PSP, r0
 8005f24:	f3bf 8f6f 	isb	sy
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	f3af 8000 	nop.w

08005f30 <pxCurrentTCBConst>:
 8005f30:	20000810 	.word	0x20000810
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005f34:	bf00      	nop
 8005f36:	bf00      	nop

08005f38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
	__asm volatile
 8005f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f42:	f383 8811 	msr	BASEPRI, r3
 8005f46:	f3bf 8f6f 	isb	sy
 8005f4a:	f3bf 8f4f 	dsb	sy
 8005f4e:	607b      	str	r3, [r7, #4]
}
 8005f50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005f52:	f7fe fed7 	bl	8004d04 <xTaskIncrementTick>
 8005f56:	4603      	mov	r3, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005f5c:	4b06      	ldr	r3, [pc, #24]	; (8005f78 <xPortSysTickHandler+0x40>)
 8005f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	2300      	movs	r3, #0
 8005f66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	f383 8811 	msr	BASEPRI, r3
}
 8005f6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005f70:	bf00      	nop
 8005f72:	3708      	adds	r7, #8
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	e000ed04 	.word	0xe000ed04

08005f7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005f80:	4b0b      	ldr	r3, [pc, #44]	; (8005fb0 <vPortSetupTimerInterrupt+0x34>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005f86:	4b0b      	ldr	r3, [pc, #44]	; (8005fb4 <vPortSetupTimerInterrupt+0x38>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005f8c:	4b0a      	ldr	r3, [pc, #40]	; (8005fb8 <vPortSetupTimerInterrupt+0x3c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a0a      	ldr	r2, [pc, #40]	; (8005fbc <vPortSetupTimerInterrupt+0x40>)
 8005f92:	fba2 2303 	umull	r2, r3, r2, r3
 8005f96:	099b      	lsrs	r3, r3, #6
 8005f98:	4a09      	ldr	r2, [pc, #36]	; (8005fc0 <vPortSetupTimerInterrupt+0x44>)
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005f9e:	4b04      	ldr	r3, [pc, #16]	; (8005fb0 <vPortSetupTimerInterrupt+0x34>)
 8005fa0:	2207      	movs	r2, #7
 8005fa2:	601a      	str	r2, [r3, #0]
}
 8005fa4:	bf00      	nop
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	e000e010 	.word	0xe000e010
 8005fb4:	e000e018 	.word	0xe000e018
 8005fb8:	20000000 	.word	0x20000000
 8005fbc:	10624dd3 	.word	0x10624dd3
 8005fc0:	e000e014 	.word	0xe000e014

08005fc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005fc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005fd4 <vPortEnableVFP+0x10>
 8005fc8:	6801      	ldr	r1, [r0, #0]
 8005fca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005fce:	6001      	str	r1, [r0, #0]
 8005fd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005fd2:	bf00      	nop
 8005fd4:	e000ed88 	.word	0xe000ed88

08005fd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005fde:	f3ef 8305 	mrs	r3, IPSR
 8005fe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2b0f      	cmp	r3, #15
 8005fe8:	d914      	bls.n	8006014 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005fea:	4a17      	ldr	r2, [pc, #92]	; (8006048 <vPortValidateInterruptPriority+0x70>)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4413      	add	r3, r2
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005ff4:	4b15      	ldr	r3, [pc, #84]	; (800604c <vPortValidateInterruptPriority+0x74>)
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	7afa      	ldrb	r2, [r7, #11]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d20a      	bcs.n	8006014 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006002:	f383 8811 	msr	BASEPRI, r3
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	607b      	str	r3, [r7, #4]
}
 8006010:	bf00      	nop
 8006012:	e7fe      	b.n	8006012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006014:	4b0e      	ldr	r3, [pc, #56]	; (8006050 <vPortValidateInterruptPriority+0x78>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800601c:	4b0d      	ldr	r3, [pc, #52]	; (8006054 <vPortValidateInterruptPriority+0x7c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	429a      	cmp	r2, r3
 8006022:	d90a      	bls.n	800603a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006028:	f383 8811 	msr	BASEPRI, r3
 800602c:	f3bf 8f6f 	isb	sy
 8006030:	f3bf 8f4f 	dsb	sy
 8006034:	603b      	str	r3, [r7, #0]
}
 8006036:	bf00      	nop
 8006038:	e7fe      	b.n	8006038 <vPortValidateInterruptPriority+0x60>
	}
 800603a:	bf00      	nop
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	e000e3f0 	.word	0xe000e3f0
 800604c:	20000e3c 	.word	0x20000e3c
 8006050:	e000ed0c 	.word	0xe000ed0c
 8006054:	20000e40 	.word	0x20000e40

08006058 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08a      	sub	sp, #40	; 0x28
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006060:	2300      	movs	r3, #0
 8006062:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006064:	f7fe fd92 	bl	8004b8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006068:	4b5b      	ldr	r3, [pc, #364]	; (80061d8 <pvPortMalloc+0x180>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d101      	bne.n	8006074 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006070:	f000 f920 	bl	80062b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006074:	4b59      	ldr	r3, [pc, #356]	; (80061dc <pvPortMalloc+0x184>)
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4013      	ands	r3, r2
 800607c:	2b00      	cmp	r3, #0
 800607e:	f040 8093 	bne.w	80061a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d01d      	beq.n	80060c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006088:	2208      	movs	r2, #8
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4413      	add	r3, r2
 800608e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	2b00      	cmp	r3, #0
 8006098:	d014      	beq.n	80060c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f023 0307 	bic.w	r3, r3, #7
 80060a0:	3308      	adds	r3, #8
 80060a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f003 0307 	and.w	r3, r3, #7
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00a      	beq.n	80060c4 <pvPortMalloc+0x6c>
	__asm volatile
 80060ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b2:	f383 8811 	msr	BASEPRI, r3
 80060b6:	f3bf 8f6f 	isb	sy
 80060ba:	f3bf 8f4f 	dsb	sy
 80060be:	617b      	str	r3, [r7, #20]
}
 80060c0:	bf00      	nop
 80060c2:	e7fe      	b.n	80060c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d06e      	beq.n	80061a8 <pvPortMalloc+0x150>
 80060ca:	4b45      	ldr	r3, [pc, #276]	; (80061e0 <pvPortMalloc+0x188>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d869      	bhi.n	80061a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80060d4:	4b43      	ldr	r3, [pc, #268]	; (80061e4 <pvPortMalloc+0x18c>)
 80060d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80060d8:	4b42      	ldr	r3, [pc, #264]	; (80061e4 <pvPortMalloc+0x18c>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80060de:	e004      	b.n	80060ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80060e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80060e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d903      	bls.n	80060fc <pvPortMalloc+0xa4>
 80060f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1f1      	bne.n	80060e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80060fc:	4b36      	ldr	r3, [pc, #216]	; (80061d8 <pvPortMalloc+0x180>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006102:	429a      	cmp	r2, r3
 8006104:	d050      	beq.n	80061a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006106:	6a3b      	ldr	r3, [r7, #32]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2208      	movs	r2, #8
 800610c:	4413      	add	r3, r2
 800610e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	6a3b      	ldr	r3, [r7, #32]
 8006116:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	1ad2      	subs	r2, r2, r3
 8006120:	2308      	movs	r3, #8
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	429a      	cmp	r2, r3
 8006126:	d91f      	bls.n	8006168 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4413      	add	r3, r2
 800612e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	f003 0307 	and.w	r3, r3, #7
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <pvPortMalloc+0xf8>
	__asm volatile
 800613a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800613e:	f383 8811 	msr	BASEPRI, r3
 8006142:	f3bf 8f6f 	isb	sy
 8006146:	f3bf 8f4f 	dsb	sy
 800614a:	613b      	str	r3, [r7, #16]
}
 800614c:	bf00      	nop
 800614e:	e7fe      	b.n	800614e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	1ad2      	subs	r2, r2, r3
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800615c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006162:	69b8      	ldr	r0, [r7, #24]
 8006164:	f000 f908 	bl	8006378 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006168:	4b1d      	ldr	r3, [pc, #116]	; (80061e0 <pvPortMalloc+0x188>)
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	4a1b      	ldr	r2, [pc, #108]	; (80061e0 <pvPortMalloc+0x188>)
 8006174:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006176:	4b1a      	ldr	r3, [pc, #104]	; (80061e0 <pvPortMalloc+0x188>)
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4b1b      	ldr	r3, [pc, #108]	; (80061e8 <pvPortMalloc+0x190>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	429a      	cmp	r2, r3
 8006180:	d203      	bcs.n	800618a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006182:	4b17      	ldr	r3, [pc, #92]	; (80061e0 <pvPortMalloc+0x188>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a18      	ldr	r2, [pc, #96]	; (80061e8 <pvPortMalloc+0x190>)
 8006188:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800618a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	4b13      	ldr	r3, [pc, #76]	; (80061dc <pvPortMalloc+0x184>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	431a      	orrs	r2, r3
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619a:	2200      	movs	r2, #0
 800619c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800619e:	4b13      	ldr	r3, [pc, #76]	; (80061ec <pvPortMalloc+0x194>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	3301      	adds	r3, #1
 80061a4:	4a11      	ldr	r2, [pc, #68]	; (80061ec <pvPortMalloc+0x194>)
 80061a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80061a8:	f7fe fcfe 	bl	8004ba8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	f003 0307 	and.w	r3, r3, #7
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00a      	beq.n	80061cc <pvPortMalloc+0x174>
	__asm volatile
 80061b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ba:	f383 8811 	msr	BASEPRI, r3
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f3bf 8f4f 	dsb	sy
 80061c6:	60fb      	str	r3, [r7, #12]
}
 80061c8:	bf00      	nop
 80061ca:	e7fe      	b.n	80061ca <pvPortMalloc+0x172>
	return pvReturn;
 80061cc:	69fb      	ldr	r3, [r7, #28]
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3728      	adds	r7, #40	; 0x28
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	20004a4c 	.word	0x20004a4c
 80061dc:	20004a60 	.word	0x20004a60
 80061e0:	20004a50 	.word	0x20004a50
 80061e4:	20004a44 	.word	0x20004a44
 80061e8:	20004a54 	.word	0x20004a54
 80061ec:	20004a58 	.word	0x20004a58

080061f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d04d      	beq.n	800629e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006202:	2308      	movs	r3, #8
 8006204:	425b      	negs	r3, r3
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	4413      	add	r3, r2
 800620a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	4b24      	ldr	r3, [pc, #144]	; (80062a8 <vPortFree+0xb8>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4013      	ands	r3, r2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10a      	bne.n	8006234 <vPortFree+0x44>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	60fb      	str	r3, [r7, #12]
}
 8006230:	bf00      	nop
 8006232:	e7fe      	b.n	8006232 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00a      	beq.n	8006252 <vPortFree+0x62>
	__asm volatile
 800623c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006240:	f383 8811 	msr	BASEPRI, r3
 8006244:	f3bf 8f6f 	isb	sy
 8006248:	f3bf 8f4f 	dsb	sy
 800624c:	60bb      	str	r3, [r7, #8]
}
 800624e:	bf00      	nop
 8006250:	e7fe      	b.n	8006250 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	4b14      	ldr	r3, [pc, #80]	; (80062a8 <vPortFree+0xb8>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4013      	ands	r3, r2
 800625c:	2b00      	cmp	r3, #0
 800625e:	d01e      	beq.n	800629e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d11a      	bne.n	800629e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	685a      	ldr	r2, [r3, #4]
 800626c:	4b0e      	ldr	r3, [pc, #56]	; (80062a8 <vPortFree+0xb8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	43db      	mvns	r3, r3
 8006272:	401a      	ands	r2, r3
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006278:	f7fe fc88 	bl	8004b8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	685a      	ldr	r2, [r3, #4]
 8006280:	4b0a      	ldr	r3, [pc, #40]	; (80062ac <vPortFree+0xbc>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4413      	add	r3, r2
 8006286:	4a09      	ldr	r2, [pc, #36]	; (80062ac <vPortFree+0xbc>)
 8006288:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800628a:	6938      	ldr	r0, [r7, #16]
 800628c:	f000 f874 	bl	8006378 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006290:	4b07      	ldr	r3, [pc, #28]	; (80062b0 <vPortFree+0xc0>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3301      	adds	r3, #1
 8006296:	4a06      	ldr	r2, [pc, #24]	; (80062b0 <vPortFree+0xc0>)
 8006298:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800629a:	f7fe fc85 	bl	8004ba8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800629e:	bf00      	nop
 80062a0:	3718      	adds	r7, #24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop
 80062a8:	20004a60 	.word	0x20004a60
 80062ac:	20004a50 	.word	0x20004a50
 80062b0:	20004a5c 	.word	0x20004a5c

080062b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80062ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80062be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80062c0:	4b27      	ldr	r3, [pc, #156]	; (8006360 <prvHeapInit+0xac>)
 80062c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00c      	beq.n	80062e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	3307      	adds	r3, #7
 80062d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f023 0307 	bic.w	r3, r3, #7
 80062da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80062dc:	68ba      	ldr	r2, [r7, #8]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	1ad3      	subs	r3, r2, r3
 80062e2:	4a1f      	ldr	r2, [pc, #124]	; (8006360 <prvHeapInit+0xac>)
 80062e4:	4413      	add	r3, r2
 80062e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80062ec:	4a1d      	ldr	r2, [pc, #116]	; (8006364 <prvHeapInit+0xb0>)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80062f2:	4b1c      	ldr	r3, [pc, #112]	; (8006364 <prvHeapInit+0xb0>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	4413      	add	r3, r2
 80062fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006300:	2208      	movs	r2, #8
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	1a9b      	subs	r3, r3, r2
 8006306:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f023 0307 	bic.w	r3, r3, #7
 800630e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	4a15      	ldr	r2, [pc, #84]	; (8006368 <prvHeapInit+0xb4>)
 8006314:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006316:	4b14      	ldr	r3, [pc, #80]	; (8006368 <prvHeapInit+0xb4>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2200      	movs	r2, #0
 800631c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800631e:	4b12      	ldr	r3, [pc, #72]	; (8006368 <prvHeapInit+0xb4>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2200      	movs	r2, #0
 8006324:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	1ad2      	subs	r2, r2, r3
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006334:	4b0c      	ldr	r3, [pc, #48]	; (8006368 <prvHeapInit+0xb4>)
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	4a0a      	ldr	r2, [pc, #40]	; (800636c <prvHeapInit+0xb8>)
 8006342:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	4a09      	ldr	r2, [pc, #36]	; (8006370 <prvHeapInit+0xbc>)
 800634a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800634c:	4b09      	ldr	r3, [pc, #36]	; (8006374 <prvHeapInit+0xc0>)
 800634e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006352:	601a      	str	r2, [r3, #0]
}
 8006354:	bf00      	nop
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	20000e44 	.word	0x20000e44
 8006364:	20004a44 	.word	0x20004a44
 8006368:	20004a4c 	.word	0x20004a4c
 800636c:	20004a54 	.word	0x20004a54
 8006370:	20004a50 	.word	0x20004a50
 8006374:	20004a60 	.word	0x20004a60

08006378 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006380:	4b28      	ldr	r3, [pc, #160]	; (8006424 <prvInsertBlockIntoFreeList+0xac>)
 8006382:	60fb      	str	r3, [r7, #12]
 8006384:	e002      	b.n	800638c <prvInsertBlockIntoFreeList+0x14>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	60fb      	str	r3, [r7, #12]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	429a      	cmp	r2, r3
 8006394:	d8f7      	bhi.n	8006386 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	4413      	add	r3, r2
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d108      	bne.n	80063ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	441a      	add	r2, r3
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	68ba      	ldr	r2, [r7, #8]
 80063c4:	441a      	add	r2, r3
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d118      	bne.n	8006400 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	4b15      	ldr	r3, [pc, #84]	; (8006428 <prvInsertBlockIntoFreeList+0xb0>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d00d      	beq.n	80063f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685a      	ldr	r2, [r3, #4]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	441a      	add	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	601a      	str	r2, [r3, #0]
 80063f4:	e008      	b.n	8006408 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80063f6:	4b0c      	ldr	r3, [pc, #48]	; (8006428 <prvInsertBlockIntoFreeList+0xb0>)
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	e003      	b.n	8006408 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	429a      	cmp	r2, r3
 800640e:	d002      	beq.n	8006416 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006416:	bf00      	nop
 8006418:	3714      	adds	r7, #20
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	20004a44 	.word	0x20004a44
 8006428:	20004a4c 	.word	0x20004a4c

0800642c <__libc_init_array>:
 800642c:	b570      	push	{r4, r5, r6, lr}
 800642e:	4d0d      	ldr	r5, [pc, #52]	; (8006464 <__libc_init_array+0x38>)
 8006430:	4c0d      	ldr	r4, [pc, #52]	; (8006468 <__libc_init_array+0x3c>)
 8006432:	1b64      	subs	r4, r4, r5
 8006434:	10a4      	asrs	r4, r4, #2
 8006436:	2600      	movs	r6, #0
 8006438:	42a6      	cmp	r6, r4
 800643a:	d109      	bne.n	8006450 <__libc_init_array+0x24>
 800643c:	4d0b      	ldr	r5, [pc, #44]	; (800646c <__libc_init_array+0x40>)
 800643e:	4c0c      	ldr	r4, [pc, #48]	; (8006470 <__libc_init_array+0x44>)
 8006440:	f000 f8f6 	bl	8006630 <_init>
 8006444:	1b64      	subs	r4, r4, r5
 8006446:	10a4      	asrs	r4, r4, #2
 8006448:	2600      	movs	r6, #0
 800644a:	42a6      	cmp	r6, r4
 800644c:	d105      	bne.n	800645a <__libc_init_array+0x2e>
 800644e:	bd70      	pop	{r4, r5, r6, pc}
 8006450:	f855 3b04 	ldr.w	r3, [r5], #4
 8006454:	4798      	blx	r3
 8006456:	3601      	adds	r6, #1
 8006458:	e7ee      	b.n	8006438 <__libc_init_array+0xc>
 800645a:	f855 3b04 	ldr.w	r3, [r5], #4
 800645e:	4798      	blx	r3
 8006460:	3601      	adds	r6, #1
 8006462:	e7f2      	b.n	800644a <__libc_init_array+0x1e>
 8006464:	0800695c 	.word	0x0800695c
 8006468:	0800695c 	.word	0x0800695c
 800646c:	0800695c 	.word	0x0800695c
 8006470:	08006960 	.word	0x08006960

08006474 <__retarget_lock_acquire_recursive>:
 8006474:	4770      	bx	lr

08006476 <__retarget_lock_release_recursive>:
 8006476:	4770      	bx	lr

08006478 <memcpy>:
 8006478:	440a      	add	r2, r1
 800647a:	4291      	cmp	r1, r2
 800647c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006480:	d100      	bne.n	8006484 <memcpy+0xc>
 8006482:	4770      	bx	lr
 8006484:	b510      	push	{r4, lr}
 8006486:	f811 4b01 	ldrb.w	r4, [r1], #1
 800648a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800648e:	4291      	cmp	r1, r2
 8006490:	d1f9      	bne.n	8006486 <memcpy+0xe>
 8006492:	bd10      	pop	{r4, pc}

08006494 <memset>:
 8006494:	4402      	add	r2, r0
 8006496:	4603      	mov	r3, r0
 8006498:	4293      	cmp	r3, r2
 800649a:	d100      	bne.n	800649e <memset+0xa>
 800649c:	4770      	bx	lr
 800649e:	f803 1b01 	strb.w	r1, [r3], #1
 80064a2:	e7f9      	b.n	8006498 <memset+0x4>

080064a4 <cleanup_glue>:
 80064a4:	b538      	push	{r3, r4, r5, lr}
 80064a6:	460c      	mov	r4, r1
 80064a8:	6809      	ldr	r1, [r1, #0]
 80064aa:	4605      	mov	r5, r0
 80064ac:	b109      	cbz	r1, 80064b2 <cleanup_glue+0xe>
 80064ae:	f7ff fff9 	bl	80064a4 <cleanup_glue>
 80064b2:	4621      	mov	r1, r4
 80064b4:	4628      	mov	r0, r5
 80064b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064ba:	f000 b869 	b.w	8006590 <_free_r>
	...

080064c0 <_reclaim_reent>:
 80064c0:	4b2c      	ldr	r3, [pc, #176]	; (8006574 <_reclaim_reent+0xb4>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4283      	cmp	r3, r0
 80064c6:	b570      	push	{r4, r5, r6, lr}
 80064c8:	4604      	mov	r4, r0
 80064ca:	d051      	beq.n	8006570 <_reclaim_reent+0xb0>
 80064cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80064ce:	b143      	cbz	r3, 80064e2 <_reclaim_reent+0x22>
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d14a      	bne.n	800656c <_reclaim_reent+0xac>
 80064d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064d8:	6819      	ldr	r1, [r3, #0]
 80064da:	b111      	cbz	r1, 80064e2 <_reclaim_reent+0x22>
 80064dc:	4620      	mov	r0, r4
 80064de:	f000 f857 	bl	8006590 <_free_r>
 80064e2:	6961      	ldr	r1, [r4, #20]
 80064e4:	b111      	cbz	r1, 80064ec <_reclaim_reent+0x2c>
 80064e6:	4620      	mov	r0, r4
 80064e8:	f000 f852 	bl	8006590 <_free_r>
 80064ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80064ee:	b111      	cbz	r1, 80064f6 <_reclaim_reent+0x36>
 80064f0:	4620      	mov	r0, r4
 80064f2:	f000 f84d 	bl	8006590 <_free_r>
 80064f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80064f8:	b111      	cbz	r1, 8006500 <_reclaim_reent+0x40>
 80064fa:	4620      	mov	r0, r4
 80064fc:	f000 f848 	bl	8006590 <_free_r>
 8006500:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006502:	b111      	cbz	r1, 800650a <_reclaim_reent+0x4a>
 8006504:	4620      	mov	r0, r4
 8006506:	f000 f843 	bl	8006590 <_free_r>
 800650a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800650c:	b111      	cbz	r1, 8006514 <_reclaim_reent+0x54>
 800650e:	4620      	mov	r0, r4
 8006510:	f000 f83e 	bl	8006590 <_free_r>
 8006514:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006516:	b111      	cbz	r1, 800651e <_reclaim_reent+0x5e>
 8006518:	4620      	mov	r0, r4
 800651a:	f000 f839 	bl	8006590 <_free_r>
 800651e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006520:	b111      	cbz	r1, 8006528 <_reclaim_reent+0x68>
 8006522:	4620      	mov	r0, r4
 8006524:	f000 f834 	bl	8006590 <_free_r>
 8006528:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800652a:	b111      	cbz	r1, 8006532 <_reclaim_reent+0x72>
 800652c:	4620      	mov	r0, r4
 800652e:	f000 f82f 	bl	8006590 <_free_r>
 8006532:	69a3      	ldr	r3, [r4, #24]
 8006534:	b1e3      	cbz	r3, 8006570 <_reclaim_reent+0xb0>
 8006536:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006538:	4620      	mov	r0, r4
 800653a:	4798      	blx	r3
 800653c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800653e:	b1b9      	cbz	r1, 8006570 <_reclaim_reent+0xb0>
 8006540:	4620      	mov	r0, r4
 8006542:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006546:	f7ff bfad 	b.w	80064a4 <cleanup_glue>
 800654a:	5949      	ldr	r1, [r1, r5]
 800654c:	b941      	cbnz	r1, 8006560 <_reclaim_reent+0xa0>
 800654e:	3504      	adds	r5, #4
 8006550:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006552:	2d80      	cmp	r5, #128	; 0x80
 8006554:	68d9      	ldr	r1, [r3, #12]
 8006556:	d1f8      	bne.n	800654a <_reclaim_reent+0x8a>
 8006558:	4620      	mov	r0, r4
 800655a:	f000 f819 	bl	8006590 <_free_r>
 800655e:	e7ba      	b.n	80064d6 <_reclaim_reent+0x16>
 8006560:	680e      	ldr	r6, [r1, #0]
 8006562:	4620      	mov	r0, r4
 8006564:	f000 f814 	bl	8006590 <_free_r>
 8006568:	4631      	mov	r1, r6
 800656a:	e7ef      	b.n	800654c <_reclaim_reent+0x8c>
 800656c:	2500      	movs	r5, #0
 800656e:	e7ef      	b.n	8006550 <_reclaim_reent+0x90>
 8006570:	bd70      	pop	{r4, r5, r6, pc}
 8006572:	bf00      	nop
 8006574:	20000010 	.word	0x20000010

08006578 <__malloc_lock>:
 8006578:	4801      	ldr	r0, [pc, #4]	; (8006580 <__malloc_lock+0x8>)
 800657a:	f7ff bf7b 	b.w	8006474 <__retarget_lock_acquire_recursive>
 800657e:	bf00      	nop
 8006580:	20004ff8 	.word	0x20004ff8

08006584 <__malloc_unlock>:
 8006584:	4801      	ldr	r0, [pc, #4]	; (800658c <__malloc_unlock+0x8>)
 8006586:	f7ff bf76 	b.w	8006476 <__retarget_lock_release_recursive>
 800658a:	bf00      	nop
 800658c:	20004ff8 	.word	0x20004ff8

08006590 <_free_r>:
 8006590:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006592:	2900      	cmp	r1, #0
 8006594:	d048      	beq.n	8006628 <_free_r+0x98>
 8006596:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800659a:	9001      	str	r0, [sp, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	f1a1 0404 	sub.w	r4, r1, #4
 80065a2:	bfb8      	it	lt
 80065a4:	18e4      	addlt	r4, r4, r3
 80065a6:	f7ff ffe7 	bl	8006578 <__malloc_lock>
 80065aa:	4a20      	ldr	r2, [pc, #128]	; (800662c <_free_r+0x9c>)
 80065ac:	9801      	ldr	r0, [sp, #4]
 80065ae:	6813      	ldr	r3, [r2, #0]
 80065b0:	4615      	mov	r5, r2
 80065b2:	b933      	cbnz	r3, 80065c2 <_free_r+0x32>
 80065b4:	6063      	str	r3, [r4, #4]
 80065b6:	6014      	str	r4, [r2, #0]
 80065b8:	b003      	add	sp, #12
 80065ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065be:	f7ff bfe1 	b.w	8006584 <__malloc_unlock>
 80065c2:	42a3      	cmp	r3, r4
 80065c4:	d90b      	bls.n	80065de <_free_r+0x4e>
 80065c6:	6821      	ldr	r1, [r4, #0]
 80065c8:	1862      	adds	r2, r4, r1
 80065ca:	4293      	cmp	r3, r2
 80065cc:	bf04      	itt	eq
 80065ce:	681a      	ldreq	r2, [r3, #0]
 80065d0:	685b      	ldreq	r3, [r3, #4]
 80065d2:	6063      	str	r3, [r4, #4]
 80065d4:	bf04      	itt	eq
 80065d6:	1852      	addeq	r2, r2, r1
 80065d8:	6022      	streq	r2, [r4, #0]
 80065da:	602c      	str	r4, [r5, #0]
 80065dc:	e7ec      	b.n	80065b8 <_free_r+0x28>
 80065de:	461a      	mov	r2, r3
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	b10b      	cbz	r3, 80065e8 <_free_r+0x58>
 80065e4:	42a3      	cmp	r3, r4
 80065e6:	d9fa      	bls.n	80065de <_free_r+0x4e>
 80065e8:	6811      	ldr	r1, [r2, #0]
 80065ea:	1855      	adds	r5, r2, r1
 80065ec:	42a5      	cmp	r5, r4
 80065ee:	d10b      	bne.n	8006608 <_free_r+0x78>
 80065f0:	6824      	ldr	r4, [r4, #0]
 80065f2:	4421      	add	r1, r4
 80065f4:	1854      	adds	r4, r2, r1
 80065f6:	42a3      	cmp	r3, r4
 80065f8:	6011      	str	r1, [r2, #0]
 80065fa:	d1dd      	bne.n	80065b8 <_free_r+0x28>
 80065fc:	681c      	ldr	r4, [r3, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	6053      	str	r3, [r2, #4]
 8006602:	4421      	add	r1, r4
 8006604:	6011      	str	r1, [r2, #0]
 8006606:	e7d7      	b.n	80065b8 <_free_r+0x28>
 8006608:	d902      	bls.n	8006610 <_free_r+0x80>
 800660a:	230c      	movs	r3, #12
 800660c:	6003      	str	r3, [r0, #0]
 800660e:	e7d3      	b.n	80065b8 <_free_r+0x28>
 8006610:	6825      	ldr	r5, [r4, #0]
 8006612:	1961      	adds	r1, r4, r5
 8006614:	428b      	cmp	r3, r1
 8006616:	bf04      	itt	eq
 8006618:	6819      	ldreq	r1, [r3, #0]
 800661a:	685b      	ldreq	r3, [r3, #4]
 800661c:	6063      	str	r3, [r4, #4]
 800661e:	bf04      	itt	eq
 8006620:	1949      	addeq	r1, r1, r5
 8006622:	6021      	streq	r1, [r4, #0]
 8006624:	6054      	str	r4, [r2, #4]
 8006626:	e7c7      	b.n	80065b8 <_free_r+0x28>
 8006628:	b003      	add	sp, #12
 800662a:	bd30      	pop	{r4, r5, pc}
 800662c:	20004a64 	.word	0x20004a64

08006630 <_init>:
 8006630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006632:	bf00      	nop
 8006634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006636:	bc08      	pop	{r3}
 8006638:	469e      	mov	lr, r3
 800663a:	4770      	bx	lr

0800663c <_fini>:
 800663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663e:	bf00      	nop
 8006640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006642:	bc08      	pop	{r3}
 8006644:	469e      	mov	lr, r3
 8006646:	4770      	bx	lr
