Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b98291b3d10843939a0b23232581dd47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_32bit_test_behav xil_defaultlib.cpu_32bit_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'ALUcont' [C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_1/lab_1.srcs/sim_1/new/cpu_32bit_test.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cpu_32bit
Compiling module xil_defaultlib.cpu_32bit_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_32bit_test_behav
