=====
SETUP
-12.345
51.314
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s24
42.212
43.034
bu/data_out_new_31_s3
47.279
48.101
bu/data_out_new_31_s0
50.688
51.314
cpu_1/MEMWB_DMemOut_31_s0
51.314
=====
SETUP
-12.127
51.322
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_2_s25
28.232
29.331
cpu_1/data_addr_Z_2_s20
29.336
30.435
cpu_1/data_addr_Z_2_s16
30.446
31.268
cpu_1/data_addr_Z_2_s15
33.418
34.240
flashController/n1277_s2
37.388
38.420
flashController/n542_s19
40.705
41.804
mem/n355_s7
43.316
44.138
mem/n355_s4
46.240
47.062
mem/data_mem_2_s5
48.261
49.287
mem/data_mem_2_data_mem_2_0_0_s0
51.322
=====
SETUP
-12.035
51.004
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s25
42.212
43.034
bu/data_out_new_13_s3
47.294
48.393
bu/data_out_new_13_s0
50.182
51.004
cpu_1/MEMWB_DMemOut_13_s0
51.004
=====
SETUP
-11.990
50.959
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/unsigned_sub_25_s
22.825
23.375
cpu_1/cpu_alu/unsigned_sub_26_s
23.375
23.432
cpu_1/cpu_alu/unsigned_sub_27_s
23.432
23.489
cpu_1/cpu_alu/unsigned_sub_28_s
23.489
23.546
cpu_1/cpu_alu/unsigned_sub_29_s
23.546
24.109
cpu_1/n2026_s15
24.919
25.951
cpu_1/n2026_s12
25.957
27.056
cpu_1/n2026_s8
27.860
28.959
cpu_1/n2026_s5
29.449
30.481
flashController/n7_s20
33.244
34.270
flashController/n7_s9
34.695
35.727
ramData_inst/ctr_3_s15
39.133
39.935
ramData_inst/ctr_3_s5
40.356
40.982
bu/data_out_new_3_s4
45.707
46.806
bu/data_out_new_3_s1
48.429
49.055
bu/data_out_new_3_s0
49.860
50.959
cpu_1/MEMWB_DMemOut_3_s0
50.959
=====
SETUP
-11.943
50.912
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s25
42.212
43.034
bu/data_out_new_17_s3
47.588
48.410
bu/data_out_new_17_s0
49.880
50.912
cpu_1/MEMWB_DMemOut_17_s0
50.912
=====
SETUP
-11.941
50.910
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s15
35.383
36.415
flashController/n7_s4
38.528
39.350
flashController/n7_s1
40.165
41.264
bu/data_out_new_7_s5
47.332
47.958
bu/data_out_new_7_s1
47.963
48.589
bu/data_out_new_7_s0
49.878
50.910
cpu_1/MEMWB_DMemOut_7_s0
50.910
=====
SETUP
-11.913
50.882
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s8
36.831
37.863
flashController/n549_s20
39.821
40.643
flashController/n544_s26
43.932
44.754
flashController/n544_s21
45.564
46.190
flashController/n550_s18
47.549
48.648
flashController/n550_s15
49.783
50.882
flashController/data_out_23_s0
50.882
=====
SETUP
-11.868
50.837
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s25
42.212
43.034
bu/data_out_new_18_s2
48.568
49.390
bu/data_out_new_18_s0
50.211
50.837
cpu_1/MEMWB_DMemOut_18_s0
50.837
=====
SETUP
-11.819
50.788
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/unsigned_sub_25_s
22.825
23.375
cpu_1/cpu_alu/unsigned_sub_26_s
23.375
23.432
cpu_1/cpu_alu/unsigned_sub_27_s
23.432
23.489
cpu_1/cpu_alu/unsigned_sub_28_s
23.489
23.546
cpu_1/cpu_alu/unsigned_sub_29_s
23.546
24.109
cpu_1/n2026_s15
24.919
25.951
cpu_1/n2026_s12
25.957
27.056
cpu_1/n2026_s8
27.860
28.959
cpu_1/n2026_s5
29.449
30.481
flashController/n7_s20
33.244
34.270
flashController/n7_s9
34.695
35.727
bu/data_out_new_31_s22
38.979
39.801
bu/data_out_new_5_s7
41.639
42.738
bu/data_out_new_5_s5
46.139
47.238
bu/data_out_new_5_s1
47.243
48.065
bu/data_out_new_5_s0
49.689
50.788
cpu_1/MEMWB_DMemOut_5_s0
50.788
=====
SETUP
-11.817
50.786
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s14
39.712
40.337
bu/data_out_new_31_s7
40.756
41.788
bu/data_out_new_25_s1
47.023
47.845
bu/data_out_new_25_s0
49.964
50.786
cpu_1/MEMWB_DMemOut_25_s0
50.786
=====
SETUP
-11.803
50.772
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s15
35.383
36.415
flashController/n7_s4
38.528
39.350
flashController/n7_s1
40.165
41.264
bu/data_out_new_29_s5
46.669
47.695
bu/data_out_new_29_s1
48.114
48.936
bu/data_out_new_29_s0
49.740
50.772
cpu_1/MEMWB_DMemOut_29_s0
50.772
=====
SETUP
-11.769
50.738
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/unsigned_sub_25_s
22.825
23.375
cpu_1/cpu_alu/unsigned_sub_26_s
23.375
23.432
cpu_1/cpu_alu/unsigned_sub_27_s
23.432
23.489
cpu_1/cpu_alu/unsigned_sub_28_s
23.489
23.546
cpu_1/cpu_alu/unsigned_sub_29_s
23.546
24.109
cpu_1/n2026_s15
24.919
25.951
cpu_1/n2026_s12
25.957
27.056
cpu_1/n2026_s8
27.860
28.959
cpu_1/n2026_s5
29.449
30.481
flashController/n7_s20
33.244
34.270
flashController/n7_s9
34.695
35.727
ramData_inst/ctr_3_s15
39.133
39.955
bu/btn_ren_Z_s0
40.450
41.272
ppu_inst/n18343_s2
43.715
44.537
ppu_inst/n18345_s1
46.194
47.016
ppu_inst/writeSprite_6_s0
50.738
=====
SETUP
-11.739
50.708
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/unsigned_sub_25_s
22.825
23.375
cpu_1/cpu_alu/unsigned_sub_26_s
23.375
23.432
cpu_1/cpu_alu/unsigned_sub_27_s
23.432
23.489
cpu_1/cpu_alu/unsigned_sub_28_s
23.489
23.546
cpu_1/cpu_alu/unsigned_sub_29_s
23.546
24.109
cpu_1/n2026_s15
24.919
25.951
cpu_1/n2026_s12
25.957
27.056
cpu_1/n2026_s8
27.860
28.959
cpu_1/n2026_s5
29.449
30.481
flashController/n7_s20
33.244
34.270
flashController/n7_s9
34.695
35.727
ramData_inst/ctr_3_s15
39.133
39.935
ramData_inst/ctr_3_s5
40.356
40.982
bu/data_out_new_2_s4
44.593
45.692
bu/data_out_new_2_s1
47.801
48.427
bu/data_out_new_2_s0
49.886
50.708
cpu_1/MEMWB_DMemOut_2_s0
50.708
=====
SETUP
-11.711
50.680
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s24
42.212
43.034
bu/data_out_new_30_s2
47.753
48.575
bu/data_out_new_30_s0
49.858
50.680
cpu_1/MEMWB_DMemOut_30_s0
50.680
=====
SETUP
-11.627
50.596
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s15
35.383
36.415
flashController/n7_s4
38.528
39.350
flashController/n7_s1
40.165
41.264
bu/data_out_new_21_s5
46.847
47.473
bu/data_out_new_21_s1
47.479
48.511
bu/data_out_new_21_s0
49.970
50.596
cpu_1/MEMWB_DMemOut_21_s0
50.596
=====
SETUP
-11.617
50.586
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s25
42.212
43.034
bu/data_out_new_15_s3
47.304
47.930
bu/data_out_new_15_s0
49.554
50.586
cpu_1/MEMWB_DMemOut_15_s0
50.586
=====
SETUP
-11.604
50.573
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s8
36.831
37.863
flashController/n549_s20
39.821
40.643
flashController/n544_s26
43.932
44.754
flashController/n544_s21
45.564
46.190
flashController/n560_s18
47.705
48.737
flashController/n560_s15
49.541
50.573
flashController/data_out_13_s0
50.573
=====
SETUP
-11.577
50.546
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s8
36.831
37.863
flashController/n549_s20
39.821
40.643
flashController/n544_s26
43.932
44.754
flashController/n544_s21
45.564
46.190
flashController/n554_s18
48.002
49.028
flashController/n554_s15
49.447
50.546
flashController/data_out_19_s0
50.546
=====
SETUP
-11.545
50.514
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s25
42.212
43.034
bu/data_out_new_11_s3
47.304
48.403
bu/data_out_new_11_s0
49.692
50.514
cpu_1/MEMWB_DMemOut_11_s0
50.514
=====
SETUP
-11.539
50.508
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s15
35.383
36.415
flashController/n7_s4
38.528
39.350
flashController/n7_s1
40.165
41.264
bu/data_out_new_20_s5
46.353
46.979
bu/data_out_new_20_s1
46.985
48.017
bu/data_out_new_20_s0
49.476
50.508
cpu_1/MEMWB_DMemOut_20_s0
50.508
=====
SETUP
-11.528
50.497
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s15
35.383
36.415
flashController/n7_s4
38.528
39.350
flashController/n7_s1
40.165
41.264
bu/data_out_new_6_s5
46.847
47.473
bu/data_out_new_6_s1
47.479
48.578
bu/data_out_new_6_s0
49.398
50.497
cpu_1/MEMWB_DMemOut_6_s0
50.497
=====
SETUP
-11.526
50.495
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s25
42.212
43.034
bu/data_out_new_26_s3
48.568
49.390
bu/data_out_new_26_s0
49.396
50.495
cpu_1/MEMWB_DMemOut_26_s0
50.495
=====
SETUP
-11.504
50.473
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/cpu_regs/n4575_s1
4.939
6.038
cpu_1/n2124_s7
8.533
9.565
cpu_1/n2099_s5
13.489
14.588
cpu_1/n2099_s3
15.723
16.755
cpu_1/ALUInB_25_s2
20.153
21.185
cpu_1/cpu_alu/n407_s
22.667
23.217
cpu_1/cpu_alu/n406_s
23.217
23.274
cpu_1/cpu_alu/n405_s
23.274
23.837
cpu_1/n2027_s18
24.641
25.673
cpu_1/n2027_s14
27.611
28.710
cpu_1/n2027_s10
29.684
30.506
cpu_1/n2027_s4
31.960
32.586
ramData_inst/ctr_3_s7
34.539
35.361
flashController/n7_s15
35.383
36.415
flashController/n7_s4
38.528
39.350
flashController/n7_s1
40.165
41.264
bu/data_out_new_22_s5
45.700
46.326
bu/data_out_new_22_s1
47.609
48.708
bu/data_out_new_22_s0
49.847
50.473
cpu_1/MEMWB_DMemOut_22_s0
50.473
=====
SETUP
-11.431
50.400
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_10_s26
28.534
29.336
cpu_1/data_addr_Z_10_s19
29.755
30.381
cpu_1/data_addr_Z_10_s16
31.185
32.007
cpu_1/data_addr_Z_10_s15
34.769
35.801
bu/btn_ren_Z_s5
38.256
38.882
bu/data_out_new_31_s5
39.381
40.413
bu/data_out_new_31_s25
42.212
43.034
bu/data_out_new_23_s3
47.294
48.393
bu/data_out_new_23_s0
49.368
50.400
cpu_1/MEMWB_DMemOut_23_s0
50.400
=====
SETUP
-11.383
50.578
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_1_s0
2.332
2.790
cpu_1/control_bypass_ex/n18_s0
5.070
6.028
cpu_1/control_bypass_ex/n19_s0
6.028
6.085
cpu_1/control_bypass_ex/n20_s0
6.085
6.142
cpu_1/control_bypass_ex/n21_s0
6.142
6.199
cpu_1/ALUInA_11_s5
8.390
9.212
cpu_1/ALUInA_26_s3
12.295
13.117
cpu_1/ALUInA_26_s1
15.544
16.605
cpu_1/ALUInA_26_s0
17.024
17.650
cpu_1/cpu_alu/n59_s5
19.946
20.978
cpu_1/data_addr_Z_18_s25
22.278
22.904
cpu_1/data_addr_Z_18_s19
25.321
25.947
cpu_1/data_addr_Z_2_s25
28.232
29.331
cpu_1/data_addr_Z_2_s20
29.336
30.435
cpu_1/data_addr_Z_2_s16
30.446
31.268
cpu_1/data_addr_Z_2_s15
33.418
34.240
flashController/n1277_s2
37.388
38.420
flashController/n542_s19
40.705
41.804
mem/n355_s7
43.316
44.138
mem/n355_s4
46.240
47.062
mem/data_mem_0_s5
47.933
48.959
mem/data_mem_0_data_mem_0_0_0_s0
50.578
=====
HOLD
-1.412
1.403
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.403
=====
HOLD
-1.148
1.666
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.666
=====
HOLD
-1.148
1.666
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.666
=====
HOLD
-1.148
1.666
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.666
=====
HOLD
-1.129
1.685
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.685
=====
HOLD
-1.122
1.693
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.693
=====
HOLD
-1.122
1.693
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.693
=====
HOLD
-1.108
1.706
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.706
=====
HOLD
-1.105
1.710
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.710
=====
HOLD
-1.101
1.714
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.714
=====
HOLD
-1.101
1.714
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.714
=====
HOLD
-0.858
1.957
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.957
=====
HOLD
-0.841
1.974
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.974
=====
HOLD
-0.837
1.978
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.978
=====
HOLD
-0.804
2.011
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.011
=====
HOLD
-0.785
2.030
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.030
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_done_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
1.086
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0
1.084
