OpenROAD 9f7714859944860f802c7c961ba83ab4ae83849f 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
read_liberty /home/pvc/openroad/Digital-PLL/openroad/OpenROAD-flow-scripts/flow/platforms/gf180/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_3v60.lib.gz
read_db ./results/gf180/pll_digital_pll_controller/base/5_1_grt.odb
detailed_route -output_drc ./reports/gf180/pll_digital_pll_controller/base/5_route_drc.rpt -output_maze ./results/gf180/pll_digital_pll_controller/base/maze.log -disable_via_gen -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4

Units:                2000
Number of layers:     11
Number of macros:     229
Number of vias:       63
Number of viarulegen: 18

[INFO DRT-0150] Reading design.

Design:                   digital_pll_controller
Die area:                 ( 0 0 ) ( 325610 325610 )
Number of track patterns: 10
Number of DEF vias:       0
Number of components:     319
Number of terminals:      36
Number of snets:          2
Number of nets:           246

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_VH
  Layer Via3
    default via: Via3_HV
  Layer Via4
    default via: Via4_1_VH
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 49.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Poly2.
[INFO DRT-0024]   Complete CON.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0033] Poly2 shape region query size = 0.
[INFO DRT-0033] CON shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 7365.
[INFO DRT-0033] Via1 shape region query size = 576.
[INFO DRT-0033] Metal2 shape region query size = 288.
[INFO DRT-0033] Via2 shape region query size = 1152.
[INFO DRT-0033] Metal3 shape region query size = 288.
[INFO DRT-0033] Via3 shape region query size = 1152.
[INFO DRT-0033] Metal4 shape region query size = 187.
[INFO DRT-0033] Via4 shape region query size = 0.
[INFO DRT-0033] Metal5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 248 pins.
[INFO DRT-0081]   Complete 45 unique inst patterns.
[INFO DRT-0084]   Complete 151 groups.
#scanned instances     = 319
#unique  instances     = 49
#stdCellGenAp          = 1260
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 876
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 695
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 164.38 (MB), peak = 164.38 (MB)

[INFO DRT-0157] Number of guides:     1670

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 19 STEP 16800 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 19 STEP 16800 ;
[INFO DRT-0028]   Complete Poly2.
[INFO DRT-0028]   Complete CON.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Poly2 (guide).
[INFO DRT-0035]   Complete CON (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0036] Poly2 guide region query size = 0.
[INFO DRT-0036] CON guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 599.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 500.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 239.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 37.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 164.97 (MB), peak = 164.97 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 537 vertical wires in 1 frboxes and 838 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 79 vertical wires in 1 frboxes and 35 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 168.81 (MB), peak = 168.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 168.81 (MB), peak = 168.81 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 176.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 176.01 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 178.62 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 176.76 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 183.65 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 184.50 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 193.25 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 195.05 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:01, memory = 202.30 (MB).
[INFO DRT-0199]   Number of violations = 57.
Viol/Layer      Metal1 Metal2 Metal3 Metal4
Metal Spacing       30      1      0      1
Recheck              0     12      3      0
Short                0      9      0      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 502.47 (MB), peak = 514.24 (MB)
Total wire length = 7022 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3818 um.
Total wire length on LAYER Metal3 = 2651 um.
Total wire length on LAYER Metal4 = 552 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1252.
Up-via summary (total 1252):

---------------
  Poly2       0
 Metal1     700
 Metal2     510
 Metal3      42
 Metal4       0
---------------
       1252


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 57 violations.
    elapsed time = 00:00:00, memory = 502.47 (MB).
    Completing 20% with 57 violations.
    elapsed time = 00:00:00, memory = 502.47 (MB).
    Completing 30% with 57 violations.
    elapsed time = 00:00:00, memory = 516.06 (MB).
    Completing 40% with 57 violations.
    elapsed time = 00:00:00, memory = 517.35 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:00, memory = 528.69 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:00, memory = 528.69 (MB).
    Completing 70% with 40 violations.
    elapsed time = 00:00:00, memory = 528.69 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:00, memory = 536.61 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:01, memory = 550.39 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer      Metal1 Metal2 Metal4
Metal Spacing       25      0      0
Short                0      7      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 550.52 (MB), peak = 562.31 (MB)
Total wire length = 6995 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3788 um.
Total wire length on LAYER Metal3 = 2636 um.
Total wire length on LAYER Metal4 = 570 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1233.
Up-via summary (total 1233):

---------------
  Poly2       0
 Metal1     699
 Metal2     490
 Metal3      44
 Metal4       0
---------------
       1233


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 550.52 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 565.08 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:00, memory = 565.08 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:01, memory = 569.71 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:01, memory = 569.71 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:01, memory = 569.71 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:01, memory = 576.16 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:01, memory = 576.16 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 576.16 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:01, memory = 576.16 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer      Metal1 Metal2
Metal Spacing       16      1
Short                0      4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 576.16 (MB), peak = 587.82 (MB)
Total wire length = 7020 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3814 um.
Total wire length on LAYER Metal3 = 2640 um.
Total wire length on LAYER Metal4 = 566 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1234.
Up-via summary (total 1234):

---------------
  Poly2       0
 Metal1     699
 Metal2     493
 Metal3      42
 Metal4       0
---------------
       1234


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 577.45 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 577.45 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 577.45 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 577.45 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 586.64 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 590.00 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 590.00 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 590.00 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:00, memory = 590.00 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      Metal1 Metal2
Metal Spacing       15      0
Short                0      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 590.03 (MB), peak = 601.68 (MB)
Total wire length = 7030 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3805 um.
Total wire length on LAYER Metal3 = 2649 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1243.
Up-via summary (total 1243):

---------------
  Poly2       0
 Metal1     699
 Metal2     498
 Metal3      46
 Metal4       0
---------------
       1243


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 590.03 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 590.03 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 590.03 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 590.03 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 592.87 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 593.12 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 593.12 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:00, memory = 593.12 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:00, memory = 596.93 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      Metal1 Metal2
Metal Spacing       15      0
Short                0      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 596.93 (MB), peak = 608.59 (MB)
Total wire length = 7030 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3805 um.
Total wire length on LAYER Metal3 = 2649 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1243.
Up-via summary (total 1243):

---------------
  Poly2       0
 Metal1     699
 Metal2     498
 Metal3      46
 Metal4       0
---------------
       1243


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 596.93 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 596.93 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 596.93 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 596.93 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer      Metal1
Metal Spacing       14
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 604.77 (MB), peak = 616.43 (MB)
Total wire length = 7028 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3801 um.
Total wire length on LAYER Metal3 = 2649 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1244.
Up-via summary (total 1244):

---------------
  Poly2       0
 Metal1     699
 Metal2     499
 Metal3      46
 Metal4       0
---------------
       1244


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 604.77 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 613.46 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer      Metal1
Metal Spacing       14
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 613.70 (MB), peak = 625.60 (MB)
Total wire length = 7028 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3800 um.
Total wire length on LAYER Metal3 = 2650 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1244.
Up-via summary (total 1244):

---------------
  Poly2       0
 Metal1     699
 Metal2     499
 Metal3      46
 Metal4       0
---------------
       1244


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 613.70 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 614.48 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:00, memory = 615.77 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer      Metal1
Metal Spacing       13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 615.77 (MB), peak = 627.68 (MB)
Total wire length = 7026 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3800 um.
Total wire length on LAYER Metal3 = 2649 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1243.
Up-via summary (total 1243):

---------------
  Poly2       0
 Metal1     699
 Metal2     498
 Metal3      46
 Metal4       0
---------------
       1243


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 615.77 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 615.77 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 615.77 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 615.77 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 615.77 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 615.77 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 620.34 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 620.34 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 620.34 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:00, memory = 620.34 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer      Metal1
Metal Spacing       13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 620.34 (MB), peak = 632.25 (MB)
Total wire length = 7028 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3796 um.
Total wire length on LAYER Metal3 = 2655 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1246.
Up-via summary (total 1246):

---------------
  Poly2       0
 Metal1     699
 Metal2     501
 Metal3      46
 Metal4       0
---------------
       1246


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 620.34 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer      Metal1
Metal Spacing       13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 621.89 (MB), peak = 633.80 (MB)
Total wire length = 7028 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3796 um.
Total wire length on LAYER Metal3 = 2655 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1246.
Up-via summary (total 1246):

---------------
  Poly2       0
 Metal1     699
 Metal2     501
 Metal3      46
 Metal4       0
---------------
       1246


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 621.89 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:00, memory = 624.72 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer      Metal1
Metal Spacing       13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 624.72 (MB), peak = 636.64 (MB)
Total wire length = 7028 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3796 um.
Total wire length on LAYER Metal3 = 2655 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1246.
Up-via summary (total 1246):

---------------
  Poly2       0
 Metal1     699
 Metal2     501
 Metal3      46
 Metal4       0
---------------
       1246


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 624.72 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 624.72 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 624.72 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 624.72 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 624.98 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 624.98 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 624.98 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 624.98 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:01, memory = 627.82 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer      Metal1
Metal Spacing       13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 627.82 (MB), peak = 639.73 (MB)
Total wire length = 7028 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3796 um.
Total wire length on LAYER Metal3 = 2655 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1246.
Up-via summary (total 1246):

---------------
  Poly2       0
 Metal1     699
 Metal2     501
 Metal3      46
 Metal4       0
---------------
       1246


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer      Metal1
Metal Spacing       13
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 627.82 (MB), peak = 639.73 (MB)
Total wire length = 7030 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3793 um.
Total wire length on LAYER Metal3 = 2660 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1247.
Up-via summary (total 1247):

---------------
  Poly2       0
 Metal1     699
 Metal2     502
 Metal3      46
 Metal4       0
---------------
       1247


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 627.82 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer      Metal1
Metal Spacing       12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 629.62 (MB), peak = 641.54 (MB)
Total wire length = 7030 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3792 um.
Total wire length on LAYER Metal3 = 2661 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1247.
Up-via summary (total 1247):

---------------
  Poly2       0
 Metal1     699
 Metal2     502
 Metal3      46
 Metal4       0
---------------
       1247


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 629.62 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 632.20 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 632.20 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 632.20 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:00, memory = 633.74 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer      Metal1
Metal Spacing       11
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 633.74 (MB), peak = 645.66 (MB)
Total wire length = 7029 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3791 um.
Total wire length on LAYER Metal3 = 2661 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1247.
Up-via summary (total 1247):

---------------
  Poly2       0
 Metal1     699
 Metal2     502
 Metal3      46
 Metal4       0
---------------
       1247


[INFO DRT-0195] Start 15th stubborn tiles iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 637.35 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 659.52 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 692.00 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 706.70 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:01, memory = 706.70 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:01, memory = 706.70 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:01, memory = 709.27 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:01, memory = 709.27 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:01, memory = 712.11 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 712.11 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer      Metal1
Metal Spacing       10
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:01, memory = 712.11 (MB), peak = 724.02 (MB)
Total wire length = 7029 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3791 um.
Total wire length on LAYER Metal3 = 2661 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1247.
Up-via summary (total 1247):

---------------
  Poly2       0
 Metal1     699
 Metal2     502
 Metal3      46
 Metal4       0
---------------
       1247


[INFO DRT-0195] Start 16th stubborn tiles iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 736.09 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 744.60 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 744.60 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 744.60 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 746.14 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 746.14 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 746.14 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 746.14 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 746.14 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 746.14 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer      Metal1
Metal Spacing       10
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:01, memory = 749.14 (MB), peak = 760.89 (MB)
Total wire length = 7029 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3791 um.
Total wire length on LAYER Metal3 = 2661 um.
Total wire length on LAYER Metal4 = 576 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1247.
Up-via summary (total 1247):

---------------
  Poly2       0
 Metal1     699
 Metal2     502
 Metal3      46
 Metal4       0
---------------
       1247


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 749.14 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 749.14 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 749.14 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 749.14 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 752.60 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 752.60 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 749.18 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:01, memory = 749.18 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:01, memory = 749.18 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 757.30 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer      Metal1
Metal Spacing       18
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 768.96 (MB), peak = 768.96 (MB)
Total wire length = 7010 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3659 um.
Total wire length on LAYER Metal3 = 2686 um.
Total wire length on LAYER Metal4 = 664 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1296.
Up-via summary (total 1296):

---------------
  Poly2       0
 Metal1     699
 Metal2     541
 Metal3      56
 Metal4       0
---------------
       1296


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 768.96 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 768.96 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 768.96 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 768.96 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 770.77 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 770.77 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 770.77 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 770.77 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:00, memory = 774.31 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      Metal1
Metal Spacing       16
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 774.31 (MB), peak = 774.31 (MB)
Total wire length = 7010 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3656 um.
Total wire length on LAYER Metal3 = 2687 um.
Total wire length on LAYER Metal4 = 666 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1296.
Up-via summary (total 1296):

---------------
  Poly2       0
 Metal1     699
 Metal2     541
 Metal3      56
 Metal4       0
---------------
       1296


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 774.31 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 774.31 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 774.31 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 774.31 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 775.34 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 775.34 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 775.34 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:00, memory = 775.34 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      Metal1
Metal Spacing       16
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 776.37 (MB), peak = 776.37 (MB)
Total wire length = 7009 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3658 um.
Total wire length on LAYER Metal3 = 2684 um.
Total wire length on LAYER Metal4 = 666 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1294.
Up-via summary (total 1294):

---------------
  Poly2       0
 Metal1     699
 Metal2     539
 Metal3      56
 Metal4       0
---------------
       1294


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      Metal1
Metal Spacing       16
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 776.37 (MB), peak = 776.37 (MB)
Total wire length = 7002 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3644 um.
Total wire length on LAYER Metal3 = 2683 um.
Total wire length on LAYER Metal4 = 674 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1297.
Up-via summary (total 1297):

---------------
  Poly2       0
 Metal1     699
 Metal2     540
 Metal3      58
 Metal4       0
---------------
       1297


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 776.37 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      Metal1
Metal Spacing       16
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 779.21 (MB), peak = 779.21 (MB)
Total wire length = 7004 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3646 um.
Total wire length on LAYER Metal3 = 2683 um.
Total wire length on LAYER Metal4 = 674 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1297.
Up-via summary (total 1297):

---------------
  Poly2       0
 Metal1     699
 Metal2     540
 Metal3      58
 Metal4       0
---------------
       1297


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 779.21 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer      Metal1
Metal Spacing       14
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 780.24 (MB), peak = 780.24 (MB)
Total wire length = 7005 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3648 um.
Total wire length on LAYER Metal3 = 2682 um.
Total wire length on LAYER Metal4 = 674 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1297.
Up-via summary (total 1297):

---------------
  Poly2       0
 Metal1     699
 Metal2     540
 Metal3      58
 Metal4       0
---------------
       1297


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 780.24 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 780.24 (MB), peak = 780.24 (MB)
Total wire length = 7021 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3657 um.
Total wire length on LAYER Metal3 = 2677 um.
Total wire length on LAYER Metal4 = 685 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1292.
Up-via summary (total 1292):

---------------
  Poly2       0
 Metal1     699
 Metal2     535
 Metal3      58
 Metal4       0
---------------
       1292


[INFO DRT-0195] Start 24th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 788.23 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 788.48 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 788.48 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 788.74 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 788.74 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 788.74 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 788.74 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 788.74 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 788.74 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:00, memory = 776.10 (MB), peak = 788.74 (MB)
Total wire length = 7021 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3657 um.
Total wire length on LAYER Metal3 = 2677 um.
Total wire length on LAYER Metal4 = 685 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1292.
Up-via summary (total 1292):

---------------
  Poly2       0
 Metal1     699
 Metal2     535
 Metal3      58
 Metal4       0
---------------
       1292


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 776.10 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 776.10 (MB), peak = 788.74 (MB)
Total wire length = 6997 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3611 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1293.
Up-via summary (total 1293):

---------------
  Poly2       0
 Metal1     701
 Metal2     530
 Metal3      62
 Metal4       0
---------------
       1293


[INFO DRT-0195] Start 26th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 788.86 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 789.89 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:00, memory = 789.89 (MB), peak = 789.89 (MB)
Total wire length = 6997 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3611 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1293.
Up-via summary (total 1293):

---------------
  Poly2       0
 Metal1     701
 Metal2     530
 Metal3      62
 Metal4       0
---------------
       1293


[INFO DRT-0200] Skipping iteration 27
[INFO DRT-0200] Skipping iteration 28
[INFO DRT-0200] Skipping iteration 29
[INFO DRT-0195] Start 30th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 801.61 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 805.93 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 807.93 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 807.93 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 815.27 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 818.56 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 818.56 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 825.52 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 827.32 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 827.32 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:01, memory = 827.32 (MB), peak = 827.32 (MB)
Total wire length = 6997 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3611 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1293.
Up-via summary (total 1293):

---------------
  Poly2       0
 Metal1     701
 Metal2     530
 Metal3      62
 Metal4       0
---------------
       1293


[INFO DRT-0195] Start 31st stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 834.21 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:00, memory = 835.76 (MB), peak = 835.76 (MB)
Total wire length = 6997 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3611 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1293.
Up-via summary (total 1293):

---------------
  Poly2       0
 Metal1     701
 Metal2     530
 Metal3      62
 Metal4       0
---------------
       1293


[INFO DRT-0200] Skipping iteration 32
[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.76 (MB), peak = 835.76 (MB)
Total wire length = 6996 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3610 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1294.
Up-via summary (total 1294):

---------------
  Poly2       0
 Metal1     701
 Metal2     531
 Metal3      62
 Metal4       0
---------------
       1294


[INFO DRT-0195] Start 34th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer      Metal1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:00, memory = 835.76 (MB), peak = 835.76 (MB)
Total wire length = 6996 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3610 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1294.
Up-via summary (total 1294):

---------------
  Poly2       0
 Metal1     701
 Metal2     531
 Metal3      62
 Metal4       0
---------------
       1294


[INFO DRT-0200] Skipping iteration 35
[INFO DRT-0200] Skipping iteration 36
[INFO DRT-0195] Start 37th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 835.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:00, memory = 835.76 (MB), peak = 835.76 (MB)
Total wire length = 6999 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3613 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1294.
Up-via summary (total 1294):

---------------
  Poly2       0
 Metal1     701
 Metal2     531
 Metal3      62
 Metal4       0
---------------
       1294


[INFO DRT-0198] Complete detail routing.
Total wire length = 6999 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3613 um.
Total wire length on LAYER Metal3 = 2654 um.
Total wire length on LAYER Metal4 = 731 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1294.
Up-via summary (total 1294):

---------------
  Poly2       0
 Metal1     701
 Metal2     531
 Metal3      62
 Metal4       0
---------------
       1294


[INFO DRT-0267] cpu time = 00:02:52, elapsed time = 00:00:28, memory = 835.76 (MB), peak = 835.76 (MB)

[INFO DRT-0180] Post processing.
Took 29 seconds: detailed_route -output_drc ./reports/gf180/pll_digital_pll_controller/base/5_route_drc.rpt -output_maze ./results/gf180/pll_digital_pll_controller/base/maze.log -disable_via_gen -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 0 antenna violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 0:29.51[h:]min:sec. CPU time: user 178.21 sys 1.04 (607%). Peak memory: 855820KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                         29            835 c38c147e3488ab40c12d
