/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  reg [7:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~celloutsig_1_4z;
  assign celloutsig_0_7z = ~celloutsig_0_5z;
  assign celloutsig_1_16z = ~((celloutsig_1_8z[3] | celloutsig_1_3z) & (celloutsig_1_4z | celloutsig_1_7z));
  assign celloutsig_1_3z = celloutsig_1_0z | ~(in_data[157]);
  assign celloutsig_1_18z = celloutsig_1_16z | celloutsig_1_14z;
  assign celloutsig_1_0z = in_data[134] | in_data[164];
  assign celloutsig_0_5z = { celloutsig_0_4z[3:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } == { in_data[39:37], celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[108:98] == { in_data[111:108], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_6z[2:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_10z[5:0], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[17:6] < in_data[73:62];
  assign celloutsig_0_25z = { celloutsig_0_20z[20:7], celloutsig_0_24z, celloutsig_0_1z } < { celloutsig_0_20z[18:7], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_0z[19:17] < { celloutsig_0_0z[16:15], celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } < { in_data[140:138], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_3z & ~(celloutsig_1_16z);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = celloutsig_0_3z & ~(celloutsig_0_0z[15]);
  assign celloutsig_1_1z = in_data[116] & ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[89:69] | in_data[29:9];
  assign celloutsig_1_8z = { celloutsig_1_2z[1:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z } | { celloutsig_1_2z[2:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z[3:2], celloutsig_0_5z } | { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z } | { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_8z, celloutsig_0_0z } | { celloutsig_0_17z[4:2], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[175:170] | { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = ^ in_data[20:13];
  assign celloutsig_0_2z = ^ in_data[41:31];
  assign celloutsig_0_24z = ^ in_data[46:31];
  assign celloutsig_1_7z = ^ in_data[164:148];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_4z = in_data[27:24];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_17z = { in_data[89:86], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
