[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Sat Jul 29 16:51:47 2023
[*]
[dumpfile] "/home/carlos/Embedded/litex_work/femtorv/basic/gowin/bench.vcd"
[dumpfile_mtime] "Sat Jul 29 16:51:24 2023"
[dumpfile_size] 13852129
[savefile] "/home/carlos/Embedded/litex_work/femtorv/basic/gowin/test_uart.gtkw"
[timestart] 0
[size] 2560 1531
[pos] -1 -1
*-15.618584 38940 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] bench.
[treeopen] bench.uut.
[treeopen] bench.uut.CPU.
[sst_width] 331
[signals_width] 346
[sst_expanded] 1
[sst_vpaned_height] 937
@22
bench.uut.CPU.PC[31:0]
bench.uut.mem_addr[31:0]
@28
bench.uut.mem_rstrb
@c00022
bench.uut.mem_rdata[31:0]
@28
(0)bench.uut.mem_rdata[31:0]
(1)bench.uut.mem_rdata[31:0]
(2)bench.uut.mem_rdata[31:0]
(3)bench.uut.mem_rdata[31:0]
(4)bench.uut.mem_rdata[31:0]
(5)bench.uut.mem_rdata[31:0]
(6)bench.uut.mem_rdata[31:0]
(7)bench.uut.mem_rdata[31:0]
(8)bench.uut.mem_rdata[31:0]
(9)bench.uut.mem_rdata[31:0]
(10)bench.uut.mem_rdata[31:0]
(11)bench.uut.mem_rdata[31:0]
(12)bench.uut.mem_rdata[31:0]
(13)bench.uut.mem_rdata[31:0]
(14)bench.uut.mem_rdata[31:0]
(15)bench.uut.mem_rdata[31:0]
(16)bench.uut.mem_rdata[31:0]
(17)bench.uut.mem_rdata[31:0]
(18)bench.uut.mem_rdata[31:0]
(19)bench.uut.mem_rdata[31:0]
(20)bench.uut.mem_rdata[31:0]
(21)bench.uut.mem_rdata[31:0]
(22)bench.uut.mem_rdata[31:0]
(23)bench.uut.mem_rdata[31:0]
(24)bench.uut.mem_rdata[31:0]
(25)bench.uut.mem_rdata[31:0]
(26)bench.uut.mem_rdata[31:0]
(27)bench.uut.mem_rdata[31:0]
(28)bench.uut.mem_rdata[31:0]
(29)bench.uut.mem_rdata[31:0]
(30)bench.uut.mem_rdata[31:0]
(31)bench.uut.mem_rdata[31:0]
@1401200
-group_end
@22
bench.uut.RAM.mem_wdata[31:0]
bench.uut.RAM.mem_wmask[3:0]
bench.uut.CPU.instr[31:0]
@c00022
[color] 3
bench.uut.CPU.rs1[31:0]
@28
(0)bench.uut.CPU.rs1[31:0]
(1)bench.uut.CPU.rs1[31:0]
(2)bench.uut.CPU.rs1[31:0]
(3)bench.uut.CPU.rs1[31:0]
(4)bench.uut.CPU.rs1[31:0]
(5)bench.uut.CPU.rs1[31:0]
(6)bench.uut.CPU.rs1[31:0]
(7)bench.uut.CPU.rs1[31:0]
(8)bench.uut.CPU.rs1[31:0]
(9)bench.uut.CPU.rs1[31:0]
(10)bench.uut.CPU.rs1[31:0]
(11)bench.uut.CPU.rs1[31:0]
(12)bench.uut.CPU.rs1[31:0]
(13)bench.uut.CPU.rs1[31:0]
(14)bench.uut.CPU.rs1[31:0]
(15)bench.uut.CPU.rs1[31:0]
(16)bench.uut.CPU.rs1[31:0]
(17)bench.uut.CPU.rs1[31:0]
(18)bench.uut.CPU.rs1[31:0]
(19)bench.uut.CPU.rs1[31:0]
(20)bench.uut.CPU.rs1[31:0]
(21)bench.uut.CPU.rs1[31:0]
(22)bench.uut.CPU.rs1[31:0]
(23)bench.uut.CPU.rs1[31:0]
(24)bench.uut.CPU.rs1[31:0]
(25)bench.uut.CPU.rs1[31:0]
(26)bench.uut.CPU.rs1[31:0]
(27)bench.uut.CPU.rs1[31:0]
(28)bench.uut.CPU.rs1[31:0]
(29)bench.uut.CPU.rs1[31:0]
(30)bench.uut.CPU.rs1[31:0]
(31)bench.uut.CPU.rs1[31:0]
@1401200
-group_end
@22
[color] 3
bench.uut.CPU.rs2Id[4:0]
[color] 3
bench.uut.CPU.rs2[31:0]
[color] 3
bench.uut.CPU.rs2Id[4:0]
@c00022
[color] 3
bench.uut.CPU.rdId[4:0]
@28
[color] 2
(0)bench.uut.CPU.rdId[4:0]
[color] 2
(1)bench.uut.CPU.rdId[4:0]
[color] 2
(2)bench.uut.CPU.rdId[4:0]
[color] 2
(3)bench.uut.CPU.rdId[4:0]
[color] 2
(4)bench.uut.CPU.rdId[4:0]
@1401200
-group_end
@22
[color] 3
bench.uut.CPU.writeBackData[31:0]
@28
[color] 3
bench.uut.CPU.writeBackEn
@420
[color] 2
bench.uut.CPU.aluIn1[31:0]
@c00420
[color] 2
bench.uut.CPU.aluIn2[31:0]
@28
[color] 1
(0)bench.uut.CPU.aluIn2[31:0]
[color] 1
(1)bench.uut.CPU.aluIn2[31:0]
[color] 1
(2)bench.uut.CPU.aluIn2[31:0]
[color] 1
(3)bench.uut.CPU.aluIn2[31:0]
[color] 1
(4)bench.uut.CPU.aluIn2[31:0]
[color] 1
(5)bench.uut.CPU.aluIn2[31:0]
[color] 1
(6)bench.uut.CPU.aluIn2[31:0]
[color] 1
(7)bench.uut.CPU.aluIn2[31:0]
[color] 1
(8)bench.uut.CPU.aluIn2[31:0]
[color] 1
(9)bench.uut.CPU.aluIn2[31:0]
[color] 1
(10)bench.uut.CPU.aluIn2[31:0]
[color] 1
(11)bench.uut.CPU.aluIn2[31:0]
[color] 1
(12)bench.uut.CPU.aluIn2[31:0]
[color] 1
(13)bench.uut.CPU.aluIn2[31:0]
[color] 1
(14)bench.uut.CPU.aluIn2[31:0]
[color] 1
(15)bench.uut.CPU.aluIn2[31:0]
[color] 1
(16)bench.uut.CPU.aluIn2[31:0]
[color] 1
(17)bench.uut.CPU.aluIn2[31:0]
[color] 1
(18)bench.uut.CPU.aluIn2[31:0]
[color] 1
(19)bench.uut.CPU.aluIn2[31:0]
[color] 1
(20)bench.uut.CPU.aluIn2[31:0]
[color] 1
(21)bench.uut.CPU.aluIn2[31:0]
[color] 1
(22)bench.uut.CPU.aluIn2[31:0]
[color] 1
(23)bench.uut.CPU.aluIn2[31:0]
[color] 1
(24)bench.uut.CPU.aluIn2[31:0]
[color] 1
(25)bench.uut.CPU.aluIn2[31:0]
[color] 1
(26)bench.uut.CPU.aluIn2[31:0]
[color] 1
(27)bench.uut.CPU.aluIn2[31:0]
[color] 1
(28)bench.uut.CPU.aluIn2[31:0]
[color] 1
(29)bench.uut.CPU.aluIn2[31:0]
[color] 1
(30)bench.uut.CPU.aluIn2[31:0]
[color] 1
(31)bench.uut.CPU.aluIn2[31:0]
@1401200
-group_end
@420
[color] 2
bench.uut.CPU.aluOut[31:0]
@28
bench.uut.CPU.isALUreg
bench.uut.CPU.isALUimm
@29
bench.uut.UART.i_valid
@820
bench.uut.UART.i_data[7:0]
@28
bench.uut.UART.o_uart_tx
@22
bench.uut.UART.cnt[8:0]
bench.uut.UART.data[9:0]
@28
bench.uut.UART.o_ready
bench.uut.UART.o_uart_tx
[pattern_trace] 1
[pattern_trace] 0
