// Seed: 1718282552
module module_0 ();
  supply1 id_1;
  assign id_1 = (id_1) - 1;
  id_2(
      .id_0(1'b0), .id_1(id_1), .id_2(id_1)
  );
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output wand id_2
    , id_23,
    input tri1 id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    input wire id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wire id_12,
    input tri1 id_13,
    input supply0 id_14,
    output wire id_15,
    input wor id_16,
    input logic id_17,
    output logic id_18,
    input wand id_19,
    input wor id_20,
    input uwire id_21
);
  wire id_24;
  always @(posedge 1 or posedge id_4) if (id_17) id_18 <= 1;
  always @(posedge id_12 == (1) or posedge ~id_5 != 1) begin
    id_1  <= id_17;
    id_23 <= 1;
  end
  module_0();
endmodule
