Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: my_curr_state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: heater_reg/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1461.4
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.6)
Data arrival time: 438.9
Slack: 1022.5
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    73,   36                       
my_curr_state_reg[0]/CK->Q
                         DFF_X1*                 rf    123.2    123.2    123.2      0.0      0.0      4.6     45.4      6    37,   36  /PD_TOP        (1.10)
i_0_0_43/A->ZN           INV_X8                  fr    143.5     20.3     20.2      0.1     15.3      4.5     24.3      6    37,   36  /PD_TOP        (1.10)
i_0_0_41/A3->ZN          NAND3_X4*               rf    184.7     41.2     41.1      0.1     10.2      1.4     30.7      2    37,   36  /PD_TOP        (1.10)
i_0_0_40/A->ZN           INV_X8                  fr    199.3     14.6     14.6      0.0     15.3      1.3      9.2      2    37,   36  /PD_TOP        (1.10)
i_0_0_39/A2->ZN          NAND2_X4                rf    212.4     13.1     13.1      0.0      6.5      1.6      4.8      2    37,   36  /PD_TOP        (1.10)
i_0_0_27/B3->ZN          OAI33_X1                fr    358.2    145.8    145.8      0.0      7.2      1.5     10.0      2    37,   36  /PD_TOP        (1.10)
i_0_0_26/B2->ZN          AOI21_X4                rf    378.7     20.5     20.5      0.0    120.5      0.8      3.3      1    37,   36  /PD_TOP        (1.10)
i_0_0_25/B->ZN           AOI211_X2               fr    438.9     60.2     60.2      0.0      7.4      0.8      1.9      1    37,   36  /PD_TOP        (1.10)
heater_reg/D             DFF_X1                   r    438.9      0.0               0.0     34.9                             37,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SW
    (Clocked by rtDefaultClock R)
Endpoint: heater_reg/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1461.4
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.6)
Data arrival time: 1032.6
Slack: 428.8
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SW                       {set_input_delay}        f    700.0    700.0    700.0                        7.6     25.8      5    73,   37                       
i_0_0_42/A2->ZN          NOR3_X4                 fr    788.3     87.9     87.9      0.0    100.0      1.5      9.1      2    37,   36  /PD_TOP        (1.10)
i_0_0_39/A1->ZN          NAND2_X4                rf    806.1     17.8     17.8      0.0     36.3      1.6      4.8      2    37,   36  /PD_TOP        (1.10)
i_0_0_27/B3->ZN          OAI33_X1                fr    951.9    145.8    145.8      0.0      7.2      1.5     10.0      2    37,   36  /PD_TOP        (1.10)
i_0_0_26/B2->ZN          AOI21_X4                rf    972.4     20.5     20.5      0.0    120.5      0.8      3.3      1    37,   36  /PD_TOP        (1.10)
i_0_0_25/B->ZN           AOI211_X2               fr   1032.6     60.2     60.2      0.0      7.4      0.8      1.9      1    37,   36  /PD_TOP        (1.10)
heater_reg/D             DFF_X1                   r   1032.6      0.4               0.4     34.9                             37,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: fdoor_reg/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 200.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 151.8
Slack: 48.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    73,   36                       
fdoor_reg/CK->Q          DFF_X1*                 rr    151.4    151.4    151.4      0.0      0.0      5.4     40.9      2    37,   36  /PD_TOP        (1.10)
fdoor                                             r    151.8      0.4               0.4     15.3                             38,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
