// Seed: 1430468393
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'd0;
  reg id_2;
  assign id_2 = id_2;
  assign id_1 = id_2;
  always id_2 = #1 1'b0;
  reg id_3, id_4;
  supply1 id_5;
  always id_4 <= 1 == id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = (id_4);
  initial id_1 <= !~id_1;
  tri0 id_6 = 1'd0, id_7;
  wire id_8;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_5 = 0;
endmodule
