<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>8.276</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>8.276</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>8.276</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>1.724</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>1.724</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>1.724</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>1.724</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>24</BRAM>
      <CLB>0</CLB>
      <DSP>4</DSP>
      <FF>639</FF>
      <LATCH>0</LATCH>
      <LUT>713</LUT>
      <SRL>16</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="flashattn" DISPNAME="inst" RTLNAME="flashattn">
      <SubModules count="6">K_tile_U Q_tile_U V_tile_U grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120 grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96 grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82</SubModules>
      <Resources BRAM="24" DSP="4" FF="639" LUT="713"/>
      <LocalResources FF="40"/>
    </RtlModule>
    <RtlModule CELL="inst/K_tile_U" DEPTH="1" TYPE="resource" MODULENAME="Q_tile_RAM_AUTO_1R1W" DISPNAME="K_tile_U" RTLNAME="flashattn_Q_tile_RAM_AUTO_1R1W">
      <Resources BRAM="8"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="K_tile_U" SOURCE="flashattn.cpp:18" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="K_tile" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/Q_tile_U" DEPTH="1" TYPE="resource" MODULENAME="Q_tile_RAM_AUTO_1R1W" DISPNAME="Q_tile_U" RTLNAME="flashattn_Q_tile_RAM_AUTO_1R1W">
      <Resources BRAM="8"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_tile_U" SOURCE="flashattn.cpp:17" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="Q_tile" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/V_tile_U" DEPTH="1" TYPE="resource" MODULENAME="Q_tile_RAM_AUTO_1R1W" DISPNAME="V_tile_U" RTLNAME="flashattn_Q_tile_RAM_AUTO_1R1W">
      <Resources BRAM="8"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="V_tile_U" SOURCE="flashattn.cpp:19" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="V_tile" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120" DEPTH="1" TYPE="function" MODULENAME="flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3" DISPNAME="grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120" RTLNAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3">
      <SubModules count="3">fadd_32ns_32ns_32_5_full_dsp_1_U16 fadd_32ns_32ns_32_5_full_dsp_1_U17 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources DSP="4" FF="513" LUT="608"/>
      <LocalResources FF="96" LUT="87"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_5_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" RTLNAME="flashattn_fadd_32ns_32ns_32_5_full_dsp_1">
      <Resources DSP="2" FF="208" LUT="242"/>
      <LocalResources FF="97" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="flashattn.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_5_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" RTLNAME="flashattn_fadd_32ns_32ns_32_5_full_dsp_1">
      <Resources DSP="2" FF="207" LUT="257"/>
      <LocalResources FF="96"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="Attention_Loop_VITIS_LOOP_48_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="flashattn.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="O_out_data" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="flashattn_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96" DEPTH="1" TYPE="function" MODULENAME="flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2" DISPNAME="grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96" RTLNAME="flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="43" LUT="56"/>
      <LocalResources FF="41" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="flashattn_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82" DEPTH="1" TYPE="function" MODULENAME="flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1" DISPNAME="grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82" RTLNAME="flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="43" LUT="49"/>
      <LocalResources FF="41" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="flashattn_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="20"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.372" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.559" ENDPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]" LOGIC_LEVELS="1" MAX_FANOUT="3" SLACK="2.070" STARTPOINT_PIN="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C">
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_40" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/flashattn_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/flashattn_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/flashattn_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/flashattn_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/flashattn_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/flashattn_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/flashattn_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Apr 09 14:29:04 -0400 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="flash_attn"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

