vhdl xil_defaultlib  \
"../../../bd/mb_system/ip/mb_system_microblaze_0_2/sim/mb_system_microblaze_0_2.vhd" \
"../../../bd/mb_system/ip/mb_system_dlmb_v10_2/sim/mb_system_dlmb_v10_2.vhd" \
"../../../bd/mb_system/ip/mb_system_ilmb_v10_2/sim/mb_system_ilmb_v10_2.vhd" \
"../../../bd/mb_system/ip/mb_system_dlmb_bram_if_cntlr_2/sim/mb_system_dlmb_bram_if_cntlr_2.vhd" \
"../../../bd/mb_system/ip/mb_system_ilmb_bram_if_cntlr_2/sim/mb_system_ilmb_bram_if_cntlr_2.vhd" \
"../../../bd/mb_system/ip/mb_system_mdm_1_2/sim/mb_system_mdm_1_2.vhd" \
"../../../bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/sim/mb_system_rst_clk_wiz_1_100M_1.vhd" \
"../../../bd/mb_system/ip/mb_system_axi_uartlite_0_1/sim/mb_system_axi_uartlite_0_1.vhd" \
"../../../bd/mb_system/ip/mb_system_axi_quad_spi_0_1/sim/mb_system_axi_quad_spi_0_1.vhd" \
"../../../bd/mb_system/ip/mb_system_iomodule_1_1/sim/mb_system_iomodule_1_1.vhd" \
"../../../bd/mb_system/ip/mb_system_iomodule_2_1/sim/mb_system_iomodule_2_1.vhd" \
"../../../bd/mb_system/sim/mb_system.vhd" \

nosort
