TimeQuest Timing Analyzer report for Top
Thu Jun 16 13:07:54 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 316.06 MHz ; 260.01 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.164 ; -38.622       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -56.762               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -0.759 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 1.795      ;
; -0.759 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 1.795      ;
; -0.755 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 1.791      ;
; -0.627 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.017     ; 1.646      ;
; -0.612 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.631      ;
; -0.602 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 1.638      ;
; -0.602 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 1.638      ;
; -0.602 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.017     ; 1.621      ;
; -0.590 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.609      ;
; -0.569 ; ctrl:ctrl|LdOUTPUT                                                                                     ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 1.605      ;
; -0.536 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 1.572      ;
; -0.513 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.017     ; 1.532      ;
; -0.493 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.017     ; 1.512      ;
; -0.486 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 1.522      ;
; -0.486 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.505      ;
; -0.464 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 1.483      ;
; -0.464 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.017     ; 1.483      ;
; -0.458 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.477      ;
; -0.359 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 1.378      ;
; -0.359 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.017     ; 1.378      ;
; -0.353 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.372      ;
; -0.351 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.017     ; 1.370      ;
; -0.334 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.353      ;
; -0.329 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 1.365      ;
; -0.279 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.017     ; 1.298      ;
; -0.269 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; 0.000      ; 1.305      ;
; -0.268 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 1.304      ;
; -0.255 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 1.274      ;
; -0.249 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.268      ;
; -0.216 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.017     ; 1.235      ;
; -0.212 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 1.231      ;
; -0.075 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 1.111      ;
; -0.072 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; 0.000      ; 1.108      ;
; 0.379  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[0]                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; ctrl:ctrl|Wr                                                                                           ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; ctrl:ctrl|selDtWr                                                                                      ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; ctrl:ctrl|SelJMP                                                                                       ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; ctrl:ctrl|SelDesv                                                                                      ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[0]                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ctrl:ctrl|SelJMP                                                                                       ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ctrl:ctrl|SelDesv                                                                                      ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ctrl:ctrl|Wr                                                                                           ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ctrl:ctrl|selDtWr                                                                                      ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.842 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.982 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.017     ; 1.231      ;
; 0.986 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.235      ;
; 1.019 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.268      ;
; 1.025 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.017     ; 1.274      ;
; 1.038 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.039 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.305      ;
; 1.049 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.017     ; 1.298      ;
; 1.099 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.365      ;
; 1.104 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.353      ;
; 1.121 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.370      ;
; 1.123 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.372      ;
; 1.129 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.017     ; 1.378      ;
; 1.129 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.017     ; 1.378      ;
; 1.216 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.482      ;
; 1.226 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.492      ;
; 1.228 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.477      ;
; 1.230 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.232 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.498      ;
; 1.234 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.017     ; 1.483      ;
; 1.234 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.017     ; 1.483      ;
; 1.256 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.256 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.505      ;
; 1.263 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.017     ; 1.512      ;
; 1.283 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.532      ;
; 1.339 ; ctrl:ctrl|LdOUTPUT                                                                                     ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.605      ;
; 1.360 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.609      ;
; 1.372 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.638      ;
; 1.372 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.638      ;
; 1.372 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.621      ;
; 1.382 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.017     ; 1.631      ;
; 1.397 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.646      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]  ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|LdOUTPUT                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|LdOUTPUT                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|SelDesv                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|SelDesv                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|SelJMP                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|SelJMP                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|Wr                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|Wr                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|estado[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|estado[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|estado[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|estado[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|selDtWr                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|selDtWr                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|LdOUTPUT|clk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|LdOUTPUT|clk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|SelDesv|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|SelDesv|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|SelJMP|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|SelJMP|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|Wr|clk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|Wr|clk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|estado[0]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|estado[0]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|estado[1]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|estado[1]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|selDtWr|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|selDtWr|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.042 ; 2.042 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.634 ; -1.634 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; LdOUTPUT         ; clk        ; 6.841  ; 6.841  ; Rise       ; clk             ;
; SelDesv          ; clk        ; 6.609  ; 6.609  ; Rise       ; clk             ;
; SelJMP           ; clk        ; 6.797  ; 6.797  ; Rise       ; clk             ;
; Wr               ; clk        ; 6.860  ; 6.860  ; Rise       ; clk             ;
; addR1[*]         ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
;  addR1[0]        ; clk        ; 7.048  ; 7.048  ; Rise       ; clk             ;
;  addR1[1]        ; clk        ; 7.333  ; 7.333  ; Rise       ; clk             ;
;  addR1[2]        ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
; addR2[*]         ; clk        ; 10.268 ; 10.268 ; Rise       ; clk             ;
;  addR2[0]        ; clk        ; 7.317  ; 7.317  ; Rise       ; clk             ;
;  addR2[1]        ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  addR2[2]        ; clk        ; 10.268 ; 10.268 ; Rise       ; clk             ;
; dadoMemoria[*]   ; clk        ; 10.480 ; 10.480 ; Rise       ; clk             ;
;  dadoMemoria[0]  ; clk        ; 6.579  ; 6.579  ; Rise       ; clk             ;
;  dadoMemoria[1]  ; clk        ; 6.825  ; 6.825  ; Rise       ; clk             ;
;  dadoMemoria[2]  ; clk        ; 7.091  ; 7.091  ; Rise       ; clk             ;
;  dadoMemoria[3]  ; clk        ; 7.325  ; 7.325  ; Rise       ; clk             ;
;  dadoMemoria[4]  ; clk        ; 6.588  ; 6.588  ; Rise       ; clk             ;
;  dadoMemoria[5]  ; clk        ; 6.823  ; 6.823  ; Rise       ; clk             ;
;  dadoMemoria[6]  ; clk        ; 7.337  ; 7.337  ; Rise       ; clk             ;
;  dadoMemoria[7]  ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  dadoMemoria[8]  ; clk        ; 10.480 ; 10.480 ; Rise       ; clk             ;
;  dadoMemoria[9]  ; clk        ; 7.038  ; 7.038  ; Rise       ; clk             ;
;  dadoMemoria[10] ; clk        ; 7.333  ; 7.333  ; Rise       ; clk             ;
;  dadoMemoria[11] ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
;  dadoMemoria[12] ; clk        ; 6.589  ; 6.589  ; Rise       ; clk             ;
;  dadoMemoria[13] ; clk        ; 6.854  ; 6.854  ; Rise       ; clk             ;
;  dadoMemoria[14] ; clk        ; 6.792  ; 6.792  ; Rise       ; clk             ;
;  dadoMemoria[15] ; clk        ; 6.827  ; 6.827  ; Rise       ; clk             ;
; estado[*]        ; clk        ; 7.079  ; 7.079  ; Rise       ; clk             ;
;  estado[0]       ; clk        ; 7.036  ; 7.036  ; Rise       ; clk             ;
;  estado[1]       ; clk        ; 7.079  ; 7.079  ; Rise       ; clk             ;
; selDtWr          ; clk        ; 6.607  ; 6.607  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; LdOUTPUT         ; clk        ; 6.841  ; 6.841  ; Rise       ; clk             ;
; SelDesv          ; clk        ; 6.609  ; 6.609  ; Rise       ; clk             ;
; SelJMP           ; clk        ; 6.797  ; 6.797  ; Rise       ; clk             ;
; Wr               ; clk        ; 6.860  ; 6.860  ; Rise       ; clk             ;
; addR1[*]         ; clk        ; 7.048  ; 7.048  ; Rise       ; clk             ;
;  addR1[0]        ; clk        ; 7.048  ; 7.048  ; Rise       ; clk             ;
;  addR1[1]        ; clk        ; 7.333  ; 7.333  ; Rise       ; clk             ;
;  addR1[2]        ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
; addR2[*]         ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  addR2[0]        ; clk        ; 7.317  ; 7.317  ; Rise       ; clk             ;
;  addR2[1]        ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  addR2[2]        ; clk        ; 10.268 ; 10.268 ; Rise       ; clk             ;
; dadoMemoria[*]   ; clk        ; 6.579  ; 6.579  ; Rise       ; clk             ;
;  dadoMemoria[0]  ; clk        ; 6.579  ; 6.579  ; Rise       ; clk             ;
;  dadoMemoria[1]  ; clk        ; 6.825  ; 6.825  ; Rise       ; clk             ;
;  dadoMemoria[2]  ; clk        ; 7.091  ; 7.091  ; Rise       ; clk             ;
;  dadoMemoria[3]  ; clk        ; 7.325  ; 7.325  ; Rise       ; clk             ;
;  dadoMemoria[4]  ; clk        ; 6.588  ; 6.588  ; Rise       ; clk             ;
;  dadoMemoria[5]  ; clk        ; 6.823  ; 6.823  ; Rise       ; clk             ;
;  dadoMemoria[6]  ; clk        ; 7.337  ; 7.337  ; Rise       ; clk             ;
;  dadoMemoria[7]  ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  dadoMemoria[8]  ; clk        ; 10.480 ; 10.480 ; Rise       ; clk             ;
;  dadoMemoria[9]  ; clk        ; 7.038  ; 7.038  ; Rise       ; clk             ;
;  dadoMemoria[10] ; clk        ; 7.333  ; 7.333  ; Rise       ; clk             ;
;  dadoMemoria[11] ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
;  dadoMemoria[12] ; clk        ; 6.589  ; 6.589  ; Rise       ; clk             ;
;  dadoMemoria[13] ; clk        ; 6.854  ; 6.854  ; Rise       ; clk             ;
;  dadoMemoria[14] ; clk        ; 6.792  ; 6.792  ; Rise       ; clk             ;
;  dadoMemoria[15] ; clk        ; 6.827  ; 6.827  ; Rise       ; clk             ;
; estado[*]        ; clk        ; 7.036  ; 7.036  ; Rise       ; clk             ;
;  estado[0]       ; clk        ; 7.036  ; 7.036  ; Rise       ; clk             ;
;  estado[1]       ; clk        ; 7.079  ; 7.079  ; Rise       ; clk             ;
; selDtWr          ; clk        ; 6.607  ; 6.607  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.979 ; -15.664       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -56.762               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; 0.113  ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.919      ;
; 0.113  ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.919      ;
; 0.180  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.852      ;
; 0.180  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.852      ;
; 0.202  ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 0.830      ;
; 0.225  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.780      ;
; 0.227  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.027     ; 0.778      ;
; 0.228  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.027     ; 0.777      ;
; 0.229  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.776      ;
; 0.272  ; ctrl:ctrl|LdOUTPUT                                                                                     ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 0.760      ;
; 0.273  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.027     ; 0.732      ;
; 0.273  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.027     ; 0.732      ;
; 0.279  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.726      ;
; 0.286  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.027     ; 0.719      ;
; 0.299  ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.733      ;
; 0.299  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 0.733      ;
; 0.301  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.704      ;
; 0.301  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.027     ; 0.704      ;
; 0.346  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.027     ; 0.659      ;
; 0.346  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.027     ; 0.659      ;
; 0.352  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; -0.027     ; 0.653      ;
; 0.352  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.653      ;
; 0.363  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.642      ;
; 0.366  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.666      ;
; 0.378  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 1.000        ; -0.027     ; 0.627      ;
; 0.379  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.027     ; 0.626      ;
; 0.384  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.621      ;
; 0.389  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; -0.027     ; 0.616      ;
; 0.395  ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; -0.027     ; 0.610      ;
; 0.413  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; 0.000      ; 0.619      ;
; 0.414  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.618      ;
; 0.495  ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.537      ;
; 0.497  ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; 0.000      ; 0.535      ;
; 0.665  ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[0]                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ctrl:ctrl|selDtWr                                                                                      ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ctrl:ctrl|Wr                                                                                           ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ctrl:ctrl|SelJMP                                                                                       ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ctrl:ctrl|SelDesv                                                                                      ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[0]                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ctrl:ctrl|SelJMP                                                                                       ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ctrl:ctrl|SelDesv                                                                                      ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ctrl:ctrl|Wr                                                                                           ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ctrl:ctrl|selDtWr                                                                                      ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.383 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.537      ;
; 0.466 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.618      ;
; 0.467 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.485 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.027     ; 0.610      ;
; 0.491 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.616      ;
; 0.496 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.621      ;
; 0.501 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.027     ; 0.626      ;
; 0.502 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.027     ; 0.627      ;
; 0.514 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.642      ;
; 0.528 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.653      ;
; 0.528 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.027     ; 0.653      ;
; 0.531 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.534 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.027     ; 0.659      ;
; 0.534 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.027     ; 0.659      ;
; 0.538 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.690      ;
; 0.561 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.713      ;
; 0.567 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.719      ;
; 0.579 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.704      ;
; 0.579 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.027     ; 0.704      ;
; 0.581 ; ctrl:ctrl|estado[1]                                                                                    ; ctrl:ctrl|estado[1]                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.733      ;
; 0.594 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.027     ; 0.719      ;
; 0.601 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.726      ;
; 0.607 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; -0.027     ; 0.732      ;
; 0.607 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; -0.027     ; 0.732      ;
; 0.608 ; ctrl:ctrl|LdOUTPUT                                                                                     ; ctrl:ctrl|LdOUTPUT                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.760      ;
; 0.651 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.776      ;
; 0.652 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.027     ; 0.777      ;
; 0.653 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|Wr                                                                   ; clk          ; clk         ; 0.000        ; -0.027     ; 0.778      ;
; 0.655 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ; ctrl:ctrl|selDtWr                                                              ; clk          ; clk         ; 0.000        ; -0.027     ; 0.780      ;
; 0.700 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelJMP                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.852      ;
; 0.700 ; ctrl:ctrl|estado[0]                                                                                    ; ctrl:ctrl|SelDesv                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.852      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]  ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|LdOUTPUT                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|LdOUTPUT                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|SelDesv                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|SelDesv                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|SelJMP                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|SelJMP                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|Wr                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|Wr                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|estado[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|estado[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|estado[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|estado[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl:ctrl|selDtWr                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl:ctrl|selDtWr                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|LdOUTPUT|clk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|LdOUTPUT|clk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|SelDesv|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|SelDesv|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|SelJMP|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|SelJMP|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|Wr|clk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|Wr|clk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|estado[0]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|estado[0]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|estado[1]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|estado[1]|clk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ctrl|selDtWr|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl|selDtWr|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.661 ; 0.661 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.470 ; -0.470 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; LdOUTPUT         ; clk        ; 3.924 ; 3.924 ; Rise       ; clk             ;
; SelDesv          ; clk        ; 3.817 ; 3.817 ; Rise       ; clk             ;
; SelJMP           ; clk        ; 3.885 ; 3.885 ; Rise       ; clk             ;
; Wr               ; clk        ; 3.935 ; 3.935 ; Rise       ; clk             ;
; addR1[*]         ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
;  addR1[0]        ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
;  addR1[1]        ; clk        ; 4.184 ; 4.184 ; Rise       ; clk             ;
;  addR1[2]        ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
; addR2[*]         ; clk        ; 5.598 ; 5.598 ; Rise       ; clk             ;
;  addR2[0]        ; clk        ; 4.161 ; 4.161 ; Rise       ; clk             ;
;  addR2[1]        ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  addR2[2]        ; clk        ; 5.598 ; 5.598 ; Rise       ; clk             ;
; dadoMemoria[*]   ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  dadoMemoria[0]  ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
;  dadoMemoria[1]  ; clk        ; 3.929 ; 3.929 ; Rise       ; clk             ;
;  dadoMemoria[2]  ; clk        ; 4.067 ; 4.067 ; Rise       ; clk             ;
;  dadoMemoria[3]  ; clk        ; 4.176 ; 4.176 ; Rise       ; clk             ;
;  dadoMemoria[4]  ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
;  dadoMemoria[5]  ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
;  dadoMemoria[6]  ; clk        ; 4.181 ; 4.181 ; Rise       ; clk             ;
;  dadoMemoria[7]  ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  dadoMemoria[8]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  dadoMemoria[9]  ; clk        ; 4.033 ; 4.033 ; Rise       ; clk             ;
;  dadoMemoria[10] ; clk        ; 4.184 ; 4.184 ; Rise       ; clk             ;
;  dadoMemoria[11] ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
;  dadoMemoria[12] ; clk        ; 3.829 ; 3.829 ; Rise       ; clk             ;
;  dadoMemoria[13] ; clk        ; 3.961 ; 3.961 ; Rise       ; clk             ;
;  dadoMemoria[14] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  dadoMemoria[15] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
; estado[*]        ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
;  estado[0]       ; clk        ; 3.989 ; 3.989 ; Rise       ; clk             ;
;  estado[1]       ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
; selDtWr          ; clk        ; 3.813 ; 3.813 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; LdOUTPUT         ; clk        ; 3.924 ; 3.924 ; Rise       ; clk             ;
; SelDesv          ; clk        ; 3.817 ; 3.817 ; Rise       ; clk             ;
; SelJMP           ; clk        ; 3.885 ; 3.885 ; Rise       ; clk             ;
; Wr               ; clk        ; 3.935 ; 3.935 ; Rise       ; clk             ;
; addR1[*]         ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
;  addR1[0]        ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
;  addR1[1]        ; clk        ; 4.184 ; 4.184 ; Rise       ; clk             ;
;  addR1[2]        ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
; addR2[*]         ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  addR2[0]        ; clk        ; 4.161 ; 4.161 ; Rise       ; clk             ;
;  addR2[1]        ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  addR2[2]        ; clk        ; 5.598 ; 5.598 ; Rise       ; clk             ;
; dadoMemoria[*]   ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
;  dadoMemoria[0]  ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
;  dadoMemoria[1]  ; clk        ; 3.929 ; 3.929 ; Rise       ; clk             ;
;  dadoMemoria[2]  ; clk        ; 4.067 ; 4.067 ; Rise       ; clk             ;
;  dadoMemoria[3]  ; clk        ; 4.176 ; 4.176 ; Rise       ; clk             ;
;  dadoMemoria[4]  ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
;  dadoMemoria[5]  ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
;  dadoMemoria[6]  ; clk        ; 4.181 ; 4.181 ; Rise       ; clk             ;
;  dadoMemoria[7]  ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  dadoMemoria[8]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  dadoMemoria[9]  ; clk        ; 4.033 ; 4.033 ; Rise       ; clk             ;
;  dadoMemoria[10] ; clk        ; 4.184 ; 4.184 ; Rise       ; clk             ;
;  dadoMemoria[11] ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
;  dadoMemoria[12] ; clk        ; 3.829 ; 3.829 ; Rise       ; clk             ;
;  dadoMemoria[13] ; clk        ; 3.961 ; 3.961 ; Rise       ; clk             ;
;  dadoMemoria[14] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  dadoMemoria[15] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
; estado[*]        ; clk        ; 3.989 ; 3.989 ; Rise       ; clk             ;
;  estado[0]       ; clk        ; 3.989 ; 3.989 ; Rise       ; clk             ;
;  estado[1]       ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
; selDtWr          ; clk        ; 3.813 ; 3.813 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.164  ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  clk             ; -2.164  ; 0.215 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -38.622 ; 0.0   ; 0.0      ; 0.0     ; -56.762             ;
;  clk             ; -38.622 ; 0.000 ; N/A      ; N/A     ; -56.762             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.042 ; 2.042 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.470 ; -0.470 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; LdOUTPUT         ; clk        ; 6.841  ; 6.841  ; Rise       ; clk             ;
; SelDesv          ; clk        ; 6.609  ; 6.609  ; Rise       ; clk             ;
; SelJMP           ; clk        ; 6.797  ; 6.797  ; Rise       ; clk             ;
; Wr               ; clk        ; 6.860  ; 6.860  ; Rise       ; clk             ;
; addR1[*]         ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
;  addR1[0]        ; clk        ; 7.048  ; 7.048  ; Rise       ; clk             ;
;  addR1[1]        ; clk        ; 7.333  ; 7.333  ; Rise       ; clk             ;
;  addR1[2]        ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
; addR2[*]         ; clk        ; 10.268 ; 10.268 ; Rise       ; clk             ;
;  addR2[0]        ; clk        ; 7.317  ; 7.317  ; Rise       ; clk             ;
;  addR2[1]        ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  addR2[2]        ; clk        ; 10.268 ; 10.268 ; Rise       ; clk             ;
; dadoMemoria[*]   ; clk        ; 10.480 ; 10.480 ; Rise       ; clk             ;
;  dadoMemoria[0]  ; clk        ; 6.579  ; 6.579  ; Rise       ; clk             ;
;  dadoMemoria[1]  ; clk        ; 6.825  ; 6.825  ; Rise       ; clk             ;
;  dadoMemoria[2]  ; clk        ; 7.091  ; 7.091  ; Rise       ; clk             ;
;  dadoMemoria[3]  ; clk        ; 7.325  ; 7.325  ; Rise       ; clk             ;
;  dadoMemoria[4]  ; clk        ; 6.588  ; 6.588  ; Rise       ; clk             ;
;  dadoMemoria[5]  ; clk        ; 6.823  ; 6.823  ; Rise       ; clk             ;
;  dadoMemoria[6]  ; clk        ; 7.337  ; 7.337  ; Rise       ; clk             ;
;  dadoMemoria[7]  ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  dadoMemoria[8]  ; clk        ; 10.480 ; 10.480 ; Rise       ; clk             ;
;  dadoMemoria[9]  ; clk        ; 7.038  ; 7.038  ; Rise       ; clk             ;
;  dadoMemoria[10] ; clk        ; 7.333  ; 7.333  ; Rise       ; clk             ;
;  dadoMemoria[11] ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
;  dadoMemoria[12] ; clk        ; 6.589  ; 6.589  ; Rise       ; clk             ;
;  dadoMemoria[13] ; clk        ; 6.854  ; 6.854  ; Rise       ; clk             ;
;  dadoMemoria[14] ; clk        ; 6.792  ; 6.792  ; Rise       ; clk             ;
;  dadoMemoria[15] ; clk        ; 6.827  ; 6.827  ; Rise       ; clk             ;
; estado[*]        ; clk        ; 7.079  ; 7.079  ; Rise       ; clk             ;
;  estado[0]       ; clk        ; 7.036  ; 7.036  ; Rise       ; clk             ;
;  estado[1]       ; clk        ; 7.079  ; 7.079  ; Rise       ; clk             ;
; selDtWr          ; clk        ; 6.607  ; 6.607  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; LdOUTPUT         ; clk        ; 3.924 ; 3.924 ; Rise       ; clk             ;
; SelDesv          ; clk        ; 3.817 ; 3.817 ; Rise       ; clk             ;
; SelJMP           ; clk        ; 3.885 ; 3.885 ; Rise       ; clk             ;
; Wr               ; clk        ; 3.935 ; 3.935 ; Rise       ; clk             ;
; addR1[*]         ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
;  addR1[0]        ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
;  addR1[1]        ; clk        ; 4.184 ; 4.184 ; Rise       ; clk             ;
;  addR1[2]        ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
; addR2[*]         ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  addR2[0]        ; clk        ; 4.161 ; 4.161 ; Rise       ; clk             ;
;  addR2[1]        ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  addR2[2]        ; clk        ; 5.598 ; 5.598 ; Rise       ; clk             ;
; dadoMemoria[*]   ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
;  dadoMemoria[0]  ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
;  dadoMemoria[1]  ; clk        ; 3.929 ; 3.929 ; Rise       ; clk             ;
;  dadoMemoria[2]  ; clk        ; 4.067 ; 4.067 ; Rise       ; clk             ;
;  dadoMemoria[3]  ; clk        ; 4.176 ; 4.176 ; Rise       ; clk             ;
;  dadoMemoria[4]  ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
;  dadoMemoria[5]  ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
;  dadoMemoria[6]  ; clk        ; 4.181 ; 4.181 ; Rise       ; clk             ;
;  dadoMemoria[7]  ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  dadoMemoria[8]  ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
;  dadoMemoria[9]  ; clk        ; 4.033 ; 4.033 ; Rise       ; clk             ;
;  dadoMemoria[10] ; clk        ; 4.184 ; 4.184 ; Rise       ; clk             ;
;  dadoMemoria[11] ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
;  dadoMemoria[12] ; clk        ; 3.829 ; 3.829 ; Rise       ; clk             ;
;  dadoMemoria[13] ; clk        ; 3.961 ; 3.961 ; Rise       ; clk             ;
;  dadoMemoria[14] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  dadoMemoria[15] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
; estado[*]        ; clk        ; 3.989 ; 3.989 ; Rise       ; clk             ;
;  estado[0]       ; clk        ; 3.989 ; 3.989 ; Rise       ; clk             ;
;  estado[1]       ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
; selDtWr          ; clk        ; 3.813 ; 3.813 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 59       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 59       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 16 13:07:52 2016
Info: Command: quartus_sta Nano -c Top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.164       -38.622 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -56.762 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -15.664 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -56.762 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Thu Jun 16 13:07:54 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


