Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4876402f0b204194b40b19f31f37c89e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Datos_tb_behav xil_defaultlib.Datos_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture memoria of entity xil_defaultlib.Datos [datos_default]
Compiling architecture behavior of entity xil_defaultlib.datos_tb
Built simulation snapshot Datos_tb_behav
