
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -88 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/pa.fromNcd.tcl
# create_project -name iceScint -dir "C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/planAhead_run_4" -part xc6slx45fgg484-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Xilinx/projects/taxi_sp_last/firmware/iceScint} {ipcore_dir} }
# add_files [list {ipcore_dir/delayFifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/drs4FrontEndFifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/drs4OffsetCorrectionRam.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/eventFifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/histogramRam.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/rs485fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/testRam.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/triggerLogicDelayFifo.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "taxi.ucf" [current_fileset -constrset]
Adding file 'C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf' to fileset 'constrs_1'
# add_files [list {taxi.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45fgg484-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design taxiTop.ngc ...
WARNING:NetListWriters:298 - No output is written to taxiTop.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus x14b/differenceGpsToLocalClock[31 : 0]
   on block taxiTop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus iceTad_0r_rs485TxBusy[7 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x17/message[16 : 0] on block taxiTop is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   x17/x7/pd_state_machine/Maddsub_pdcounter[4]_pdcounter[4]_mux_32_OUT_cy[3 :
   1] on block taxiTop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus x8/Result[31 : 0] on block taxiTop is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x8/counter_ms[15 : 0] on block taxiTop
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   x11/Msub_GND_134_o_GND_134_o_sub_115_OUT<15:0>_lut[15 : 0] on block taxiTop
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   x11/state1[4]_eventFifoIn[143]_wide_mux_137_OUT[143 : 0] on block taxiTop is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x11/eventFifoIn[143 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x14c/Mmux__n0430_rs_lut[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   x14c/Mmux_stateWR3[2]_X_25_o_wide_mux_96_OUT_rs_lut[6 : 0] on block taxiTop
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   x14c/Mmux_stateWR3[2]_X_25_o_wide_mux_96_OUT_rs_A[8 : 4] on block taxiTop is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   x14b/Msub_GND_137_o_localClockSubSecondCounter[31]_sub_14_OUT<31:0>_lut[31 :
   0] on block taxiTop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   x14b/GND_137_o_localClockSubSecondCounter[31]_sub_14_OUT[31 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x14b/counter_ms[15 : 0] on block taxiTop
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x10/GND_131_o_GND_131_o_mux_176_OUT[3 :
   0] on block taxiTop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus x10/timeoutCounter[15 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x12/counter_ms[15 : 0] on block taxiTop
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[7].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[6].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[5].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[4].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[3].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[2].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[1].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus x18/g1[0].x0/Result[3 : 0] on block
   taxiTop is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file taxiTop.edif ...
ngc2edif: Total memory usage is 116612 kilobytes

Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/taxiTop_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/taxiTop_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rs485fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to rs485fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rs485fifo.edif ...
ngc2edif: Total memory usage is 77636 kilobytes

Reading core file 'C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ngc' for (cell view 'rs485fifo', library 'taxiTop_lib', file 'taxiTop.ngc')
Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/rs485fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/rs485fifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design drs4OffsetCorrectionRam.ngc ...
WARNING:NetListWriters:298 - No output is written to
   drs4OffsetCorrectionRam.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].
   ram.r/s6_init.ram/doutb_n<16 : 0> on block drs4OffsetCorrectionRam is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].
   ram.r/s6_init.ram/douta_n<16 : 0> on block drs4OffsetCorrectionRam is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file drs4OffsetCorrectionRam.edif ...
ngc2edif: Total memory usage is 77636 kilobytes

Reading core file 'C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ngc' for (cell view 'drs4OffsetCorrectionRam', library 'taxiTop_lib', file 'taxiTop.ngc')
Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/drs4OffsetCorrectionRam_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/drs4OffsetCorrectionRam_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design delayFifo.ngc ...
WARNING:NetListWriters:298 - No output is written to delayFifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file delayFifo.edif ...
ngc2edif: Total memory usage is 78404 kilobytes

Reading core file 'C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/delayFifo.ngc' for (cell view 'delayFifo', library 'taxiTop_lib', file 'taxiTop.ngc')
Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/delayFifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/delayFifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design drs4FrontEndFifo.ngc ...
WARNING:NetListWriters:298 - No output is written to drs4FrontEndFifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file drs4FrontEndFifo.edif ...
ngc2edif: Total memory usage is 78660 kilobytes

Reading core file 'C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4FrontEndFifo.ngc' for (cell view 'drs4FrontEndFifo', library 'taxiTop_lib', file 'taxiTop.ngc')
Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/drs4FrontEndFifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/drs4FrontEndFifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design eventFifo.ngc ...
WARNING:NetListWriters:298 - No output is written to eventFifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block eventFifo is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file eventFifo.edif ...
ngc2edif: Total memory usage is 82756 kilobytes

Reading core file 'C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/eventFifo.ngc' for (cell view 'eventFifo', library 'taxiTop_lib', file 'taxiTop.ngc')
Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/eventFifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/eventFifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design triggerLogicDelayFifo.ngc ...
WARNING:NetListWriters:298 - No output is written to triggerLogicDelayFifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file triggerLogicDelayFifo.edif ...
ngc2edif: Total memory usage is 77636 kilobytes

Reading core file 'C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/triggerLogicDelayFifo.ngc' for (cell view 'triggerLogicDelayFifo', library 'taxiTop_lib', file 'taxiTop.ngc')
Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/triggerLogicDelayFifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/iceScint.data/cache/triggerLogicDelayFifo_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'taxiTop' is not ideal for floorplanning, since the cellview 'taxiTop' defined in file 'taxiTop.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/delayFifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/delayFifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/delayFifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/delayFifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4FrontEndFifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4FrontEndFifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4FrontEndFifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4FrontEndFifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/drs4OffsetCorrectionRam.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/eventFifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/eventFifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/rs485fifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/triggerLogicDelayFifo.ncf]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/ipcore_dir/triggerLogicDelayFifo.ncf]
Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'QOSC1_OUT' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:422]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'QOSC1_OUT' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:422]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:422]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'ADC_SDO_4' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:543]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:543]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'CBL_PLGDn<1>' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:547]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:547]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'CBL_PLGDn<2>' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:548]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:548]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'CBL_PLGDn<3>' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:549]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:549]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'EBI1_MCK' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:720]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:720]
INFO: [Constraints 18-62] Unknown constraint 'OPEN_DRAIN' specified; No check will be performed on this constraint [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:739]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'POW_ALERT' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:766]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:766]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'RS232_RXD' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:774]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:774]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'RS485_RXD' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:779]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'IOBDELAY' [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:779]
Finished Parsing UCF File [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'QOSC1_OUT', timing constraint is ignored [C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxi.ucf:423]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 34 instances

Phase 0 | Netlist Checksum: a55b609c
link_design: Time (s): elapsed = 00:00:31 . Memory (MB): peak = 681.129 ; gain = 258.906
# read_xdl -file "C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx45.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "taxiTop" is an NCD, version 3.2, device xc6slx45, package fgg484, speed -3
Successfully converted design 'C:\Xilinx\projects\taxi_sp_last\firmware\iceScint\taxiTop.ncd' to 'C:\Xilinx\projects\taxi_sp_last\firmware\iceScint\taxiTop.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd
WARNING: [Designutils 20-665] Net Name: QOSC1_OUT. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: POW_ALERT. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: ADC_SDO_4. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: EBI1_MCK. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: CBL_PLGDn<1>. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: CBL_PLGDn<2>. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: CBL_PLGDn<3>. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: RS232_RXD. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: RS485_RXD. Found in file: C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd. Not Recognizable in the Context
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.ncd
INFO: [Designutils 20-671] Placed 22244 instances
read_xdl: Time (s): elapsed = 00:00:21 . Memory (MB): peak = 694.984 ; gain = 13.855
# if {[catch {read_twx -name results_1 -file "C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Xilinx/projects/taxi_sp_last/firmware/iceScint/taxiTop.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name x0/refClockCounter<2>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name x0/refClockCounter<1>_rt found. It will be ignored.
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Mar 29 14:18:31 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
