// Seed: 1779220041
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1'b0 ? 1 : id_1++ == 1)
  else $display(id_1, 1'h0 ~^ 1 == 1, 1);
  assign id_1 = id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1,
    input tri0 id_2
);
  always @(id_1 or posedge 1 - 1) id_4 <= id_1 && id_1;
  module_0 modCall_1 ();
  assign id_4 = 1;
  always_comb @(id_4) if ((1)) id_4 <= 1;
endmodule
