// Seed: 1719370043
`define pp_4 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
endmodule
`timescale 1ps / 1ps
