#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Apr 13 13:22:31 2016
# Process ID: 12440
# Log file: C:/Users/Zachary/Desktop/Main Project/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Zachary/Desktop/Main Project/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Zachary/Desktop/Main Project/pa.fromNetlist.tcl}
# create_project -name SeniorProject -dir "C:/Users/Zachary/Desktop/Main Project/planAhead_run_1" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Zachary/Desktop/Main Project/chip.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Zachary/Desktop/Main Project} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "chip.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Zachary/Desktop/Main Project/chip.ucf' to fileset 'constrs_1'
# add_files [list {chip.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chip.ngc ...
WARNING:NetListWriters:298 - No output is written to chip.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I2S_Input/Bist/i2si_bist_out_data<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   I2S_Input/Bist/i2si_bist_out_data[15]_rf_bist_start_val[11]_mux_13_OUT<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[46]_GND_19_o_add_4_OUT_
   cy<45 : 0> on block chip is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file chip.edif ...
ngc2edif: Total memory usage is 207164 kilobytes

Parsing EDIF File [./planAhead_run_1/SeniorProject.data/cache/chip_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/SeniorProject.data/cache/chip_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'chip' is not ideal for floorplanning, since the cellview 'chip' defined in file 'chip.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/Zachary/Desktop/Main Project/chip.ucf]
Finished Parsing UCF File [C:/Users/Zachary/Desktop/Main Project/chip.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 343 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 28 instances
  FDC => FDCE: 71 instances
  FDE => FDCE: 130 instances
  FDP => FDPE: 5 instances
  FDR => FDRE: 44 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

Phase 0 | Netlist Checksum: 6152ea1f
link_design: Time (s): elapsed = 00:00:37 . Memory (MB): peak = 1019.547 ; gain = 574.820
