{"vcs1":{"timestamp_begin":1746807615.089378529, "rt":5.87, "ut":5.55, "st":0.25}}
{"vcselab":{"timestamp_begin":1746807621.041126549, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1746807621.379942218, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807614.772601019}
{"VCS_COMP_START_TIME": 1746807614.772601019}
{"VCS_COMP_END_TIME": 1746807621.734931488}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380264}}
{"vcselab": {"peak_mem": 174916}}
