

================================================================
== Vivado HLS Report for 'koa_mult_h_1'
================================================================
* Date:           Sat Dec 12 17:18:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.316|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   78|   78|   78|   78|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+---------+
        |                      |            |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module   | min | max | min | max |   Type  |
        +----------------------+------------+-----+-----+-----+-----+---------+
        |grp_bc1_mult_1_fu_30  |bc1_mult_1  |   73|   73|   73|   73|   none  |
        |grp_bc1_mult_fu_35    |bc1_mult    |   73|   73|   73|   73|   none  |
        |grp_bc1_mult1_fu_40   |bc1_mult1   |   73|   73|   73|   73|   none  |
        +----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_read = call i224 @_ssdm_op_Read.ap_auto.i224(i224 %a_V)" [sikehls/mult.cpp:388]   --->   Operation 7 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ah_V = call i112 @_ssdm_op_PartSelect.i112.i224.i32.i32(i224 %a_V_read, i32 112, i32 223)" [sikehls/mult.cpp:388]   --->   Operation 8 'partselect' 'ah_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%al_V = trunc i224 %a_V_read to i112" [sikehls/mult.cpp:389]   --->   Operation 9 'trunc' 'al_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i112 %ah_V to i113" [sikehls/mult.cpp:392]   --->   Operation 10 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i112 %al_V to i113" [sikehls/mult.cpp:392]   --->   Operation 11 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (4.89ns)   --->   "%ahl_V = add i113 %sext_ln68_1, %sext_ln68" [sikehls/mult.cpp:392]   --->   Operation 12 'add' 'ahl_V' <Predicate = true> <Delay = 4.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%a0_V = call fastcc i224 @bc1_mult(i112 %ah_V)" [sikehls/mult.cpp:396]   --->   Operation 13 'call' 'a0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%a2_V = call fastcc i224 @bc1_mult1(i112 %al_V)" [sikehls/mult.cpp:397]   --->   Operation 14 'call' 'a2_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%a1_V = call fastcc i226 @bc1_mult_1(i113 %ahl_V)" [sikehls/mult.cpp:398]   --->   Operation 15 'call' 'a1_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.15>
ST_2 : Operation 16 [1/2] (8.10ns)   --->   "%a0_V = call fastcc i224 @bc1_mult(i112 %ah_V)" [sikehls/mult.cpp:396]   --->   Operation 16 'call' 'a0_V' <Predicate = true> <Delay = 8.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (8.10ns)   --->   "%a2_V = call fastcc i224 @bc1_mult1(i112 %al_V)" [sikehls/mult.cpp:397]   --->   Operation 17 'call' 'a2_V' <Predicate = true> <Delay = 8.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (8.15ns)   --->   "%a1_V = call fastcc i226 @bc1_mult_1(i113 %ahl_V)" [sikehls/mult.cpp:398]   --->   Operation 18 'call' 'a1_V' <Predicate = true> <Delay = 8.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.15>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = sext i226 %a1_V to i227" [sikehls/mult.cpp:400]   --->   Operation 19 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V = sext i224 %a0_V to i227" [sikehls/mult.cpp:400]   --->   Operation 20 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (8.15ns)   --->   "%ret_V = sub nsw i227 %lhs_V, %rhs_V" [sikehls/mult.cpp:400]   --->   Operation 21 'sub' 'ret_V' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.18>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%r_V = call i448 @_ssdm_op_BitConcatenate.i448.i224.i224(i224 %a0_V, i224 0)" [sikehls/mult.cpp:399]   --->   Operation 22 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i224 %a2_V to i227" [sikehls/mult.cpp:400]   --->   Operation 23 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (8.18ns)   --->   "%ret_V_6 = sub i227 %ret_V, %sext_ln215" [sikehls/mult.cpp:400]   --->   Operation 24 'sub' 'ret_V_6' <Predicate = true> <Delay = 8.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i224 %a2_V to i448" [sikehls/mult.cpp:401]   --->   Operation 25 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 %r_V, %sext_ln214_1" [sikehls/mult.cpp:401]   --->   Operation 26 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_5 = call i339 @_ssdm_op_BitConcatenate.i339.i227.i112(i227 %ret_V_6, i112 0)" [sikehls/mult.cpp:400]   --->   Operation 27 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1503 = sext i339 %r_V_5 to i448" [sikehls/mult.cpp:400]   --->   Operation 28 'sext' 'sext_ln1503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 %r_V, %sext_ln214_1" [sikehls/mult.cpp:401]   --->   Operation 29 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 %add_ln214, %sext_ln1503" [sikehls/mult.cpp:401]   --->   Operation 30 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 31 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 %add_ln214, %sext_ln1503" [sikehls/mult.cpp:401]   --->   Operation 31 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "ret i448 %add_ln214_4" [sikehls/mult.cpp:402]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_read     (read          ) [ 0000000]
ah_V         (partselect    ) [ 0010000]
al_V         (trunc         ) [ 0010000]
sext_ln68    (sext          ) [ 0000000]
sext_ln68_1  (sext          ) [ 0000000]
ahl_V        (add           ) [ 0010000]
a0_V         (call          ) [ 0001100]
a2_V         (call          ) [ 0001100]
a1_V         (call          ) [ 0001000]
lhs_V        (sext          ) [ 0000000]
rhs_V        (sext          ) [ 0000000]
ret_V        (sub           ) [ 0000100]
r_V          (bitconcatenate) [ 0000010]
sext_ln215   (sext          ) [ 0000000]
ret_V_6      (sub           ) [ 0000010]
sext_ln214_1 (sext          ) [ 0000010]
r_V_5        (bitconcatenate) [ 0000000]
sext_ln1503  (sext          ) [ 0000001]
add_ln214    (add           ) [ 0000001]
add_ln214_4  (add           ) [ 0000000]
ret_ln402    (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i224"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc1_mult"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc1_mult1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc1_mult_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i448.i224.i224"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i339.i227.i112"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="a_V_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="224" slack="0"/>
<pin id="26" dir="0" index="1" bw="224" slack="0"/>
<pin id="27" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_bc1_mult_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="226" slack="0"/>
<pin id="32" dir="0" index="1" bw="113" slack="0"/>
<pin id="33" dir="1" index="2" bw="226" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="a1_V/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_bc1_mult_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="224" slack="0"/>
<pin id="37" dir="0" index="1" bw="112" slack="0"/>
<pin id="38" dir="1" index="2" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="a0_V/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_bc1_mult1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="224" slack="0"/>
<pin id="42" dir="0" index="1" bw="112" slack="0"/>
<pin id="43" dir="1" index="2" bw="224" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="a2_V/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="ah_V_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="112" slack="0"/>
<pin id="47" dir="0" index="1" bw="224" slack="0"/>
<pin id="48" dir="0" index="2" bw="8" slack="0"/>
<pin id="49" dir="0" index="3" bw="9" slack="0"/>
<pin id="50" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="al_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="224" slack="0"/>
<pin id="58" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al_V/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="sext_ln68_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="112" slack="0"/>
<pin id="63" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="sext_ln68_1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="112" slack="0"/>
<pin id="67" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="ahl_V_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="112" slack="0"/>
<pin id="71" dir="0" index="1" bw="112" slack="0"/>
<pin id="72" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ahl_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="lhs_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="226" slack="1"/>
<pin id="78" dir="1" index="1" bw="227" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="rhs_V_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="224" slack="1"/>
<pin id="81" dir="1" index="1" bw="227" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ret_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="226" slack="0"/>
<pin id="84" dir="0" index="1" bw="224" slack="0"/>
<pin id="85" dir="1" index="2" bw="227" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="448" slack="0"/>
<pin id="90" dir="0" index="1" bw="224" slack="2"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sext_ln215_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="224" slack="2"/>
<pin id="97" dir="1" index="1" bw="227" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ret_V_6_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="227" slack="1"/>
<pin id="100" dir="0" index="1" bw="224" slack="0"/>
<pin id="101" dir="1" index="2" bw="227" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln214_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="224" slack="2"/>
<pin id="105" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_1/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="448" slack="0"/>
<pin id="108" dir="0" index="1" bw="224" slack="0"/>
<pin id="109" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_V_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="339" slack="0"/>
<pin id="114" dir="0" index="1" bw="227" slack="1"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="339" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_5/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln1503_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="339" slack="0"/>
<pin id="121" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1503/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="448" slack="0"/>
<pin id="125" dir="0" index="1" bw="339" slack="0"/>
<pin id="126" dir="1" index="2" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_4/5 "/>
</bind>
</comp>

<comp id="129" class="1005" name="ah_V_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="112" slack="1"/>
<pin id="131" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="ah_V "/>
</bind>
</comp>

<comp id="134" class="1005" name="al_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="112" slack="1"/>
<pin id="136" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="al_V "/>
</bind>
</comp>

<comp id="139" class="1005" name="ahl_V_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="113" slack="1"/>
<pin id="141" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="ahl_V "/>
</bind>
</comp>

<comp id="144" class="1005" name="a0_V_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="224" slack="1"/>
<pin id="146" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="a0_V "/>
</bind>
</comp>

<comp id="150" class="1005" name="a2_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="224" slack="2"/>
<pin id="152" dir="1" index="1" bw="224" slack="2"/>
</pin_list>
<bind>
<opset="a2_V "/>
</bind>
</comp>

<comp id="156" class="1005" name="a1_V_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="226" slack="1"/>
<pin id="158" dir="1" index="1" bw="226" slack="1"/>
</pin_list>
<bind>
<opset="a1_V "/>
</bind>
</comp>

<comp id="161" class="1005" name="ret_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="227" slack="1"/>
<pin id="163" dir="1" index="1" bw="227" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="166" class="1005" name="r_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="448" slack="1"/>
<pin id="168" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="171" class="1005" name="ret_V_6_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="227" slack="1"/>
<pin id="173" dir="1" index="1" bw="227" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="sext_ln214_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="448" slack="1"/>
<pin id="178" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln214_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="sext_ln1503_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="448" slack="1"/>
<pin id="183" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1503 "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln214_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="448" slack="1"/>
<pin id="188" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="52"><net_src comp="24" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="45" pin=3"/></net>

<net id="55"><net_src comp="45" pin="4"/><net_sink comp="35" pin=1"/></net>

<net id="59"><net_src comp="24" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="64"><net_src comp="45" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="56" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="61" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="69" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="79" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="88" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="106" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="45" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="137"><net_src comp="56" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="142"><net_src comp="69" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="147"><net_src comp="35" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="153"><net_src comp="40" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="159"><net_src comp="30" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="164"><net_src comp="82" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="169"><net_src comp="88" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="174"><net_src comp="98" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="179"><net_src comp="103" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="184"><net_src comp="119" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="189"><net_src comp="106" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: koa_mult_h_1 : a_V | {1 }
  - Chain level:
	State 1
		sext_ln68 : 1
		sext_ln68_1 : 1
		ahl_V : 2
		a0_V : 1
		a2_V : 1
		a1_V : 3
	State 2
	State 3
		ret_V : 1
	State 4
		ret_V_6 : 1
		add_ln214 : 1
	State 5
		sext_ln1503 : 1
		add_ln214_4 : 2
	State 6
		ret_ln402 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|          | grp_bc1_mult_1_fu_30 |    4    |  12.383 |   6893  |   5062  |
|   call   |  grp_bc1_mult_fu_35  |    4    |  14.152 |   6819  |   4998  |
|          |  grp_bc1_mult1_fu_40 |    4    |  14.152 |   6819  |   4998  |
|----------|----------------------|---------|---------|---------|---------|
|          |      ahl_V_fu_69     |    0    |    0    |    0    |   119   |
|    add   |      grp_fu_106      |    0    |    0    |   580   |   132   |
|          |      grp_fu_123      |    0    |    0    |   580   |   132   |
|----------|----------------------|---------|---------|---------|---------|
|    sub   |      ret_V_fu_82     |    0    |    0    |    0    |   233   |
|          |     ret_V_6_fu_98    |    0    |    0    |    0    |   234   |
|----------|----------------------|---------|---------|---------|---------|
|   read   |  a_V_read_read_fu_24 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|partselect|      ah_V_fu_45      |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   trunc  |      al_V_fu_56      |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |    sext_ln68_fu_61   |    0    |    0    |    0    |    0    |
|          |   sext_ln68_1_fu_65  |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_76     |    0    |    0    |    0    |    0    |
|   sext   |      rhs_V_fu_79     |    0    |    0    |    0    |    0    |
|          |   sext_ln215_fu_95   |    0    |    0    |    0    |    0    |
|          |  sext_ln214_1_fu_103 |    0    |    0    |    0    |    0    |
|          |  sext_ln1503_fu_119  |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|bitconcatenate|       r_V_fu_88      |    0    |    0    |    0    |    0    |
|          |     r_V_5_fu_112     |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    12   |  40.687 |  21691  |  15908  |
|----------|----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    a0_V_reg_144    |   224  |
|    a1_V_reg_156    |   226  |
|    a2_V_reg_150    |   224  |
|  add_ln214_reg_186 |   448  |
|    ah_V_reg_129    |   112  |
|    ahl_V_reg_139   |   113  |
|    al_V_reg_134    |   112  |
|     r_V_reg_166    |   448  |
|   ret_V_6_reg_171  |   227  |
|    ret_V_reg_161   |   227  |
| sext_ln1503_reg_181|   448  |
|sext_ln214_1_reg_176|   448  |
+--------------------+--------+
|        Total       |  3257  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_bc1_mult_1_fu_30 |  p1  |   2  |  113 |   226  ||    9    |
|  grp_bc1_mult_fu_35  |  p1  |   2  |  112 |   224  ||    9    |
|  grp_bc1_mult1_fu_40 |  p1  |   2  |  112 |   224  ||    9    |
|      grp_fu_106      |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_106      |  p1  |   2  |  224 |   448  ||    9    |
|      grp_fu_123      |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_123      |  p1  |   2  |  339 |   678  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  3592  ||  12.383 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   40   |  21691 |  15908 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |  3257  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   53   |  24948 |  15971 |
+-----------+--------+--------+--------+--------+
