#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 31 00:11:21 2024
# Process ID: 3284
# Current directory: C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1
# Command line: vivado.exe -log ICOBS_light_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ICOBS_light_TOP.tcl
# Log file: C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/ICOBS_light_TOP.vds
# Journal file: C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1\vivado.jou
# Running On: DESKTOP-PDOT4RD, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 17056 MB
#-----------------------------------------------------------
source ICOBS_light_TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 385.543 ; gain = 57.168
Command: read_checkpoint -auto_incremental -incremental C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.srcs/utils_1/imports/synth_1/ICOBS_light_TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.srcs/utils_1/imports/synth_1/ICOBS_light_TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ICOBS_light_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17632
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:304]
WARNING: [Synth 8-11067] parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:305]
WARNING: [Synth 8-11067] parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:308]
WARNING: [Synth 8-11067] parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:309]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:487]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:488]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:491]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:492]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:493]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:494]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:495]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:496]
WARNING: [Synth 8-11067] parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:499]
WARNING: [Synth 8-11067] parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:502]
WARNING: [Synth 8-11067] parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:503]
WARNING: [Synth 8-11067] parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:504]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:505]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_pkg.sv:506]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.727 ; gain = 409.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ICOBS_light_TOP' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:56]
INFO: [Synth 8-3491] module 'poweron_reset' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/poweron_reset.vhd:13' bound to instance 'POR' of component 'poweron_reset' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:137]
INFO: [Synth 8-638] synthesizing module 'poweron_reset' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/poweron_reset.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'poweron_reset' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/poweron_reset.vhd:20]
INFO: [Synth 8-3491] module 'clk50' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/clk_div.vhd:22' bound to instance 'clock_div' of component 'clk50' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:142]
INFO: [Synth 8-638] synthesizing module 'clk50' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/clk_div.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'clk50' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/clk_div.vhd:27]
INFO: [Synth 8-3491] module 'top_mcu' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:33' bound to instance 'MCU' of component 'top_mcu' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:147]
INFO: [Synth 8-638] synthesizing module 'top_mcu' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:70]
INFO: [Synth 8-3491] module 'IBEX_OBI' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX.vhd:27' bound to instance 'IBEX' of component 'IBEX_OBI' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:288]
INFO: [Synth 8-638] synthesizing module 'IBEX_OBI' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX.vhd:72]
INFO: [Synth 8-3491] module 'ibex_core' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_core.sv:15' bound to instance 'IBEX_VER_1' of component 'ibex_core' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX.vhd:149]
INFO: [Synth 8-6157] synthesizing module 'ibex_core' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_core.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ibex_register_file_fpga' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_register_file_fpga.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_register_file_fpga' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_register_file_fpga.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/SHARED/prim_clock_gating.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/SHARED/prim_clock_gating.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ibex_if_stage' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_if_stage.sv:15]
	Parameter DmHaltAddr bound to: 437323776 - type: integer 
	Parameter DmExceptionAddr bound to: 437323784 - type: integer 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter SecureIbex bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_prefetch_buffer' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_prefetch_buffer.sv:12]
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_fetch_fifo' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_fetch_fifo.sv:15]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'ibex_fetch_fifo' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_fetch_fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_prefetch_buffer' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_if_stage.sv:151]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_if_stage.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_if_stage.sv:167]
INFO: [Synth 8-6157] synthesizing module 'ibex_compressed_decoder' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'ibex_compressed_decoder' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_if_stage' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_if_stage.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ibex_id_stage' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:19]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter SpecBranch bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:355]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:297]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:297]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:404]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:404]
INFO: [Synth 8-6157] synthesizing module 'ibex_decoder' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:224]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:264]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:293]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:310]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:341]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:341]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:350]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:362]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:386]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:398]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:437]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:566]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:602]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:662]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:714]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:795]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:795]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:959]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:1079]
INFO: [Synth 8-6155] done synthesizing module 'ibex_decoder' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_decoder.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_controller' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_controller.sv:12]
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_controller.sv:402]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_controller.sv:682]
INFO: [Synth 8-6155] done synthesizing module 'ibex_controller' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_controller.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:738]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:738]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:740]
INFO: [Synth 8-6155] done synthesizing module 'ibex_id_stage' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_id_stage.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ibex_ex_block' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_multdiv_fast' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_multdiv_fast.sv:17]
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_multdiv_fast.sv:281]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_multdiv_fast.sv:281]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_multdiv_fast.sv:409]
INFO: [Synth 8-6155] done synthesizing module 'ibex_multdiv_fast' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_multdiv_fast.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_alu' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:9]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:54]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:78]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:101]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:141]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:283]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:348]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:368]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:1179]
INFO: [Synth 8-6155] done synthesizing module 'ibex_alu' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_ex_block' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_load_store_unit' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:114]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:114]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:117]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:117]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:125]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:137]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:151]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:171]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:171]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:220]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:220]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:235]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:235]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:274]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:274]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:313]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:313]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:347]
INFO: [Synth 8-6155] done synthesizing module 'ibex_load_store_unit' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_load_store_unit.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_wb_stage' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_wb_stage.sv:16]
	Parameter WritebackStage bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_wb_stage' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_wb_stage.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_cs_registers' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:15]
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001010 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_counter' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000000101000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_counter.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:269]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:468]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:568]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:571]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:639]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:639]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter__parameterized0' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter__parameterized0' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ibex_cs_registers' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_core' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_core.sv:15]
INFO: [Synth 8-256] done synthesizing module 'IBEX_OBI' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX.vhd:72]
INFO: [Synth 8-3491] module 'mcu_interconnect' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_interconnect.vhd:9' bound to instance 'interconnect' of component 'mcu_interconnect' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:316]
INFO: [Synth 8-638] synthesizing module 'mcu_interconnect' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_interconnect.vhd:39]
	Parameter NB_SLAVES bound to: 4 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'crossbar' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:25' bound to instance 'interconnect' of component 'crossbar' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_interconnect.vhd:109]
INFO: [Synth 8-638] synthesizing module 'crossbar' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:43]
	Parameter NB_SLAVES bound to: 4 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
	Parameter NB_SLAVES bound to: 4 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'port_master' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_master.vhd:25' bound to instance 'gen_mp' of component 'port_master' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:197]
INFO: [Synth 8-638] synthesizing module 'port_master' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_master.vhd:68]
	Parameter NB_SLAVES bound to: 4 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
	Parameter NB_SLAVES bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/decoder.vhd:25' bound to instance 'dcdr' of component 'decoder' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_master.vhd:352]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/decoder.vhd:36]
	Parameter NB_SLAVES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/decoder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'port_master' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_master.vhd:68]
	Parameter NB_SLAVES bound to: 4 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'port_master' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_master.vhd:25' bound to instance 'gen_mp' of component 'port_master' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:197]
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'port_slave' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_slave.vhd:26' bound to instance 'gen_sp' of component 'port_slave' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:283]
INFO: [Synth 8-638] synthesizing module 'port_slave' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_slave.vhd:59]
	Parameter NB_MASTERS bound to: 2 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'arbiter' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/arbiter.vhd:27' bound to instance 'arbiterbis' of component 'arbiter' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_slave.vhd:132]
INFO: [Synth 8-638] synthesizing module 'arbiter' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/arbiter.vhd:37]
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arbiter' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/arbiter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'port_slave' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_slave.vhd:59]
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'port_slave' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_slave.vhd:26' bound to instance 'gen_sp' of component 'port_slave' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:283]
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'port_slave' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_slave.vhd:26' bound to instance 'gen_sp' of component 'port_slave' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:283]
	Parameter NB_MASTERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'port_slave' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/port_slave.vhd:26' bound to instance 'gen_sp' of component 'port_slave' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'crossbar' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/xbar.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mcu_interconnect' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_interconnect.vhd:39]
INFO: [Synth 8-3491] module 'mcu_peripherals' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:33' bound to instance 'periphs' of component 'mcu_peripherals' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:340]
INFO: [Synth 8-638] synthesizing module 'mcu_peripherals' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:77]
INFO: [Synth 8-3491] module 'ahblite_my_vga' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/ahblite_vga.vhd:8' bound to instance 'U_ahblite_my_vga' of component 'ahblite_my_vga' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:288]
INFO: [Synth 8-638] synthesizing module 'ahblite_my_vga' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/ahblite_vga.vhd:29]
INFO: [Synth 8-3491] module 'VGA_Top' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:5' bound to instance 'U_VGA' of component 'VGA_Top' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/ahblite_vga.vhd:104]
INFO: [Synth 8-638] synthesizing module 'VGA_Top' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:24]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:97]
INFO: [Synth 8-3491] module 'VGA_Clock_Multi' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/VGA_Clock_Multi_stub.vhdl:5' bound to instance 'clkIP' of component 'VGA_Clock_Multi' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:119]
INFO: [Synth 8-638] synthesizing module 'VGA_Clock_Multi' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/VGA_Clock_Multi_stub.vhdl:16]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'VGA_clkdiv' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_clkdiv.vhd:6' bound to instance 'clkPequeno' of component 'VGA_clkdiv' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'VGA_clkdiv' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_clkdiv.vhd:18]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_clkdiv' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_clkdiv.vhd:18]
INFO: [Synth 8-3491] module 'VGA_640_x_480' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_640_x_480.vhd:5' bound to instance 'U_definicao' of component 'VGA_640_x_480' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'VGA_640_x_480' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_640_x_480.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'VGA_640_x_480' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_640_x_480.vhd:15]
INFO: [Synth 8-3491] module 'VGA_Display_Basic_ROM' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Basic_ROM.vhd:5' bound to instance 'U_Afichage' of component 'VGA_Display_Basic_ROM' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'VGA_Display_Basic_ROM' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Basic_ROM.vhd:29]
WARNING: [Synth 8-614] signal 'BACKGROUND' is read in the process but is not in the sensitivity list [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Basic_ROM.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'VGA_Display_Basic_ROM' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Basic_ROM.vhd:29]
INFO: [Synth 8-3491] module 'prom_sprite' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/prom_sprite_stub.vhdl:5' bound to instance 'U_promsprite' of component 'prom_sprite' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'prom_sprite' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/prom_sprite_stub.vhdl:14]
INFO: [Synth 8-3491] module 'prom_sprite2' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/prom_sprite2_stub.vhdl:5' bound to instance 'U_promsprite2' of component 'prom_sprite2' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'prom_sprite2' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/prom_sprite2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'prom_sprite3' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/prom_sprite3_stub.vhdl:5' bound to instance 'U_promsprite3' of component 'prom_sprite3' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'prom_sprite3' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/prom_sprite3_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'VGA_Top' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/VGA_Mover_Top.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ahblite_my_vga' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/ahblite_vga.vhd:29]
INFO: [Synth 8-3491] module 'obi_2_ahb' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_ahb_bridge.vhd:28' bound to instance 'bridge' of component 'obi_2_ahb' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:309]
INFO: [Synth 8-638] synthesizing module 'obi_2_ahb' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_ahb_bridge.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'obi_2_ahb' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_ahb_bridge.vhd:53]
INFO: [Synth 8-3491] module 'ahb_decoder_mcu' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahb_decoder_mcu.vhd:15' bound to instance 'U_DECODER' of component 'ahb_decoder_mcu' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:331]
INFO: [Synth 8-638] synthesizing module 'ahb_decoder_mcu' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahb_decoder_mcu.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ahb_decoder_mcu' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahb_decoder_mcu.vhd:27]
INFO: [Synth 8-3491] module 'ahblite_defaultslave' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_defaultslave.vhd:15' bound to instance 'U_DEFAULTSLAVE' of component 'ahblite_defaultslave' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:340]
INFO: [Synth 8-638] synthesizing module 'ahblite_defaultslave' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_defaultslave.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ahblite_defaultslave' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_defaultslave.vhd:28]
INFO: [Synth 8-3491] module 'ahblite_rstclk' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_rstclk.vhd:18' bound to instance 'U_RSTCLK' of component 'ahblite_rstclk' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:349]
INFO: [Synth 8-638] synthesizing module 'ahblite_rstclk' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_rstclk.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ahblite_rstclk' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_rstclk.vhd:40]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_gpio' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_gpio.vhd:14' bound to instance 'U_GPIOA' of component 'ahblite_gpio' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:362]
INFO: [Synth 8-638] synthesizing module 'ahblite_gpio' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_gpio.vhd:32]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahblite_gpio' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_gpio.vhd:32]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_gpio' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_gpio.vhd:14' bound to instance 'U_GPIOB' of component 'ahblite_gpio' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:376]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_gpio' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_gpio.vhd:14' bound to instance 'U_GPIOC' of component 'ahblite_gpio' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:390]
INFO: [Synth 8-638] synthesizing module 'ahblite_gpio__parameterized2' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_gpio.vhd:32]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahblite_gpio__parameterized2' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_gpio.vhd:32]
INFO: [Synth 8-3491] module 'ahblite_timer' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_timer.vhd:15' bound to instance 'U_TIMER1' of component 'ahblite_timer' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:404]
INFO: [Synth 8-638] synthesizing module 'ahblite_timer' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_timer.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ahblite_timer' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_timer.vhd:31]
INFO: [Synth 8-3491] module 'ahblite_uart' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_uart.vhd:16' bound to instance 'U_UART1' of component 'ahblite_uart' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:415]
INFO: [Synth 8-638] synthesizing module 'ahblite_uart' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_uart.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ahblite_uart' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/AHBLITE/ahblite_uart.vhd:39]
INFO: [Synth 8-3491] module 'ahblite_my_periph' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/my_periph.vhd:14' bound to instance 'U_MY_PERIPH' of component 'ahblite_my_periph' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:457]
INFO: [Synth 8-638] synthesizing module 'ahblite_my_periph' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/my_periph.vhd:33]
INFO: [Synth 8-3491] module 'seg_top' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:4' bound to instance 'U_SEG_CTRL' of component 'seg_top' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/my_periph.vhd:76]
INFO: [Synth 8-638] synthesizing module 'seg_top' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:16]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/clkdiv.vhd:35' bound to instance 'dut2' of component 'clkdiv' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:57]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/clkdiv.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/clkdiv.vhd:41]
INFO: [Synth 8-3491] module 'compteur' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/compteur.vhd:35' bound to instance 'dut4' of component 'compteur' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'compteur' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/compteur.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'compteur' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/compteur.vhd:41]
INFO: [Synth 8-3491] module 'mux4x4' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/mux4x4.vhd:34' bound to instance 'dut5' of component 'mux4x4' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mux4x4' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/mux4x4.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/mux4x4.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'mux4x4' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/mux4x4.vhd:43]
INFO: [Synth 8-3491] module 'gestion_an' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/gestion_an.vhd:34' bound to instance 'dut6' of component 'gestion_an' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'gestion_an' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/gestion_an.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/gestion_an.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'gestion_an' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/gestion_an.vhd:40]
INFO: [Synth 8-3491] module 'hex7seg' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/hex7seg.vhd:23' bound to instance 'dut7' of component 'hex7seg' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/hex7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/hex7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'seg_top' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ahblite_my_periph' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/VGA/my_periph.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'mcu_peripherals' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/mcu_peripherals.vhd:77]
INFO: [Synth 8-3491] module 'obi_2_rom' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_2_rom.vhd:9' bound to instance 'rom0_adapter' of component 'obi_2_rom' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:380]
INFO: [Synth 8-638] synthesizing module 'obi_2_rom' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_2_rom.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'obi_2_rom' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_2_rom.vhd:23]
INFO: [Synth 8-3491] module 'SPROM_32x1024' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/SPROM_32x1024_stub.vhdl:5' bound to instance 'ROM' of component 'SPROM_32x1024' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:393]
INFO: [Synth 8-638] synthesizing module 'SPROM_32x1024' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/SPROM_32x1024_stub.vhdl:15]
INFO: [Synth 8-3491] module 'obi_2_ram' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_2_ram.vhd:9' bound to instance 'ram1_adapter' of component 'obi_2_ram' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:400]
INFO: [Synth 8-638] synthesizing module 'obi_2_ram' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_2_ram.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'obi_2_ram' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_2_ram.vhd:25]
INFO: [Synth 8-3491] module 'SPRAM_32x16384' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/SPRAM_32x16384_stub.vhdl:5' bound to instance 'RAM1' of component 'SPRAM_32x16384' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:415]
INFO: [Synth 8-638] synthesizing module 'SPRAM_32x16384' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/SPRAM_32x16384_stub.vhdl:17]
INFO: [Synth 8-3491] module 'obi_2_ram' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/OBI/obi_2_ram.vhd:9' bound to instance 'ram2_adapter' of component 'obi_2_ram' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:424]
INFO: [Synth 8-3491] module 'SPRAM_32x16384' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/.Xil/Vivado-3284-DESKTOP-PDOT4RD/realtime/SPRAM_32x16384_stub.vhdl:5' bound to instance 'RAM2' of component 'SPRAM_32x16384' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:439]
INFO: [Synth 8-256] done synthesizing module 'top_mcu' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/MCU/top_mcu.vhd:70]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'io_driver' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:12' bound to instance 'GPIOA' of component 'io_driver' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:180]
INFO: [Synth 8-638] synthesizing module 'io_driver' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:21]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'io_driver' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:21]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'io_driver' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:12' bound to instance 'GPIOB' of component 'io_driver' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:188]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'io_driver' declared at 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:12' bound to instance 'GPIOC' of component 'io_driver' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'io_driver__parameterized2' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:21]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326' bound to instance 'I_BUF' of component 'IBUF' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:43]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032' bound to instance 'O_BUF' of component 'OBUFT' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'io_driver__parameterized2' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/io_driver.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ICOBS_light_TOP' (0#1) [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/ICOBS_light_TOP.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'counter_load_reg' and it is trimmed from '64' to '40' bits. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_counter.sv:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmcounter_incr_reg' and it is trimmed from '32' to '13' bits. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:879]
WARNING: [Synth 8-3848] Net mhpmcounter[13] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[14] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[15] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[16] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[17] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[18] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[19] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[20] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[21] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[22] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[23] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[24] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[25] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[26] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[27] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[28] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[29] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[30] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net mhpmcounter[31] in module/entity ibex_cs_registers does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/IBEX_CORE/ibex_cs_registers.sv:213]
WARNING: [Synth 8-3848] Net dp in module/entity seg_top does not have driver. [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/7SEG/seg_top.vhd:13]
WARNING: [Synth 8-7129] Port if_slvi_vec[73] in module obi_2_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[72] in module obi_2_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[71] in module obi_2_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[70] in module obi_2_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[73] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[72] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[71] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[70] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[69] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[68] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[67] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[66] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[65] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[64] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[63] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[62] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[61] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[60] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[59] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[58] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[57] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[56] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[55] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[54] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[53] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[52] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[51] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[50] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[49] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[48] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[47] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[46] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[45] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[44] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[43] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[42] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[41] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[40] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[39] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[38] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[37] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[36] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[35] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[34] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_slvi_vec[33] in module obi_2_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp in module seg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[73] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[72] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[71] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[70] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[69] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[68] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[67] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[65] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[64] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[63] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[62] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[61] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[60] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[59] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[58] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[57] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[56] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[55] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[54] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[53] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[52] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[51] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[50] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[49] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[48] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[47] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[46] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[45] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[44] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[43] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[42] in module ahblite_my_periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[73] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[72] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[71] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[70] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[69] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[68] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[67] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[65] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[64] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[63] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[62] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[61] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[60] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[59] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[58] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[57] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[56] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[55] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[54] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[53] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[52] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[51] in module ahblite_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port AHBLITE_IN[50] in module ahblite_uart is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1364.406 ; gain = 564.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1364.406 ; gain = 564.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1364.406 ; gain = 564.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.596 . Memory (MB): peak = 1364.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/SPRAM_32x16384/SPRAM_32x16384/SPRAM_32x16384_in_context.xdc] for cell 'MCU/RAM1'
Finished Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/SPRAM_32x16384/SPRAM_32x16384/SPRAM_32x16384_in_context.xdc] for cell 'MCU/RAM1'
Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/SPRAM_32x16384/SPRAM_32x16384/SPRAM_32x16384_in_context.xdc] for cell 'MCU/RAM2'
Finished Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/SPRAM_32x16384/SPRAM_32x16384/SPRAM_32x16384_in_context.xdc] for cell 'MCU/RAM2'
Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/SPROM_32x1024/SPROM_32x1024/SPROM_32x1024_in_context.xdc] for cell 'MCU/ROM'
Finished Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/SPROM_32x1024/SPROM_32x1024/SPROM_32x1024_in_context.xdc] for cell 'MCU/ROM'
Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/VGA_Clock_Multi/VGA_Clock_Multi/VGA_Clock_Multi_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP'
Finished Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/VGA_Clock_Multi/VGA_Clock_Multi/VGA_Clock_Multi_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP'
Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/prom_sprite/prom_sprite/prom_sprite_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite'
Finished Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/prom_sprite/prom_sprite/prom_sprite_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite'
Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/prom_sprite3/prom_sprite3/prom_sprite3_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3'
Finished Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/prom_sprite3/prom_sprite3/prom_sprite3_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3'
Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/prom_sprite2/prom_sprite2/prom_sprite2_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2'
Finished Parsing XDC File [c:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.gen/sources_1/ip/prom_sprite2/prom_sprite2/prom_sprite2_in_context.xdc] for cell 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2'
Parsing XDC File [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/FPGA/Basys3-Master.xdc]
Finished Parsing XDC File [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/FPGA/Basys3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/FPGA/Basys3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ICOBS_light_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ICOBS_light_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1417.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1417.250 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1417.512 ; gain = 617.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1417.512 ; gain = 617.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for MCU/RAM1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MCU/RAM2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MCU/ROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1417.512 ; gain = 617.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'md_state_q_reg' in module 'ibex_multdiv_fast'
INFO: [Synth 8-802] inferred FSM for state register 'ls_fsm_cs_reg' in module 'ibex_load_store_unit'
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_reg' [C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light/RTL/IBEX/SHARED/prim_clock_gating.sv:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MD_IDLE |                              000 |                              000
                MD_ABS_A |                              001 |                              001
                MD_ABS_B |                              010 |                              010
                 MD_COMP |                              011 |                              011
                 MD_LAST |                              100 |                              100
          MD_CHANGE_SIGN |                              101 |                              101
               MD_FINISH |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'md_state_q_reg' using encoding 'sequential' in module 'ibex_multdiv_fast'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
WAIT_RVALID_MIS_GNTS_DONE |                              011 |                              100
                WAIT_GNT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ls_fsm_cs_reg' using encoding 'sequential' in module 'ibex_load_store_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1417.512 ; gain = 617.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   40 Bit       Adders := 10    
	   2 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 14    
	   3 Input   10 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 8     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 10    
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 39    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 110   
+---Muxes : 
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 10    
	   2 Input   40 Bit        Muxes := 20    
	   4 Input   34 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 9     
	   7 Input   33 Bit        Muxes := 1     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 82    
	   3 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 22    
	  11 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 5     
	  15 Input   32 Bit        Muxes := 1     
	  19 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	  32 Input   13 Bit        Muxes := 1     
	  15 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 1     
	  48 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	  11 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   7 Input    5 Bit        Muxes := 1     
	  47 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 20    
	   7 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 27    
	   3 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 2     
	  15 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 63    
	  12 Input    2 Bit        Muxes := 5     
	  13 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 5     
	  11 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 262   
	   7 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 43    
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 14    
	  13 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 21    
	  47 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mac_res_signed, operation Mode is: C+A*B.
DSP Report: operator mac_res_signed is absorbed into DSP mac_res_signed.
DSP Report: operator mac_res_signed0 is absorbed into DSP mac_res_signed.
DSP Report: Generating DSP U_VGA/U_Afichage/rom_addr_s1, operation Mode is: C+A*(B:0x5f).
DSP Report: operator U_VGA/U_Afichage/rom_addr_s1 is absorbed into DSP U_VGA/U_Afichage/rom_addr_s1.
DSP Report: operator U_VGA/U_Afichage/rom_addr_s10 is absorbed into DSP U_VGA/U_Afichage/rom_addr_s1.
DSP Report: Generating DSP U_VGA/U_Afichage/rom_addr_s2, operation Mode is: C+A*(B:0x5f).
DSP Report: operator U_VGA/U_Afichage/rom_addr_s2 is absorbed into DSP U_VGA/U_Afichage/rom_addr_s2.
DSP Report: operator U_VGA/U_Afichage/rom_addr_s20 is absorbed into DSP U_VGA/U_Afichage/rom_addr_s2.
DSP Report: Generating DSP U_VGA/U_Afichage/rom_addr_s3, operation Mode is: C+A*(B:0x5f).
DSP Report: operator U_VGA/U_Afichage/rom_addr_s3 is absorbed into DSP U_VGA/U_Afichage/rom_addr_s3.
DSP Report: operator U_VGA/U_Afichage/rom_addr_s30 is absorbed into DSP U_VGA/U_Afichage/rom_addr_s3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:03:39 . Memory (MB): peak = 1417.512 ; gain = 617.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------+------------+-----------+----------------------+--------------+
|Module Name                                              | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------+------------+-----------+----------------------+--------------+
|\MCU/IBEX/IBEX_VER_1 /\gen_regfile_fpga.register_file_i  | mem_reg    | Implied   | 32 x 32              | RAM32M x 12  | 
+---------------------------------------------------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast     | C+A*B        | 17     | 17     | 34     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGA_Display_Basic_ROM | C+A*(B:0x5f) | 10     | 7      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGA_Display_Basic_ROM | C+A*(B:0x5f) | 10     | 7      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGA_Display_Basic_ROM | C+A*(B:0x5f) | 10     | 7      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:04:04 . Memory (MB): peak = 1417.512 ; gain = 617.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:04:21 . Memory (MB): peak = 1417.512 ; gain = 617.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------------------------------+------------+-----------+----------------------+--------------+
|Module Name                                              | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------+------------+-----------+----------------------+--------------+
|\MCU/IBEX/IBEX_VER_1 /\gen_regfile_fpga.register_file_i  | mem_reg    | Implied   | 32 x 32              | RAM32M x 12  | 
+---------------------------------------------------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:40 ; elapsed = 00:04:35 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:04:50 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:04:50 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:48 ; elapsed = 00:04:52 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:04:52 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:04:53 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:04:53 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast     | C+A*B       | 30     | 18     | 48     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGA_Display_Basic_ROM | C+A*B       | 10     | 7      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGA_Display_Basic_ROM | C+A*B       | 10     | 7      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGA_Display_Basic_ROM | C+A*B       | 10     | 7      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |SPROM_32x1024   |         1|
|2     |SPRAM_32x16384  |         2|
|3     |VGA_Clock_Multi |         1|
|4     |prom_sprite     |         1|
|5     |prom_sprite2    |         1|
|6     |prom_sprite3    |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |SPRAM_32x16384_bbox  |     2|
|3     |SPROM_32x1024_bbox   |     1|
|4     |VGA_Clock_Multi_bbox |     1|
|5     |prom_sprite2_bbox    |     1|
|6     |prom_sprite3_bbox    |     1|
|7     |prom_sprite_bbox     |     1|
|8     |BUFG                 |     3|
|9     |CARRY4               |   234|
|10    |DSP48E1              |     4|
|11    |LUT1                 |    21|
|12    |LUT2                 |   428|
|13    |LUT3                 |   827|
|14    |LUT4                 |   767|
|15    |LUT5                 |   918|
|16    |LUT6                 |  2083|
|17    |MUXF7                |     7|
|18    |RAM32M               |    10|
|19    |RAM32X1D             |     4|
|20    |FDCE                 |  1948|
|21    |FDPE                 |    35|
|22    |FDRE                 |   304|
|23    |LD                   |     1|
|24    |IBUF                 |    39|
|25    |OBUF                 |    26|
|26    |OBUFT                |    37|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:04:53 . Memory (MB): peak = 1711.320 ; gain = 911.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 572 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:31 ; elapsed = 00:04:43 . Memory (MB): peak = 1711.320 ; gain = 857.926
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:04:53 . Memory (MB): peak = 1711.320 ; gain = 911.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1711.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1711.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 1df4fed9
INFO: [Common 17-83] Releasing license: Synthesis
321 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:05:10 . Memory (MB): peak = 1711.320 ; gain = 1293.535
INFO: [Common 17-1381] The checkpoint 'C:/projets_polytech/VHDL_Icobs_Project/Hardware/ICOBS_light_PROJECT_DIR/ICOBS_light_PROJECT_DIR.runs/synth_1/ICOBS_light_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ICOBS_light_TOP_utilization_synth.rpt -pb ICOBS_light_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 00:16:54 2024...
