INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/sources_1/ip/char_fifo/sim/char_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module char_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/sources_1/ip/logo_rom/sim/logo_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logo_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/sources_1/ip/clk_core/clk_core_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_core_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/sources_1/ip/clk_core/clk_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/cmd_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/lb_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lb_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/meta_harden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module meta_harden
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/reset_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/resp_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resp_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/rst_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/seg7decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/top_flyinglogo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flyinglogo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/uart_baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/uart_rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/uart_tx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.srcs/source/bt_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bt_uart
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/Documents/vivado/vgatest/vgatest.srcs/source/bt_uart.v:164]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/vgatest/vgatest.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
