Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Thu Feb 28 18:09:58 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: AudVid/audvid_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.847        0.000                      0                 6516       -0.433       -0.433                      1                 6516        3.000        0.000                       0                  2167  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                  0.847        0.000                      0                 6003        0.070        0.000                      0                 6003        3.000        0.000                       0                  1925  
  I2S_CLK_reloj2_clk_wiz_0_0           68.789        0.000                      0                   12        0.122        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        6.726        0.000                      0                   46        0.160        0.000                      0                   46        3.750        0.000                       0                   167  
  SD_Clock_reloj1_clk_wiz_0_0          37.252        0.000                      0                   49        0.122        0.000                      0                   49       39.500        0.000                       0                    38  
  TFT_Clock_reloj1_clk_wiz_0_0        158.264        0.000                      0                   13        0.122        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100                          MasterClocK_reloj1_clk_wiz_0_0        5.631        0.000                      0                  391        0.129        0.000                      0                  391  
SD_Clock_reloj1_clk_wiz_0_0     MasterClocK_reloj1_clk_wiz_0_0        5.743        0.000                      0                    2       -0.433       -0.433                      1                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.917ns (44.301%)  route 4.925ns (55.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.428    13.975    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.449    14.790    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.823    lm32_cpu/instruction_unit/icache/refill_address_reg[17]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.917ns (44.301%)  route 4.925ns (55.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.428    13.975    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.449    14.790    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.823    lm32_cpu/instruction_unit/icache/refill_address_reg[19]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.917ns (44.301%)  route 4.925ns (55.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.428    13.975    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.449    14.790    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.823    lm32_cpu/instruction_unit/icache/refill_address_reg[24]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.917ns (44.301%)  route 4.925ns (55.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.428    13.975    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.449    14.790    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[25]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.823    lm32_cpu/instruction_unit/icache/refill_address_reg[25]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.917ns (44.301%)  route 4.925ns (55.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.428    13.975    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.449    14.790    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.823    lm32_cpu/instruction_unit/icache/refill_address_reg[26]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.917ns (44.301%)  route 4.925ns (55.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.428    13.975    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.449    14.790    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.823    lm32_cpu/instruction_unit/icache/refill_address_reg[27]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.917ns (44.301%)  route 4.925ns (55.699%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.428    13.975    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.449    14.790    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[29]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.823    lm32_cpu/instruction_unit/icache/refill_address_reg[29]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 3.917ns (45.178%)  route 4.753ns (54.822%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.257    13.804    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X54Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.448    14.789    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y12         FDRE (Setup_fdre_C_CE)      -0.169    14.845    lm32_cpu/instruction_unit/icache/refill_address_reg[20]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 3.917ns (45.178%)  route 4.753ns (54.822%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.257    13.804    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X54Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.448    14.789    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y12         FDRE (Setup_fdre_C_CE)      -0.169    14.845    lm32_cpu/instruction_unit/icache/refill_address_reg[30]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 3.917ns (45.386%)  route 4.713ns (54.614%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.613     5.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.120     8.708    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.832    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_17
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.382 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.382    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.610 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    10.969    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.313    11.282 f  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.431    11.713    lm32_cpu/load_store_unit/dcache/state[3]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.837 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=3, routed)           0.586    12.423    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.217    13.764    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y9          FDRE (Setup_fdre_C_CE)      -0.169    14.847    lm32_cpu/instruction_unit/icache/refill_address_reg[21]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -13.764    
  -------------------------------------------------------------------
                         slack                                  1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_6_11/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.165     1.751    lm32_cpu/registers_reg_r1_0_31_6_11/ADDRD4
    SLICE_X42Y8          RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y8          RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.681    lm32_cpu/registers_reg_r1_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.773%)  route 0.264ns (65.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.563     1.446    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lm32_cpu/load_store_unit/store_data_m_reg[4]/Q
                         net (fo=2, routed)           0.264     1.852    lm32_cpu/load_store_unit/store_data_m[4]
    SLICE_X32Y5          FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.070     1.780    lm32_cpu/load_store_unit/d_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 interface0_bank_bus_dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bus_wishbone_dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.237%)  route 0.244ns (56.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  interface0_bank_bus_dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  interface0_bank_bus_dat_r_reg[4]/Q
                         net (fo=1, routed)           0.244     1.827    interface0_bank_bus_dat_r[4]
    SLICE_X32Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  soc_bus_wishbone_dat_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.872    soc_interface_dat_r[4]
    SLICE_X32Y10         FDRE                                         r  soc_bus_wishbone_dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.830     1.957    clk100_IBUF_BUFG
    SLICE_X32Y10         FDRE                                         r  soc_bus_wishbone_dat_r_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.092     1.800    soc_bus_wishbone_dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4       lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5       lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y7      lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y7      lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y7      lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y7      lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y7      lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y7      lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_24_29/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.789ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.094%)  route 0.773ns (62.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.773     5.113    AudVid/audvid_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.095    74.206    
                         clock uncertainty           -0.145    74.061    
    BUFGCTRL_X0Y7        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.902    AudVid/audvid_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.902    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                 68.789    

Slack (MET) :             69.316ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 75.647 - 70.862 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.564     5.085    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     6.262    AudVid/audvid_clockmanager/counter[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.301     6.563 r  AudVid/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.563    AudVid/audvid_clockmanager/I2S_CLK_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.444    75.647    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/C
                         clock pessimism              0.300    75.947    
                         clock uncertainty           -0.145    75.802    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.077    75.879    AudVid/audvid_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         75.879    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 69.316    

Slack (MET) :             69.331ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 75.647 - 70.862 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.564     5.085    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     6.262    AudVid/audvid_clockmanager/counter[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.327     6.589 r  AudVid/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.589    AudVid/audvid_clockmanager/counter[2]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.444    75.647    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism              0.300    75.947    
                         clock uncertainty           -0.145    75.802    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.118    75.920    AudVid/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.920    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                 69.331    

Slack (MET) :             69.339ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 75.647 - 70.862 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.564     5.085    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.689     6.252    AudVid/audvid_clockmanager/counter[1]
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.329     6.581 r  AudVid/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.581    AudVid/audvid_clockmanager/counter[1]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.444    75.647    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism              0.300    75.947    
                         clock uncertainty           -0.145    75.802    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.118    75.920    AudVid/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.920    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 69.339    

Slack (MET) :             69.491ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 75.647 - 70.862 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.564     5.085    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  AudVid/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.664     6.267    AudVid/audvid_clockmanager/counter[0]
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.391 r  AudVid/audvid_clockmanager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.391    AudVid/audvid_clockmanager/counter[0]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.444    75.647    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
                         clock pessimism              0.300    75.947    
                         clock uncertainty           -0.145    75.802    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.081    75.883    AudVid/audvid_clockmanager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.883    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 69.491    

Slack (MET) :             69.546ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486     4.789    AudVid/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.265    74.335    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.335    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 69.546    

Slack (MET) :             69.549ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483     4.785    AudVid/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.266    74.334    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.334    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 69.549    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     4.980    AudVid/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.040    74.560    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.560    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.043    74.557    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.557    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 69.582    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.685    AudVid/audvid_clockmanager/cm2/seq_reg1[1]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.237    74.363    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         74.363    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/cm2/seq_reg1[0]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/cm2/seq_reg1[6]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/cm2/seq_reg1[1]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.562     1.445    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  AudVid/audvid_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.150     1.744    AudVid/audvid_clockmanager/counter[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.101     1.845 r  AudVid/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    AudVid/audvid_clockmanager/counter[2]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.831     1.958    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131     1.576    AudVid/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.562     1.445    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  AudVid/audvid_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.150     1.744    AudVid/audvid_clockmanager/counter[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.098     1.842 r  AudVid/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.842    AudVid/audvid_clockmanager/I2S_CLK_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.831     1.958    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.565    AudVid/audvid_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167     1.325    AudVid/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.328    AudVid/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.250%)  route 0.232ns (52.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.562     1.445    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  AudVid/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232     1.841    AudVid/audvid_clockmanager/counter[0]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.044     1.885 r  AudVid/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    AudVid/audvid_clockmanager/counter[1]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.831     1.958    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X34Y45         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131     1.576    AudVid/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y7    AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y3      AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X34Y45     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X34Y45     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X34Y45     AudVid/audvid_clockmanager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X34Y45     AudVid/audvid_clockmanager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X34Y45     AudVid/audvid_clockmanager/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X34Y45     AudVid/audvid_clockmanager/I2S_CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.700%)  route 2.035ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.764     8.071    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.683    15.024    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.080    15.226    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.797    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.700%)  route 2.035ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.764     8.071    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.683    15.024    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.080    15.226    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.797    AudVid/i2s/squaregenerator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.700%)  route 2.035ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.764     8.071    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.683    15.024    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.080    15.226    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.797    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.700%)  route 2.035ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.764     8.071    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.683    15.024    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.080    15.226    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.797    AudVid/i2s/squaregenerator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.704ns (26.439%)  route 1.959ns (73.561%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.688     7.994    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.684    15.025    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.080    15.227    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.798    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.704ns (26.439%)  route 1.959ns (73.561%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.688     7.994    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.684    15.025    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.080    15.227    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.798    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.704ns (26.439%)  route 1.959ns (73.561%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.688     7.994    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.684    15.025    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.080    15.227    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.798    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.704ns (26.439%)  route 1.959ns (73.561%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.688     7.994    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.684    15.025    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.080    15.227    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.798    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.828ns (27.129%)  route 2.224ns (72.871%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y102         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[8]/Q
                         net (fo=3, routed)           1.004     6.791    AudVid/i2s/squaregenerator/count_reg[8]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124     6.915 f  AudVid/i2s/squaregenerator/data[15]_i_6/O
                         net (fo=1, routed)           0.803     7.718    AudVid/i2s/squaregenerator/data[15]_i_6_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.842 f  AudVid/i2s/squaregenerator/data[15]_i_3/O
                         net (fo=2, routed)           0.417     8.259    AudVid/i2s/squaregenerator/data10_in
    SLICE_X2Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.383 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     8.383    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.683    15.024    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y104         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.080    15.226    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.077    15.303    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.704ns (27.843%)  route 1.824ns (72.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.810     5.331    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.630    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.754 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.428     7.182    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I2_O)        0.124     7.306 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.554     7.860    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y104         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.683    15.024    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y104         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.080    15.226    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429    14.797    AudVid/i2s/squaregenerator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  6.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.250    AudVid/audvid_clockmanager/cm1/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     1.090    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.233    AudVid/audvid_clockmanager/cm1/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     1.053    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.676     1.560    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  AudVid/i2s/squaregenerator/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.809    AudVid/i2s/squaregenerator/count_reg_n_0_[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.917    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_4
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.951     2.079    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.665    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.676     1.560    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  AudVid/i2s/squaregenerator/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.806    AudVid/i2s/squaregenerator/count_reg_n_0_[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.951     2.079    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.665    AudVid/i2s/squaregenerator/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.676     1.560    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  AudVid/i2s/squaregenerator/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.810    AudVid/i2s/squaregenerator/count_reg_n_0_[2]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.921 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.921    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_5
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.951     2.079    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y100         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.665    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.675     1.559    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y104         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.175     1.898    AudVid/i2s/squaregenerator/D[0]
    SLICE_X2Y104         LUT3 (Prop_lut3_I0_O)        0.045     1.943 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.943    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.950     2.078    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y104         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120     1.679    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.676     1.560    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.821    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.929 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_4
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.951     2.079    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y101         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.665    AudVid/i2s/squaregenerator/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.297    AudVid/audvid_clockmanager/cm1/seq_reg1[1]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000     1.030    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.675     1.559    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  AudVid/i2s/squaregenerator/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.816    AudVid/i2s/squaregenerator/count_reg[12]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.931 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_7
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.950     2.078    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105     1.664    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.675     1.559    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  AudVid/i2s/squaregenerator/count_reg[14]/Q
                         net (fo=2, routed)           0.120     1.820    AudVid/i2s/squaregenerator/count_reg[14]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.931 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_5
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.950     2.078    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y103         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105     1.664    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y20     AudVid/SD_InputAddress_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y22     AudVid/SD_InputAddress_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y22     AudVid/SD_InputAddress_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y22     AudVid/SD_InputAddress_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y22     AudVid/SD_InputAddress_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y21     AudVid/SD_InputAddress_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y21     AudVid/SD_InputAddress_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y14     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y14     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y14     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y14     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.252ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.300ns  (logic 0.718ns (31.220%)  route 1.582ns (68.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 86.047 - 80.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 46.358 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.650    46.358    AudVid/sd_spi/spi/CLK
    SLICE_X33Y26         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.419    46.777 f  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.940    47.717    AudVid/sd_spi/spi/count_reg_n_0_[2]
    SLICE_X32Y26         LUT3 (Prop_lut3_I2_O)        0.299    48.016 r  AudVid/sd_spi/spi/Data[5]_i_1/O
                         net (fo=1, routed)           0.642    48.658    AudVid/sd_spi/spi/Data[5]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.641    86.047    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X32Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/C
                         clock pessimism              0.180    86.227    
                         clock uncertainty           -0.112    86.115    
    SLICE_X32Y26         FDRE (Setup_fdre_C_CE)      -0.205    85.910    AudVid/sd_spi/spi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         85.910    
                         arrival time                         -48.658    
  -------------------------------------------------------------------
                         slack                                 37.252    

Slack (MET) :             37.282ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.333ns  (logic 0.718ns (30.781%)  route 1.615ns (69.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 85.959 - 80.000 ) 
    Source Clock Delay      (SCD):    6.243ns = ( 46.243 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.535    46.243    AudVid/sd_spi/spi/CLK
    SLICE_X33Y24         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419    46.662 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.969    47.630    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.299    47.929 r  AudVid/sd_spi/spi/Data[0]_i_1/O
                         net (fo=9, routed)           0.646    48.576    AudVid/sd_spi/spi/p_1_in
    SLICE_X30Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.553    85.959    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X30Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/C
                         clock pessimism              0.180    86.139    
                         clock uncertainty           -0.112    86.027    
    SLICE_X30Y26         FDRE (Setup_fdre_C_CE)      -0.169    85.858    AudVid/sd_spi/spi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         85.858    
                         arrival time                         -48.576    
  -------------------------------------------------------------------
                         slack                                 37.282    

Slack (MET) :             37.379ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.209ns  (logic 0.718ns (32.509%)  route 1.491ns (67.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 86.083 - 80.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 46.358 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.650    46.358    AudVid/sd_spi/spi/CLK
    SLICE_X33Y26         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.419    46.777 r  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.947    47.724    AudVid/sd_spi/spi/count_reg_n_0_[2]
    SLICE_X32Y26         LUT3 (Prop_lut3_I2_O)        0.299    48.023 r  AudVid/sd_spi/spi/Data[2]_i_1/O
                         net (fo=1, routed)           0.544    48.567    AudVid/sd_spi/spi/Data[2]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.677    86.083    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X32Y27         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/C
                         clock pessimism              0.180    86.263    
                         clock uncertainty           -0.112    86.151    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.205    85.946    AudVid/sd_spi/spi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         85.946    
                         arrival time                         -48.567    
  -------------------------------------------------------------------
                         slack                                 37.379    

Slack (MET) :             37.470ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.109ns  (logic 0.718ns (34.043%)  route 1.391ns (65.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 85.959 - 80.000 ) 
    Source Clock Delay      (SCD):    6.243ns = ( 46.243 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.535    46.243    AudVid/sd_spi/spi/CLK
    SLICE_X33Y24         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419    46.662 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.801    47.462    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.299    47.761 r  AudVid/sd_spi/spi/Data[1]_i_1/O
                         net (fo=1, routed)           0.591    48.352    AudVid/sd_spi/spi/Data[1]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.553    85.959    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X31Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/C
                         clock pessimism              0.180    86.139    
                         clock uncertainty           -0.112    86.027    
    SLICE_X31Y26         FDRE (Setup_fdre_C_CE)      -0.205    85.822    AudVid/sd_spi/spi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         85.822    
                         arrival time                         -48.352    
  -------------------------------------------------------------------
                         slack                                 37.470    

Slack (MET) :             37.518ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.194ns  (logic 0.580ns (26.431%)  route 1.614ns (73.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.056ns = ( 86.056 - 80.000 ) 
    Source Clock Delay      (SCD):    6.243ns = ( 46.243 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.535    46.243    AudVid/sd_spi/spi/CLK
    SLICE_X33Y24         FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    46.699 r  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=15, routed)          1.067    47.766    AudVid/sd_spi/spi/count_reg_n_0_[0]
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.124    47.890 r  AudVid/sd_spi/spi/Data[4]_i_1/O
                         net (fo=1, routed)           0.547    48.437    AudVid/sd_spi/spi/Data[4]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.651    86.056    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X34Y26         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/C
                         clock pessimism              0.180    86.236    
                         clock uncertainty           -0.112    86.124    
    SLICE_X34Y26         FDRE (Setup_fdre_C_CE)      -0.169    85.955    AudVid/sd_spi/spi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         85.955    
                         arrival time                         -48.437    
  -------------------------------------------------------------------
                         slack                                 37.518    

Slack (MET) :             37.570ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.980ns  (logic 0.718ns (36.259%)  route 1.262ns (63.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 85.930 - 80.000 ) 
    Source Clock Delay      (SCD):    6.243ns = ( 46.243 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.535    46.243    AudVid/sd_spi/spi/CLK
    SLICE_X33Y24         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419    46.662 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.639    47.300    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.299    47.599 r  AudVid/sd_spi/spi/Data[7]_i_1/O
                         net (fo=1, routed)           0.624    48.223    AudVid/sd_spi/spi/Data[7]_i_1_n_0
    SLICE_X33Y25         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.524    85.930    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X33Y25         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
                         clock pessimism              0.180    86.110    
                         clock uncertainty           -0.112    85.998    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    85.793    AudVid/sd_spi/spi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         85.793    
                         arrival time                         -48.223    
  -------------------------------------------------------------------
                         slack                                 37.570    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.456ns (34.319%)  route 0.873ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 45.625 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.211     5.732    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.856 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.777     6.633    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X33Y27         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  AudVid/sd_spi/spi/Data_reg[3]/Q
                         net (fo=1, routed)           0.873     7.961    AudVid/sd_spi/spi/Data[3]
    SLICE_X32Y25         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    44.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.860    45.201    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.100    45.301 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.324    45.625    AudVid/sd_spi/spi/CLK
    SLICE_X32Y25         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[3]/C
                         clock pessimism              0.180    45.805    
                         clock uncertainty           -0.112    45.693    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.108    45.585    AudVid/sd_spi/spi/InputData_reg[3]
  -------------------------------------------------------------------
                         required time                         45.585    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 37.623    

Slack (MET) :             37.672ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.548%)  route 0.827ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 45.625 - 40.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.211     5.732    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.856 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.777     6.633    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X32Y27         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     7.089 r  AudVid/sd_spi/spi/Data_reg[2]/Q
                         net (fo=1, routed)           0.827     7.915    AudVid/sd_spi/spi/Data[2]
    SLICE_X32Y25         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    44.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.860    45.201    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.100    45.301 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.324    45.625    AudVid/sd_spi/spi/CLK
    SLICE_X32Y25         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[2]/C
                         clock pessimism              0.180    45.805    
                         clock uncertainty           -0.112    45.693    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.105    45.588    AudVid/sd_spi/spi/InputData_reg[2]
  -------------------------------------------------------------------
                         required time                         45.588    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 37.672    

Slack (MET) :             37.762ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.941ns  (logic 0.718ns (36.986%)  route 1.223ns (63.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 86.083 - 80.000 ) 
    Source Clock Delay      (SCD):    6.243ns = ( 46.243 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.535    46.243    AudVid/sd_spi/spi/CLK
    SLICE_X33Y24         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419    46.662 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.891    47.553    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.299    47.852 r  AudVid/sd_spi/spi/Data[3]_i_1/O
                         net (fo=1, routed)           0.332    48.184    AudVid/sd_spi/spi/Data[3]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.677    86.083    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X33Y27         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/C
                         clock pessimism              0.180    86.263    
                         clock uncertainty           -0.112    86.151    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205    85.946    AudVid/sd_spi/spi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         85.946    
                         arrival time                         -48.184    
  -------------------------------------------------------------------
                         slack                                 37.762    

Slack (MET) :             37.990ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.696ns  (logic 0.718ns (42.325%)  route 0.978ns (57.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 86.031 - 80.000 ) 
    Source Clock Delay      (SCD):    6.243ns = ( 46.243 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.535    46.243    AudVid/sd_spi/spi/CLK
    SLICE_X33Y24         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419    46.662 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.641    47.302    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.299    47.601 r  AudVid/sd_spi/spi/Data[6]_i_1/O
                         net (fo=1, routed)           0.338    47.939    AudVid/sd_spi/spi/Data[6]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.965    85.306    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.100    85.406 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.625    86.031    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X34Y25         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/C
                         clock pessimism              0.180    86.211    
                         clock uncertainty           -0.112    86.099    
    SLICE_X34Y25         FDRE (Setup_fdre_C_CE)      -0.169    85.930    AudVid/sd_spi/spi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         85.930    
                         arrival time                         -47.939    
  -------------------------------------------------------------------
                         slack                                 37.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.228    AudVid/audvid_clockmanager/cm1/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075     1.106    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.214    AudVid/audvid_clockmanager/cm1/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.222%)  route 0.132ns (38.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.558     1.441    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  AudVid/sd_spi/spiInitClock/counter_reg[5]/Q
                         net (fo=3, routed)           0.132     1.738    AudVid/sd_spi/spiInitClock/counter_reg__0[5]
    SLICE_X34Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  AudVid/sd_spi/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.783    AudVid/sd_spi/spiInitClock/OutputCLK_i_1_n_0
    SLICE_X34Y60         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.826     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y60         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.120     1.577    AudVid/sd_spi/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.557     1.440    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.142     1.747    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  AudVid/sd_spi/spiInitClock/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.792    AudVid/sd_spi/spiInitClock/p_0_in[5]
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.826     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.121     1.578    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    AudVid/audvid_clockmanager/cm1/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017     1.048    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.627%)  route 0.183ns (46.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.557     1.440    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.183     1.788    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.048     1.836 r  AudVid/sd_spi/spiInitClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    AudVid/sd_spi/spiInitClock/p_0_in[2]
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.826     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.131     1.588    AudVid/sd_spi/spiInitClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.090%)  route 0.187ns (46.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.557     1.440    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.187     1.792    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X34Y61         LUT5 (Prop_lut5_I0_O)        0.048     1.840 r  AudVid/sd_spi/spiInitClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    AudVid/sd_spi/spiInitClock/p_0_in[4]
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.826     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.131     1.588    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.272%)  route 0.183ns (46.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.557     1.440    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.183     1.788    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  AudVid/sd_spi/spiInitClock/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    AudVid/sd_spi/spiInitClock/p_0_in[1]
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.826     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.120     1.577    AudVid/sd_spi/spiInitClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.735%)  route 0.187ns (47.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.557     1.440    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.187     1.792    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.837 r  AudVid/sd_spi/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    AudVid/sd_spi/spiInitClock/p_0_in[3]
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.826     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y61         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.121     1.578    AudVid/sd_spi/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.557     1.440    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.187     1.792    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X34Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  AudVid/sd_spi/spiInitClock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    AudVid/sd_spi/spiInitClock/p_0_in[0]
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.824     1.952    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y62         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.120     1.560    AudVid/sd_spi/spiInitClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y6    AudVid/audvid_clockmanager/cm1/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y1      AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y26     AudVid/sd_spi/spi/Data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X30Y26     AudVid/sd_spi/spi/Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X31Y26     AudVid/sd_spi/spi/Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y26     AudVid/sd_spi/spi/Data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y25     AudVid/sd_spi/spi/Data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y25     AudVid/sd_spi/spi/Data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y25     AudVid/sd_spi/spi/InputData_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y25     AudVid/sd_spi/spi/InputData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y25     AudVid/sd_spi/spi/InputData_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y25     AudVid/sd_spi/spi/InputData_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y25     AudVid/sd_spi/spi/InputData_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y25     AudVid/sd_spi/spi/InputData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y25     AudVid/sd_spi/spi/InputData_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y24     AudVid/sd_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y24     AudVid/sd_spi/spi/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.264ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.607ns  (logic 0.648ns (40.327%)  route 0.959ns (59.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 244.778 - 240.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 85.075 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.554    85.075    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.524    85.599 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.959    86.558    AudVid/tft_spi/spi/Q[0]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    86.682 r  AudVid/tft_spi/spi/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    86.682    AudVid/tft_spi/spi/p_0_in__2[1]
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.437   244.778    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.038    
                         clock uncertainty           -0.126   244.912    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.034   244.946    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        244.946    
                         arrival time                         -86.682    
  -------------------------------------------------------------------
                         slack                                158.264    

Slack (MET) :             158.269ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.602ns  (logic 0.648ns (40.438%)  route 0.954ns (59.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 244.778 - 240.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 85.075 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.554    85.075    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.524    85.599 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.954    86.554    AudVid/tft_spi/spi/Q[0]
    SLICE_X48Y27         LUT4 (Prop_lut4_I2_O)        0.124    86.678 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    86.678    AudVid/tft_spi/spi/p_0_in__2[3]
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.437   244.778    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.038    
                         clock uncertainty           -0.126   244.912    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.035   244.947    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        244.947    
                         arrival time                         -86.678    
  -------------------------------------------------------------------
                         slack                                158.269    

Slack (MET) :             158.279ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.636ns  (logic 0.677ns (41.385%)  route 0.959ns (58.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 244.778 - 240.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 85.075 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.554    85.075    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.524    85.599 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.959    86.558    AudVid/tft_spi/spi/Q[0]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.153    86.711 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    86.711    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.437   244.778    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.038    
                         clock uncertainty           -0.126   244.912    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.078   244.990    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        244.990    
                         arrival time                         -86.711    
  -------------------------------------------------------------------
                         slack                                158.279    

Slack (MET) :             158.287ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.627ns  (logic 0.673ns (41.352%)  route 0.954ns (58.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 244.778 - 240.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 85.075 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.554    85.075    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.524    85.599 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.954    86.554    AudVid/tft_spi/spi/Q[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I2_O)        0.149    86.703 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    86.703    AudVid/tft_spi/spi/dataClk_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.437   244.778    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.260   245.038    
                         clock uncertainty           -0.126   244.912    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.078   244.990    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        244.990    
                         arrival time                         -86.703    
  -------------------------------------------------------------------
                         slack                                158.287    

Slack (MET) :             158.320ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 163.250 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401     4.740    AudVid/audvid_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   163.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism              0.096   163.346    
                         clock uncertainty           -0.126   163.219    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   163.060    AudVid/audvid_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        163.060    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                158.320    

Slack (MET) :             158.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    AudVid/audvid_clockmanager/cm1/seq_reg3[4]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266   163.491    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        163.491    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.582    

Slack (MET) :             158.583ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.607     4.909    AudVid/audvid_clockmanager/cm1/seq_reg3[2]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265   163.492    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        163.492    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.583    

Slack (MET) :             158.632ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.326ns  (logic 0.648ns (48.864%)  route 0.678ns (51.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 244.779 - 240.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 85.075 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.554    85.075    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.524    85.599 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.678    86.277    AudVid/tft_spi/spi/Q[0]
    SLICE_X50Y27         LUT1 (Prop_lut1_I0_O)        0.124    86.401 r  AudVid/tft_spi/spi/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    86.401    AudVid/tft_spi/spi/count[0]_i_1__1_n_0
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.438   244.779    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.075    
                         clock uncertainty           -0.126   244.949    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.084   245.033    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        245.033    
                         arrival time                         -86.401    
  -------------------------------------------------------------------
                         slack                                158.632    

Slack (MET) :             158.725ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.653     4.992    AudVid/audvid_clockmanager/cm1/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040   163.717    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        163.717    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                158.725    

Slack (MET) :             158.739ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043   163.714    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        163.714    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                158.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/cm1/seq_reg3[0]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/cm1/seq_reg3[6]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/cm1/seq_reg3[1]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161     1.332    AudVid/audvid_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism             -0.197     0.902    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.061    AudVid/audvid_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.235     1.405    AudVid/audvid_clockmanager/cm1/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.434ns  (logic 0.189ns (43.552%)  route 0.245ns (56.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 81.950 - 80.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 81.439 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.556    81.439    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.146    81.585 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.245    81.830    AudVid/tft_spi/spi/Q[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I3_O)        0.043    81.873 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    81.873    AudVid/tft_spi/spi/dataClk_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.823    81.950    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.439    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.114    81.553    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -81.553    
                         arrival time                          81.873    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.441ns  (logic 0.189ns (42.824%)  route 0.252ns (57.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 81.950 - 80.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 81.439 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.556    81.439    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.146    81.585 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.252    81.837    AudVid/tft_spi/spi/Q[1]
    SLICE_X48Y27         LUT3 (Prop_lut3_I2_O)        0.043    81.880 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    81.880    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.823    81.950    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.439    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.114    81.553    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -81.553    
                         arrival time                          81.880    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.456ns  (logic 0.212ns (46.478%)  route 0.244ns (53.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 81.951 - 80.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 81.439 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.556    81.439    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.167    81.606 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.244    81.850    AudVid/tft_spi/spi/Q[0]
    SLICE_X50Y27         LUT1 (Prop_lut1_I0_O)        0.045    81.895 r  AudVid/tft_spi/spi/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    81.895    AudVid/tft_spi/spi/count[0]_i_1__1_n_0
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.824    81.951    AudVid/tft_spi/spi/CLK
    SLICE_X50Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.439    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.125    81.564    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -81.564    
                         arrival time                          81.895    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.436ns  (logic 0.191ns (43.811%)  route 0.245ns (56.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 81.950 - 80.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 81.439 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.556    81.439    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.146    81.585 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.245    81.830    AudVid/tft_spi/spi/Q[1]
    SLICE_X48Y27         LUT4 (Prop_lut4_I1_O)        0.045    81.875 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    81.875    AudVid/tft_spi/spi/p_0_in__2[3]
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.823    81.950    AudVid/tft_spi/spi/CLK
    SLICE_X48Y27         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.439    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.099    81.538    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.538    
                         arrival time                          81.875    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y2      AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y27     AudVid/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y27     AudVid/tft_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y27     AudVid/tft_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y27     AudVid/tft_spi/spi/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y27     AudVid/tft_spi/spi/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y27     AudVid/tft_spi/spi/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y27     AudVid/tft_spi/spi/dataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    AudVid/audvid_clockmanager/cm1/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y10   AudVid/audvid_clockmanager/cm2/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.371     7.904    AudVid/Q[2]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.028 r  AudVid/WriteAudio_Track2EndAddress[13]_i_1/O
                         net (fo=7, routed)           0.577     8.604    AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0
    SLICE_X42Y23         FDSE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.432    14.773    AudVid/MasterCLK
    SLICE_X42Y23         FDSE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[11]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X42Y23         FDSE (Setup_fdse_C_S)       -0.524    14.236    AudVid/WriteAudio_Track2EndAddress_reg[11]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.371     7.904    AudVid/Q[2]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.028 r  AudVid/WriteAudio_Track2EndAddress[13]_i_1/O
                         net (fo=7, routed)           0.577     8.604    AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0
    SLICE_X42Y23         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.432    14.773    AudVid/MasterCLK
    SLICE_X42Y23         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[12]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X42Y23         FDRE (Setup_fdre_C_R)       -0.524    14.236    AudVid/WriteAudio_Track2EndAddress_reg[12]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.371     7.904    AudVid/Q[2]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.028 r  AudVid/WriteAudio_Track2EndAddress[13]_i_1/O
                         net (fo=7, routed)           0.577     8.604    AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0
    SLICE_X42Y23         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.432    14.773    AudVid/MasterCLK
    SLICE_X42Y23         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[13]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X42Y23         FDRE (Setup_fdre_C_R)       -0.524    14.236    AudVid/WriteAudio_Track2EndAddress_reg[13]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.371     7.904    AudVid/Q[2]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.028 r  AudVid/WriteAudio_Track2EndAddress[13]_i_1/O
                         net (fo=7, routed)           0.577     8.604    AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0
    SLICE_X42Y23         FDSE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.432    14.773    AudVid/MasterCLK
    SLICE_X42Y23         FDSE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[4]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X42Y23         FDSE (Setup_fdse_C_S)       -0.524    14.236    AudVid/WriteAudio_Track2EndAddress_reg[4]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.371     7.904    AudVid/Q[2]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.028 r  AudVid/WriteAudio_Track2EndAddress[13]_i_1/O
                         net (fo=7, routed)           0.577     8.604    AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0
    SLICE_X42Y23         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.432    14.773    AudVid/MasterCLK
    SLICE_X42Y23         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[8]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X42Y23         FDRE (Setup_fdre_C_R)       -0.524    14.236    AudVid/WriteAudio_Track2EndAddress_reg[8]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.442%)  route 2.948ns (83.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.371     7.904    AudVid/Q[2]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.028 r  AudVid/WriteAudio_Track2EndAddress[13]_i_1/O
                         net (fo=7, routed)           0.577     8.605    AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0
    SLICE_X42Y22         FDSE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.433    14.774    AudVid/MasterCLK
    SLICE_X42Y22         FDSE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[3]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         FDSE (Setup_fdse_C_S)       -0.524    14.237    AudVid/WriteAudio_Track2EndAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.442%)  route 2.948ns (83.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.371     7.904    AudVid/Q[2]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.028 r  AudVid/WriteAudio_Track2EndAddress[13]_i_1/O
                         net (fo=7, routed)           0.577     8.605    AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0
    SLICE_X42Y22         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.433    14.774    AudVid/MasterCLK
    SLICE_X42Y22         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[5]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         FDRE (Setup_fdre_C_R)       -0.524    14.237    AudVid/WriteAudio_Track2EndAddress_reg[5]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.580ns (14.875%)  route 3.319ns (85.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          2.510     8.043    AudVid/Q[2]
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.124     8.167 r  AudVid/WriteAudio_Track2EndAddress[7]_i_1/O
                         net (fo=1, routed)           0.810     8.976    AudVid/WriteAudio_Track2EndAddress[7]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.435    14.776    AudVid/MasterCLK
    SLICE_X43Y21         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[7]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.194    14.763    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)       -0.109    14.654    AudVid/WriteAudio_Track2EndAddress_reg[7]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.419ns (10.787%)  route 3.465ns (89.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.558     5.079    clk100_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.465     8.963    AudVid/TilesPositionsRegister_reg_192_255_0_2/ADDRD1
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.437    14.778    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.194    14.765    
    SLICE_X38Y17         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.651    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.419ns (10.787%)  route 3.465ns (89.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.558     5.079    clk100_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.465     8.963    AudVid/TilesPositionsRegister_reg_192_255_0_2/ADDRD1
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.437    14.778    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.194    14.765    
    SLICE_X38Y17         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.651    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.184ns (26.457%)  route 0.511ns (73.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Track2ControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=30, routed)          0.511     2.093    AudVid/Q[1]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.043     2.136 r  AudVid/WriteAudio_Track2EndAddress[9]_i_1/O
                         net (fo=1, routed)           0.000     2.136    AudVid/WriteAudio_Track2EndAddress[9]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.823     1.950    AudVid/MasterCLK
    SLICE_X43Y19         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[9]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.194     1.900    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.107     2.007    AudVid/WriteAudio_Track2EndAddress_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.668%)  route 0.511ns (73.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Track2ControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=30, routed)          0.511     2.093    AudVid/Q[1]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.045     2.138 r  AudVid/WriteAudio_Track2EndAddress[1]_i_1/O
                         net (fo=1, routed)           0.000     2.138    AudVid/WriteAudio_Track2EndAddress[1]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.823     1.950    AudVid/MasterCLK
    SLICE_X43Y19         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[1]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.194     1.900    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.092     1.992    AudVid/WriteAudio_Track2EndAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1EndAddress_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.189ns (25.838%)  route 0.542ns (74.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=30, routed)          0.542     2.126    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][1]
    SLICE_X38Y22         LUT3 (Prop_lut3_I2_O)        0.048     2.174 r  AudVid/WriteAudio_Track1EndAddress[17]_i_1/O
                         net (fo=1, routed)           0.000     2.174    AudVid/WriteAudio_Track1EndAddress[17]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.819     1.946    AudVid/MasterCLK
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[17]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.194     1.896    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131     2.027    AudVid/WriteAudio_Track1EndAddress_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1EndAddress_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.189ns (25.697%)  route 0.546ns (74.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  soc_Track1ControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=30, routed)          0.546     2.130    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][1]
    SLICE_X38Y22         LUT3 (Prop_lut3_I2_O)        0.048     2.178 r  AudVid/WriteAudio_Track1EndAddress[16]_i_1/O
                         net (fo=1, routed)           0.000     2.178    AudVid/WriteAudio_Track1EndAddress[16]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.819     1.946    AudVid/MasterCLK
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[16]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.194     1.896    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131     2.027    AudVid/WriteAudio_Track1EndAddress_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1BeginAddress_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.533%)  route 0.542ns (74.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=30, routed)          0.542     2.126    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][1]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.045     2.171 r  AudVid/WriteAudio_Track1BeginAddress[11]_i_1/O
                         net (fo=1, routed)           0.000     2.171    AudVid/WriteAudio_Track1BeginAddress[11]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.819     1.946    AudVid/MasterCLK
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[11]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.194     1.896    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120     2.016    AudVid/WriteAudio_Track1BeginAddress_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1BeginAddress_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.393%)  route 0.546ns (74.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=30, routed)          0.546     2.130    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][1]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.045     2.175 r  AudVid/WriteAudio_Track1BeginAddress[12]_i_1/O
                         net (fo=1, routed)           0.000     2.175    AudVid/WriteAudio_Track1BeginAddress[12]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.819     1.946    AudVid/MasterCLK
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[12]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.194     1.896    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121     2.017    AudVid/WriteAudio_Track1BeginAddress_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EnablePlay_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.128ns (19.240%)  route 0.537ns (80.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  soc_Track2ControlRegisterCSR_storage_full_reg[4]/Q
                         net (fo=2, routed)           0.537     2.105    AudVid/Q[4]
    SLICE_X39Y18         FDRE                                         r  AudVid/WriteAudio_Track2EnablePlay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.823     1.950    AudVid/MasterCLK
    SLICE_X39Y18         FDRE                                         r  AudVid/WriteAudio_Track2EnablePlay_reg/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.194     1.900    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.018     1.918    AudVid/WriteAudio_Track2EnablePlay_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.732%)  route 0.654ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_TilesControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=6, routed)           0.654     2.236    AudVid/TilesPositionsRegister_reg_192_255_0_2/DIA
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.824     1.951    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.194     1.901    
    SLICE_X38Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.048    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1EnableLoop_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.770%)  route 0.572ns (80.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_Track1ControlRegisterCSR_storage_full_reg[3]/Q
                         net (fo=2, routed)           0.572     2.155    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][3]
    SLICE_X39Y18         FDRE                                         r  AudVid/WriteAudio_Track1EnableLoop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.823     1.950    AudVid/MasterCLK
    SLICE_X39Y18         FDRE                                         r  AudVid/WriteAudio_Track1EnableLoop_reg/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.194     1.900    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.066     1.966    AudVid/WriteAudio_Track1EnableLoop_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.709%)  route 0.655ns (82.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_TilesControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.655     2.238    AudVid/TilesPositionsRegister_reg_0_63_0_2/DIC
    SLICE_X42Y15         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.827     1.954    AudVid/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X42Y15         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.194     1.904    
    SLICE_X42Y15         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.048    AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.743ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.433ns,  Total Violation       -0.433ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@50.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.563ns  (logic 0.842ns (32.852%)  route 1.721ns (67.148%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 54.771 - 50.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 46.358 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          2.063    45.584    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.124    45.708 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.650    46.358    AudVid/sd_spi/spi/CLK
    SLICE_X33Y26         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.419    46.777 r  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          1.056    47.834    AudVid/sd_spi/spi/count_reg_n_0_[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.299    48.133 r  AudVid/sd_spi/spi/SPI_MOSI_i_4/O
                         net (fo=1, routed)           0.665    48.798    AudVid/sd_spi/spi/SPI_MOSI_i_4_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.124    48.922 r  AudVid/sd_spi/spi/SPI_MOSI_i_1/O
                         net (fo=1, routed)           0.000    48.922    AudVid/sd_spi/spi/SPI_MOSI_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk100 (IN)
                         net (fo=0)                   0.000    50.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    54.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    51.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    53.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.430    54.771    AudVid/sd_spi/spi/MasterCLK
    SLICE_X33Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_MOSI_reg/C
                         clock pessimism              0.096    54.867    
                         clock uncertainty           -0.232    54.635    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.029    54.664    AudVid/sd_spi/spi/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         54.664    
                         arrival time                         -48.922    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/SPI_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.738ns (20.583%)  route 2.847ns (79.417%))
  Logic Levels:           2  (BUFGCTRL=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          1.550     5.071    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y60         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q
                         net (fo=2, routed)           1.137     6.726    AudVid/sd_spi/spiInitClock/OutputCLK
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     6.822 r  AudVid/sd_spi/spiInitClock/posedgeBuffer/O
                         net (fo=2, routed)           1.711     8.532    AudVid/sd_spi/spiInitClock/SPI_InitClock_posedge
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.656 r  AudVid/sd_spi/spiInitClock/SPI_CLK_i_1/O
                         net (fo=1, routed)           0.000     8.656    AudVid/sd_spi/spi/SPI_Enable_reg
    SLICE_X31Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         1.430    14.771    AudVid/sd_spi/spi/MasterCLK
    SLICE_X31Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_CLK_reg/C
                         clock pessimism              0.096    14.867    
                         clock uncertainty           -0.232    14.635    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.029    14.664    AudVid/sd_spi/spi/SPI_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.433ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                            (clock source 'SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/SPI_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.071ns (5.594%)  route 1.198ns (94.406%))
  Logic Levels:           2  (BUFGCTRL=1 LUT6=1)
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.709     1.593    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.638 r  AudVid/sd_spi/spiInitClock/SPI_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.638    AudVid/sd_spi/spi/SPI_Enable_reg
    SLICE_X31Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.817     1.944    AudVid/sd_spi/spi/MasterCLK
    SLICE_X31Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_CLK_reg/C
                         clock pessimism             -0.197     1.748    
                         clock uncertainty            0.232     1.980    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.091     2.071    AudVid/sd_spi/spi/SPI_CLK_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.548ns  (logic 0.272ns (49.603%)  route 0.276ns (50.398%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 41.944 - 40.000 ) 
    Source Clock Delay      (SCD):    1.928ns = ( 41.928 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    41.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    40.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489    40.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.884 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=12, routed)          0.756    41.640    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.045    41.685 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.243    41.928    AudVid/sd_spi/spi/CLK
    SLICE_X33Y24         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.128    42.056 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.141    42.197    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.099    42.296 r  AudVid/sd_spi/spi/SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.135    42.431    AudVid/sd_spi/spi/SPI_MOSI_i_2_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.045    42.476 r  AudVid/sd_spi/spi/SPI_MOSI_i_1/O
                         net (fo=1, routed)           0.000    42.476    AudVid/sd_spi/spi/SPI_MOSI_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    41.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    41.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    40.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534    41.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=156, routed)         0.817    41.944    AudVid/sd_spi/spi/MasterCLK
    SLICE_X33Y23         FDRE                                         r  AudVid/sd_spi/spi/SPI_MOSI_reg/C
                         clock pessimism             -0.197    41.748    
                         clock uncertainty            0.232    41.980    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.091    42.071    AudVid/sd_spi/spi/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                        -42.071    
                         arrival time                          42.476    
  -------------------------------------------------------------------
                         slack                                  0.405    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | cpu_reset   | FDRE    | -     |    -0.426 (r) | FAST    |     2.957 (r) | SLOW    |                             |
clk100    | serial_rx   | FDRE    | -     |     0.987 (r) | FAST    |     0.402 (r) | SLOW    |                             |
clk100    | SD_SPI_MISO | FDRE    | -     |    -0.436 (r) | FAST    |     3.982 (r) | SLOW    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output       | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port         | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | serial_tx    | FDSE       | -     |     14.052 (r) | SLOW    |      4.539 (r) | FAST    |                                |
clk100    | DAC_I2S_CLK  | FDRE       | -     |     13.521 (r) | SLOW    |      3.501 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | SD_SPI_CLK   | FDRE       | -     |     11.614 (r) | SLOW    |      3.311 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_MOSI  | FDRE       | -     |     11.840 (r) | SLOW    |      3.423 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_RS       | FDRE       | -     |     15.163 (r) | SLOW    |      4.563 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS   | FDRE       | -     |     13.435 (r) | SLOW    |      4.101 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     19.143 (r) | SLOW    |      5.083 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (r) | SLOW    |      2.600 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (f) | SLOW    |      2.600 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     16.415 (f) | SLOW    |      4.397 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.153 | SLOW    |         2.377 | SLOW    |         4.257 | SLOW    |         3.008 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



