
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74334                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489276                       # Number of bytes of host memory used
host_op_rate                                    84796                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 58168.25                       # Real time elapsed on the host
host_tick_rate                               17992455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4323878539                       # Number of instructions simulated
sim_ops                                    4932453136                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   168                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3460627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6920988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     37.533066                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       140493554                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    374319415                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      7739714                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    360011666                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     18370952                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     18375967                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5015                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       456564530                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        26839137                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         658380345                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        646625589                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      7738717                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          400738634                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     162064266                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     24706392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    277661848                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2323878538                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2646302694                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2470484653                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.071167                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.218627                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1677938038     67.92%     67.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    344632359     13.95%     81.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    106136323      4.30%     86.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66412589      2.69%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     40805693      1.65%     90.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26260292      1.06%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     24524089      0.99%     92.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21711004      0.88%     93.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    162064266      6.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2470484653                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     24800378                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2197348113                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             520292247                       # Number of loads committed
system.switch_cpus.commit.membars            30196082                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1452339447     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     49545900      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     45650600      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     30196733      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     12427152      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     41177037      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     49553264      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      6934028      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     42990758      1.62%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2745024      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    520292247     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    392450504     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2646302694                       # Class of committed instruction
system.switch_cpus.commit.refs              912742751                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         407676893                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2323878538                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2646302694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.080008                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.080008                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1912236338                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1016                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    139277594                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3009085132                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        157461566                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         324678019                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        7778384                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4820                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     107650854                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           456564530                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         337945294                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2157684541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1317809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2817975007                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        15558762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.181912                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    344341139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    185703643                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.122785                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.271792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.653103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1923685729     76.65%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         78885211      3.14%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         47088592      1.88%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         50194367      2.00%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         57961985      2.31%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28814717      1.15%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         35588042      1.42%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         21837059      0.87%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        265749460     10.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      8531117                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        414409954                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.141271                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1021236862                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          419109662                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       180124393                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     568070363                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     24708916                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    445128107                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2923798038                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     602127200                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     25413342                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2864371390                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1723630                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     193019415                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        7778384                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     194938623                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          906                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     41343333                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1564                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        70679                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     44801596                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     47778089                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     52677576                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        70679                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      6741468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1789649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2778761840                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2810342951                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603113                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1675908024                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.119744                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2810726878                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2929276492                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1759190233                       # number of integer regfile writes
system.switch_cpus.ipc                       0.925919                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.925919                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1558260718     53.92%     53.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     49573164      1.72%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     48417876      1.68%     57.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     30197574      1.04%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     13564972      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     42508852      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     49553279      1.71%     62.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8300316      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     53164321      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2745024      0.09%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    605030559     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    428467984     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2889784736                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            71044106                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024585                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7383495     10.39%     10.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           4734      0.01%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           115      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      5338072      7.51%     17.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3534167      4.97%     22.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     22.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2340428      3.29%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       30365840     42.74%     68.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22077235     31.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2451767577                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7363833986                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2369260420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2606911616                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2899089118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2889784736                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     24708917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    277495241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        26974                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    352972934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805162                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.151398                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.904067                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1515949476     60.40%     60.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    342002565     13.63%     74.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    193736918      7.72%     81.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    125139745      4.99%     86.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    121179132      4.83%     91.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     79822707      3.18%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     61783076      2.46%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     31171763      1.24%     98.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     39019780      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805162                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.151397                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      509061169                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    996611724                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    441082531                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    594451942                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     38904899                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     40659110                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    568070363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    445128107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4466395089                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      284763714                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       474749702                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2825704752                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       33451004                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        200247343                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       89798053                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        160250                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5596622715                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2972230401                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3130172951                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         387227768                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       45177491                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        7778384                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     225227235                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        304468105                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3013309464                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1214574728                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     36356082                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         496634493                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     24709085                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    641707785                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5232382745                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5887254397                       # The number of ROB writes
system.switch_cpus.timesIdled                      23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        521342458                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       329146039                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          423                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7286832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        26560                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14573667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          26560                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3459337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1166203                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2294164                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1284                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3459337                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5185533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5196076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10381609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10381609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    295796480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    296436992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    592233472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               592233472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3460621                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3460621    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3460621                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9677501136                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9703902485                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32849025824                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7276771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2943702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           55                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7812486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10064                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            58                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7276713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21860331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21860498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1160227328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1160241280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3469415                       # Total snoops (count)
system.tol2bus.snoopTraffic                 149274496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10756246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002509                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050023                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10729263     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26983      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10756246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9042179211                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15192930045                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            120930                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    221255936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         221258752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     74537728                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       74537728                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1728562                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1728584                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       582326                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            582326                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    211406574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            211409265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      71219629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            71219629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      71219629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    211406574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           282628894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1164652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3442299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000284948076                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        66153                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        66153                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5956917                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1099342                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1728584                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    582326                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3457168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1164652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 14825                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           228778                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           173998                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           175810                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           174707                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           194925                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           180324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           176002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           171296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           152054                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           178696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          296474                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          396395                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          305740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          232103                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          193793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          211248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            76819                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            42292                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            41236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            47570                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            49866                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            49938                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            55364                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            46378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            44618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            89068                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          188936                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          135196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           98476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           69690                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           49644                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           79536                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 83397194686                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               17211715000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           147941125936                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24226.87                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42976.87                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1877538                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 690188                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                54.54                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               59.26                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3457168                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1164652                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1610653                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1610238                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 110789                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 110589                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     28                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 48623                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 51142                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 64875                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 65825                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 66173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 66221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 66253                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 66272                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 66354                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 66459                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 66764                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 66986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 66787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 67061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 66848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 66181                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 66154                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 66153                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3487                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2039244                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   144.585974                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   136.430139                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    64.515229                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        80104      3.93%      3.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1741330     85.39%     89.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       167799      8.23%     97.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        34619      1.70%     99.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10082      0.49%     99.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3512      0.17%     99.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         1232      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          376      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          190      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2039244                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        66153                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     52.035660                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    49.164414                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.293662                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           122      0.18%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1358      2.05%      2.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         4792      7.24%      9.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         9342     14.12%     23.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        12429     18.79%     42.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        12316     18.62%     61.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         9820     14.84%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         6781     10.25%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         4462      6.74%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2332      3.53%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1313      1.98%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          588      0.89%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          293      0.44%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          131      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           44      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           21      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        66153                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        66153                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.605052                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.578866                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.950127                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           14592     22.06%     22.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2574      3.89%     25.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           44967     67.97%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2513      3.80%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1419      2.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              73      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        66153                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             220309952                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 948800                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               74536128                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              221258752                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            74537728                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      210.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       71.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   211.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    71.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.20                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.64                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046588623284                       # Total gap between requests
system.mem_ctrls0.avgGap                    452890.26                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    220307136                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     74536128                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2690.643803825217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 210500010.801448643208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 71218100.484489783645                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3457124                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1164652                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1879366                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 147939246570                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24395971307865                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     42712.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42792.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  20947005.03                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8165225460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4339920255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        14040831420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3941956080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    403947532170                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     61724046720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      578776347705                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       553.011717                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 156921535886                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 854720230125                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6394976700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3399010725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        10537497600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2137396860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    375694712670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     85515884640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      566296314795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       541.087241                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 218886191309                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 792755574702                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    221696768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         221700736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     74736256                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       74736256                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1732006                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1732037                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       583877                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            583877                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    211827782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            211831574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      71409320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            71409320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      71409320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    211827782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           283240893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1167754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3449528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000284790124                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        66317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        66318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5968635                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1102306                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1732037                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    583877                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3464074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1167754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 14484                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           219577                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           189249                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           178312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           181573                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           189500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           182282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           183895                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           162561                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           144613                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           177709                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          286958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          403834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          308056                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          229370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          191941                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          220160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            78161                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            43628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            40522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            46218                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            50896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            51700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            56044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            46802                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            44126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            88810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          185422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          135204                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           71001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           51026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           78234                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 83730571064                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17247950000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           148410383564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24272.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43022.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1879921                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 690891                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                54.50                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               59.16                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3464074                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1167754                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1614155                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1613715                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 110893                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 110704                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     64                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     55                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 48834                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 51340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 65115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 65997                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 66364                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 66399                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 66420                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 66466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 66566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 66649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 66969                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 67107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 66863                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 67217                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 67031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 66357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 66319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 66318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3388                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    19                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2046503                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   144.396516                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   136.322791                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    64.027708                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        80556      3.94%      3.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1748778     85.45%     89.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       167837      8.20%     97.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34178      1.67%     99.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10086      0.49%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3380      0.17%     99.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         1146      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          358      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          184      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2046503                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        66318                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     52.015893                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    49.140324                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    17.314889                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           113      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1355      2.04%      2.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         4870      7.34%      9.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         9409     14.19%     23.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        12376     18.66%     42.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        12246     18.47%     60.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9986     15.06%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         6857     10.34%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         4310      6.50%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2400      3.62%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1281      1.93%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          623      0.94%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          290      0.44%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          134      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           38      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           21      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        66318                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        66317                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.608170                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.581928                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.951246                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           14596     22.01%     22.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2528      3.81%     25.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           45118     68.03%     93.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2514      3.79%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1473      2.22%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              78      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        66317                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             220773760                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 926976                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               74734720                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              221700736                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            74736256                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      210.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       71.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   211.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    71.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.21                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.65                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589627420                       # Total gap between requests
system.mem_ctrls1.avgGap                    451912.13                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    220769792                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     74734720                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3791.361723571897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 210942071.348218023777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 71407852.023655012250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3464012                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1167754                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2567150                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 148407816414                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24386268208238                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41405.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42842.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  20883052.60                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8170908900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4342929690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14013256740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3934595880                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    404074045380                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     61617542880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      578770115070                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       553.005761                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 156643608629                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 854998157382                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6441158220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3423541605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        10616815860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2160928620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    376504306470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     84834155520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      566597741895                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       541.375250                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 217108148940                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 794533617071                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3826209                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3826210                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3826209                       # number of overall hits
system.l2.overall_hits::total                 3826210                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3460568                       # number of demand (read+write) misses
system.l2.demand_misses::total                3460621                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3460568                       # number of overall misses
system.l2.overall_misses::total               3460621                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4993158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 325343490906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     325348484064                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4993158                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 325343490906                       # number of overall miss cycles
system.l2.overall_miss_latency::total    325348484064                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7286777                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7286831                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7286777                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7286831                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.474911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474914                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.474911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474914                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94210.528302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94014.477076                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94014.480079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94210.528302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94014.477076                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94014.480079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1166203                       # number of writebacks
system.l2.writebacks::total                   1166203                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3460568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3460621                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3460568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3460621                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4540402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 295758393627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 295762934029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4540402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 295758393627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 295762934029                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.474911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.474911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85667.962264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85465.274379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85465.277483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85667.962264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85465.274379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85465.277483                       # average overall mshr miss latency
system.l2.replacements                        3469411                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1777499                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1777499                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1777499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1777499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8780                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1284                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    111968670                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     111968670                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.127583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.127583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87203.014019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87203.014019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    101004933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101004933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.127583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.127583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78664.278037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78664.278037                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4993158                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4993158                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94210.528302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94210.528302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4540402                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4540402                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85667.962264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85667.962264                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3817429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3817429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3459284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3459284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 325231522236                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 325231522236                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7276713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7276713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.475391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.475391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94017.005321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94017.005321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3459284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3459284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 295657388694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 295657388694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.475391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.475391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85467.798739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85467.798739                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    14749656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3470435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.250089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.247282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.145340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.009971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1013.597406                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 236643891                       # Number of tag accesses
system.l2.tags.data_accesses                236643891                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    337945218                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2338149606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    337945218                       # number of overall hits
system.cpu.icache.overall_hits::total      2338149606                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           75                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           75                       # number of overall misses
system.cpu.icache.overall_misses::total           964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6402200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6402200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6402200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6402200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    337945293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2338150570                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    337945293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2338150570                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85362.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6641.286307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85362.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6641.286307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          323                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          320                       # number of writebacks
system.cpu.icache.writebacks::total               320                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           58                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5086149                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5086149                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5086149                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5086149                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87692.224138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87692.224138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87692.224138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87692.224138                       # average overall mshr miss latency
system.cpu.icache.replacements                    320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    337945218                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2338149606                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           75                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6402200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6402200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    337945293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2338150570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85362.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6641.286307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5086149                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5086149                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87692.224138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87692.224138                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.452772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2338150553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               947                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2469007.975713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   595.882723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.570049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.044183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91187873177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91187873177                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    845892084                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1594582595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    845892084                       # number of overall hits
system.cpu.dcache.overall_hits::total      1594582595                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     18992520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       25959378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     18992520                       # number of overall misses
system.cpu.dcache.overall_misses::total      25959378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1012246514772                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1012246514772                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1012246514772                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1012246514772                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    864884604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1620541973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    864884604                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1620541973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021960                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016019                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53297.114589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38993.481075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53297.114589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38993.481075                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        55538                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5537                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1046                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              47                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.095602                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.808511                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4047202                       # number of writebacks
system.cpu.dcache.writebacks::total           4047202                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     11706015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11706015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     11706015                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11706015                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7286505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7286505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7286505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7286505                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 368738849858                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 368738849858                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 368738849858                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 368738849858                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008425                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50605.722477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50605.722477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50605.722477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50605.722477                       # average overall mshr miss latency
system.cpu.dcache.replacements               14255460                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    478228093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       904531956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     18912232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25206032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1010498753217                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1010498753217                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    497140325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    929737988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.038042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53430.962206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40089.560833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     11635786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11635786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7276446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7276446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 368510117019                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 368510117019                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007826                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50644.245421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50644.245421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    367663991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      690050639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1747761555                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1747761555                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    367744279                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    690803985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000218                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21768.652289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2319.998454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        70229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10059                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10059                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    228732839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    228732839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22739.123074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22739.123074                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     24706516                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     44967503                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          272                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2353                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     19649040                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19649040                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     24706788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     44969856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000052                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 72239.117647                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8350.633234                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          272                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          272                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19422192                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19422192                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 71405.117647                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71405.117647                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     24706224                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     44969292                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     24706224                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     44969292                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1698775106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14255716                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.164489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.712346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.286974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.577001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.422996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       54749651588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      54749651588                       # Number of data accesses

---------- End Simulation Statistics   ----------
