36
1|Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, Toulouse, France, January 8-12, 2000.|n/a
2|Impact of Chip-Level Integration on Performance of OLTP Workloads.|Luiz André Barroso,Kourosh Gharachorloo,Andreas Nowatzyk,Ben Verghese|52|3|7|10
3|Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration.|Josep Torrellas,Liuxi Yang,Anthony-Trung Nguyen|18|1|0|0
4|Impact of Heterogeneity on DSM Performance.|Renato J. O. Figueiredo,José A. B. Fortes|21|7|3|2
5|Design of a Parallel Vector Access Unit for SDRAM Memory Systems.|Binu K. Mathew,Sally A. McKee,John B. Carter,Al Davis|62|12|1|3
6|Modified LRU Policies for Improving Second-Level Cache Behavior.|Wayne A. Wong,Jean-Loup Baer|129|55|5|0
7|eXtended Block Cache.|Stéphan Jourdan,Lihu Rappoport,Yoav Almog,Mattan Erez,Adi Yoaz,Ronny Ronen|25|3|2|1
8|Flit-Reservation Flow Control.|Li-Shiuan Peh,William J. Dally|n/a
9|Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks.|Rafael Casado,Aurelio Bermúdez,Francisco J. Quiles,José L. Sánchez,José Duato|45|11|0|5
10|Investigating QoS Support for Traffic Mixes with the MediaWorm Router.|Ki Hwan Yum,Aniruddha S. Vaidya,Chita R. Das,Anand Sivasubramaniam|28|5|1|5
11|Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight?|James Burns,Jean-Luc Gaudiot|30|2|0|4
12|Software-Controlled Multithreading Using Informing Memory Operations.|Todd C. Mowry,Sherwyn R. Ramkissoon|26|3|4|0
13|Dynamic Cluster Assignment Mechanisms.|Ramon Canal,Joan-Manuel Parcerisa,Antonio González|138|22|2|8
14|High-Throughput Coherence Controllers.|Ashwini K. Nanda,Anthony-Trung Nguyen,Maged M. Michael,Douglas J. Joseph|35|2|0|2
15|Coherence Communication Prediction in Shared-Memory Multiprocessors.|Stefanos Kaxiras,Cliff Young|60|17|1|4
16|Improving the Throughput of Synchronization by Insertion of Delays.|Ravi Rajwar,Alain Kägi,James R. Goodman|43|15|6|11
17|On the Performance of Hand vs. Automatically Optimized Numerical Codes.|Marta Jiménez,José M. Llabería,Agustin Fernández|5|3|0|1
18|Cache-Efficient Matrix Transposition.|Siddhartha Chatterjee,Sandeep Sen|54|19|0|3
19|A Prefetching Technique for Irregular Accesses to Linked Data Structures.|Magnus Karlsson,Fredrik Dahlgren,Per Stenström|117|18|5|0
20|Reducing Code Size with Run-Time Decompression.|Charles Lefurgy,Eva Piccininni,Trevor N. Mudge|77|10|5|5
21|Decoupled Value Prediction on Trace Processors.|Sang Jeong Lee,Yuan Wang,Pen-Chung Yew|51|4|1|4
22|Branch Transition Rate: A New Metric for Improved Branch Classification Analysis.|Michael Haungs,Phil Sallee,Matthew K. Farrens|47|21|2|0
23|Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing.|Harish Patil,Joel S. Emer|30|6|0|1
24|The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing.|Robert Stets,Sandhya Dwarkadas,Leonidas I. Kontothanassis,Umit Rencuzogullari,Michael L. Scott|37|1|0|6
25|PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620.|Peter M. Behr,S. Pletner,Angela C. Sodan|5|0|0|3
26|A DSM Architecture for a Parallel Computer Cenju-4.|Takeo Hosomi,Yasushi Kanoh,Masaaki Nakamura,Tetsuya Hirose|6|0|0|1
27|Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors.|Andreas Moshovos,Gurindar S. Sohi|15|2|2|2
28|A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks.|Henk Neefs,Hans Vandierendonck,Koenraad De Bosschere|34|1|7|0
29|Trace Cache Redundancy: Red & Blue Traces.|Alex Ramírez,Josep-Lluis Larriba-Pey,Mateo Valero|0|0|0|0
30|Evaluation of Active Disks for Decision Support Databases.|Mustafa Uysal,Anurag Acharya,Joel H. Saltz|52|11|6|2
31|Investigating the Performance of Two Programming Models for Clusters of SMP PCs.|Franck Cappello,Olivier Richard,Daniel Etiemble|45|5|0|2
32|Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study.|Robert Bosch,Chris Stolte,Gordon Stoll,Mendel Rosenblum,Pat Hanrahan|22|3|0|4
33|Register Organization for Media Processing.|Scott Rixner,William J. Dally,Brucek Khailany,Peter R. Mattson,Ujval J. Kapasi,John D. Owens|347|86|0|18
34|Architectural Issues in Java Runtime Systems.|Ramesh Radhakrishnan,Narayanan Vijaykrishnan,Lizy Kurian John,Anand Sivasubramaniam|56|6|1|9
35|The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches.|Alexis Vartanian,Jean-Luc Béchennec,Nathalie Drach-Temam|4|0|0|0
36|Cache Memory Design for Network Processors.|Tzi-cker Chiueh,Prashant Pradhan|87|7|0|4
