Oh no...

Cycle: 75
MARS instruction number: 73	Instruction: addi $14,$14,4
Expected:	Register Write to Reg: 0x0E Val: 0x00000008
Got     :	Memory Write to Addr: 0x10010FE8 Val: 0x00000002
Wrote to incorrect structure

Cycle: 76
MARS instruction number: 74	Instruction: addi $24,$24,4
Expected:	Register Write to Reg: 0x18 Val: 0x10010FEC
Got     :	Memory Write to Addr: 0x10010FEC Val: 0x00000001
Wrote to incorrect structure

Cycle: 78
MARS instruction number: 78	Instruction: slt $25,$14,$5
Expected:	Register Write to Reg: 0x19 Val: 0x00000001
Got     :	Register Write to Reg: 0x0F Val: 0x00000001
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


