# Computer-Architecture

This is an implementation of a 5 stage pipelined RISC V processor on verilog as part of the course Computer Architecture. It also uses a forwarding unit to improve the performance of the process.
