<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>MR_c</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk_c loads=2 clock_loads=2</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk_c loads=2 clock_loads=2</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\asdf1\documents\digitaldesign\practica3dsd\ejercicio4.vhd&quot;:18:0:18:1|Found inferred clock reg_uni|clk which controls 4 sequential elements including Z[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\asdf1\documents\digitaldesign\practica3dsd\ejercicio4.vhd</Navigation>
            <Navigation>18</Navigation>
            <Navigation>0</Navigation>
            <Navigation>18</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Found inferred clock reg_uni|clk which controls 4 sequential elements including Z[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock reg_uni|clk with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clk&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock reg_uni|clk with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clk&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>