{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746986615315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746986615315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:33:34 2025 " "Processing started: Sun May 11 23:33:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746986615315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986615315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off apb_gpio_top -c apb_gpio_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off apb_gpio_top -c apb_gpio_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986615315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746986615496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746986615496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_fsm " "Found entity 1: apb_fsm" {  } { { "../src/apb_fsm.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_fsm_tb " "Found entity 1: apb_fsm_tb" {  } { { "../src/apb_fsm_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_fsm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_if " "Found entity 1: apb_if" {  } { { "../src/apb_if.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_if_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_if_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_if_tb " "Found entity 1: apb_if_tb" {  } { { "../src/apb_if_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_if_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_io " "Found entity 1: apb_io" {  } { { "../src/apb_io.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_io.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_io_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_io_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_io_tb " "Found entity 1: apb_io_tb" {  } { { "../src/apb_io_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_io_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_top " "Found entity 1: apb_top" {  } { { "../src/apb_top.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620912 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) apb_top_tb.sv(186) " "Verilog HDL syntax error at apb_top_tb.sv(186) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/apb_top_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_top_tb.sv" 186 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1746986620912 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "apb_top_tb.sv(189) " "Verilog HDL error at apb_top_tb.sv(189): this block requires a name" {  } { { "../src/apb_top_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_top_tb.sv" 189 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1746986620913 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "apb_top_tb apb_top_tb.sv(162) " "Ignored design unit \"apb_top_tb\" at apb_top_tb.sv(162) due to previous errors" {  } { { "../src/apb_top_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/apb_top_tb.sv" 162 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746986620913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/apb_top_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/apb_top_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/aux_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/aux_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aux_if " "Found entity 1: aux_if" {  } { { "../src/aux_if.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/aux_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/aux_if_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/aux_if_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aux_if_tb " "Found entity 1: aux_if_tb" {  } { { "../src/aux_if_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/aux_if_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/aux_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/aux_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aux_reg " "Found entity 1: aux_reg" {  } { { "../src/aux_reg.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/aux_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/gpio_defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/gpio_defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../src/register.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/register.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/yash/Desktop/Github/apb_gpio/src/register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/yash/Desktop/Github/apb_gpio/src/register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "../src/register_tb.sv" "" { Text "/home/yash/Desktop/Github/apb_gpio/src/register_tb.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746986620916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746986620944 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 11 23:33:40 2025 " "Processing ended: Sun May 11 23:33:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746986620944 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746986620944 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746986620944 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986620944 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746986621557 ""}
