Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[11][5]/TChk170_21049 at time 385221 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg2_reg[1][2]/TChk170_21049 at time 505493 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg2_reg[4][9]/TChk168_21047 at time 565247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[0][5]/TChk170_21049 at time 805266 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[2][1]/TChk170_21049 at time 845409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[3][8]/TChk168_21047 at time 865253 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[4][9]/TChk170_21049 at time 885245 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[5][8]/TChk168_21047 at time 905133 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[7][12]/TChk168_21047 at time 945233 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[12][12]/TChk170_21049 at time 1045164 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[12][0]/TChk170_21049 at time 1045300 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[15][5]/TChk168_21047 at time 1105269 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[4][3]/TChk170_21049 at time 1525541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[5][2]/TChk170_21049 at time 1545454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][12]/TChk168_21047 at time 1625121 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg1_reg[12][5]/TChk168_21047 at time 1685390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg1_reg[15][3]/TChk168_21047 at time 1745478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg2_reg[1][2]/TChk170_21049 at time 1785486 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg2_reg[4][9]/TChk168_21047 at time 1845247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg2_reg[11][9]/TChk170_21049 at time 1985314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[0][5]/TChk170_21049 at time 2085259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[1][1]/TChk170_21049 at time 2105353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[3][8]/TChk168_21047 at time 2145253 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[4][9]/TChk170_21049 at time 2165245 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[5][8]/TChk168_21047 at time 2185125 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[7][6]/TChk168_21047 at time 2225241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[7][5]/TChk170_21049 at time 2225257 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[10][0]/TChk168_21047 at time 2285508 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[12][0]/TChk170_21049 at time 2325308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[13][12]/TChk170_21049 at time 2345135 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[15][9]/TChk168_21047 at time 2385206 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[15][5]/TChk168_21047 at time 2385269 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[4][3]/TChk170_21049 at time 2805541 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[5][2]/TChk170_21049 at time 2825454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][12]/TChk168_21047 at time 2905121 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg1_reg[12][5]/TChk168_21047 at time 2965390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg1_reg[15][3]/TChk168_21047 at time 3025478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg2_reg[1][2]/TChk170_21049 at time 3065486 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg2_reg[4][9]/TChk168_21047 at time 3125247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg2_reg[11][9]/TChk170_21049 at time 3265314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[0][5]/TChk170_21049 at time 3365259 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[1][1]/TChk170_21049 at time 3385353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[3][8]/TChk168_21047 at time 3425253 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[4][9]/TChk170_21049 at time 3445245 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[5][8]/TChk168_21047 at time 3465125 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[7][6]/TChk168_21047 at time 3505241 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[7][5]/TChk170_21049 at time 3505257 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[10][0]/TChk168_21047 at time 3565508 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[12][0]/TChk170_21049 at time 3605308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg3_reg[13][12]/TChk170_21049 at time 3625135 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[15][9]/TChk168_21047 at time 3665206 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_reg3_reg[15][5]/TChk168_21047 at time 3665269 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
