

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_221_15'
================================================================
* Date:           Wed Dec 20 21:42:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_15  |       28|       28|        21|          4|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bias_norm = alloca i32 1"   --->   Operation 24 'alloca' 'bias_norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 27 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 28 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 29 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %bias_norm"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc200"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [backprop.c:221]   --->   Operation 33 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%icmp_ln221 = icmp_eq  i2 %i_3, i2 3" [backprop.c:221]   --->   Operation 35 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.85ns)   --->   "%add_ln221 = add i2 %i_3, i2 1" [backprop.c:221]   --->   Operation 37 'add' 'add_ln221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.inc200.split, void %for.end202.exitStub" [backprop.c:221]   --->   Operation 38 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_3, i64 %p_read_2, i64 %p_read_1, i2 %i_3" [backprop.c:222]   --->   Operation 39 'mux' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%store_ln221 = store i2 %add_ln221, i2 %i" [backprop.c:221]   --->   Operation 40 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 41 [5/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 41 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 42 [4/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 42 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 43 [3/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 43 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln222_cast = zext i2 %i_3" [backprop.c:221]   --->   Operation 44 'zext' 'trunc_ln222_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 45 'dmul' 'mul8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %trunc_ln222_cast" [backprop.c:222]   --->   Operation 46 'getelementptr' 'biases3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (1.14ns)   --->   "%biases3_load = load i2 %biases3_addr" [backprop.c:222]   --->   Operation 47 'load' 'biases3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 48 [1/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 48 'dmul' 'mul8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/2] (1.14ns)   --->   "%biases3_load = load i2 %biases3_addr" [backprop.c:222]   --->   Operation 49 'load' 'biases3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 7 <SV = 6> <Delay = 5.86>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln222 = bitcast i64 %biases3_load" [backprop.c:222]   --->   Operation 50 'bitcast' 'bitcast_ln222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [5/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 51 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 52 [4/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 52 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 53 [3/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 53 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 54 [2/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 54 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 55 [1/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 55 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln222_1 = bitcast i64 %sub4" [backprop.c:222]   --->   Operation 56 'bitcast' 'bitcast_ln222_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (1.14ns)   --->   "%store_ln222 = store i64 %bitcast_ln222_1, i2 %biases3_addr" [backprop.c:222]   --->   Operation 57 'store' 'store_ln222' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 58 [5/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 58 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 59 [4/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 59 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 60 [3/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 60 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 61 [2/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 61 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 62 [1/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 62 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%bias_norm_load_1 = load i64 %bias_norm" [backprop.c:223]   --->   Operation 63 'load' 'bias_norm_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [5/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 64 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%bias_norm_load = load i64 %bias_norm"   --->   Operation 72 'load' 'bias_norm_load' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %bias_norm_7_out, i64 %bias_norm_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 65 [4/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 65 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 66 [3/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 66 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 67 [2/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 67 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.70>
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [backprop.c:158]   --->   Operation 68 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 69 [1/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 69 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 70 [1/1] (0.84ns)   --->   "%store_ln221 = store i64 %bias_norm_1, i64 %bias_norm" [backprop.c:221]   --->   Operation 70 'store' 'store_ln221' <Predicate = true> <Delay = 0.84>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln221 = br void %for.inc200" [backprop.c:221]   --->   Operation 71 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_norm_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_norm          (alloca           ) [ 0111111111111111111111]
i                  (alloca           ) [ 0100000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000]
p_read_1           (read             ) [ 0000000000000000000000]
p_read_2           (read             ) [ 0000000000000000000000]
p_read_3           (read             ) [ 0000000000000000000000]
store_ln0          (store            ) [ 0000000000000000000000]
store_ln0          (store            ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000]
i_3                (load             ) [ 0111110000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000]
icmp_ln221         (icmp             ) [ 0111111111111111110000]
empty              (speclooptripcount) [ 0000000000000000000000]
add_ln221          (add              ) [ 0000000000000000000000]
br_ln221           (br               ) [ 0000000000000000000000]
tmp                (mux              ) [ 0111111000000000000000]
store_ln221        (store            ) [ 0000000000000000000000]
trunc_ln222_cast   (zext             ) [ 0000000000000000000000]
biases3_addr       (getelementptr    ) [ 0111101111110000000000]
mul8               (dmul             ) [ 0111100111110000000000]
biases3_load       (load             ) [ 0001000100000000000000]
bitcast_ln222      (bitcast          ) [ 0111100011110000000000]
sub4               (dsub             ) [ 0111100000001111100000]
bitcast_ln222_1    (bitcast          ) [ 0000000000000000000000]
store_ln222        (store            ) [ 0000000000000000000000]
mul9               (dmul             ) [ 0111100000000000011111]
bias_norm_load_1   (load             ) [ 0111100000000000001111]
specloopname_ln158 (specloopname     ) [ 0000000000000000000000]
bias_norm_1        (dadd             ) [ 0000000000000000000000]
store_ln221        (store            ) [ 0000000000000000000000]
br_ln221           (br               ) [ 0000000000000000000000]
bias_norm_load     (load             ) [ 0000000000000000000000]
write_ln0          (write            ) [ 0000000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="biases3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias_norm_7_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_norm_7_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="bias_norm_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="85" class="1004" name="biases3_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="2" slack="0"/>
<pin id="89" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases3_load/5 store_ln222/11 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="1"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub4/7 bias_norm_1/17 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/2 mul9/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_3_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln221_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln221_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="0" index="3" bw="64" slack="0"/>
<pin id="137" dir="0" index="4" bw="2" slack="0"/>
<pin id="138" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln221_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln222_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="4"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln222_cast/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bitcast_ln222_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln222/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="bitcast_ln222_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln222_1/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bias_norm_load_1_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="16"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_load_1/17 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln221_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="20"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/21 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bias_norm_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="16"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_load/17 "/>
</bind>
</comp>

<comp id="175" class="1005" name="bias_norm_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_3_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="4"/>
<pin id="192" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln221_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln221 "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="204" class="1005" name="biases3_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="1"/>
<pin id="206" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="mul8_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="biases3_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="biases3_load "/>
</bind>
</comp>

<comp id="219" class="1005" name="bitcast_ln222_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln222 "/>
</bind>
</comp>

<comp id="224" class="1005" name="sub4_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="mul9_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="bias_norm_load_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="72" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="66" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="60" pin="2"/><net_sink comp="132" pin=3"/></net>

<net id="143"><net_src comp="117" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="148"><net_src comp="126" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="160"><net_src comp="98" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="170"><net_src comp="98" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="178"><net_src comp="52" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="56" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="193"><net_src comp="117" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="198"><net_src comp="120" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="132" pin="5"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="207"><net_src comp="85" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="212"><net_src comp="102" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="217"><net_src comp="92" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="222"><net_src comp="153" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="227"><net_src comp="98" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="233"><net_src comp="102" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="238"><net_src comp="162" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases3 | {11 }
	Port: bias_norm_7_out | {17 }
 - Input state : 
	Port: update_weights.1_Pipeline_VITIS_LOOP_221_15 : p_read | {1 }
	Port: update_weights.1_Pipeline_VITIS_LOOP_221_15 : p_read1 | {1 }
	Port: update_weights.1_Pipeline_VITIS_LOOP_221_15 : p_read2 | {1 }
	Port: update_weights.1_Pipeline_VITIS_LOOP_221_15 : biases3 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln221 : 2
		add_ln221 : 2
		br_ln221 : 3
		tmp : 2
		store_ln221 : 3
	State 2
	State 3
	State 4
	State 5
		biases3_addr : 1
		biases3_load : 2
	State 6
	State 7
		sub4 : 1
	State 8
	State 9
	State 10
	State 11
		bitcast_ln222_1 : 1
		store_ln222 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		bias_norm_1 : 1
		write_ln0 : 1
	State 18
	State 19
	State 20
	State 21
		store_ln221 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   dadd   |        grp_fu_98        |    3    |   445   |   782   |
|----------|-------------------------|---------|---------|---------|
|   dmul   |        grp_fu_102       |    11   |   299   |   203   |
|----------|-------------------------|---------|---------|---------|
|    mux   |        tmp_fu_132       |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln221_fu_126    |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln221_fu_120    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |   p_read_1_read_fu_60   |    0    |    0    |    0    |
|   read   |   p_read_2_read_fu_66   |    0    |    0    |    0    |
|          |   p_read_3_read_fu_72   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln0_write_fu_78  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   | trunc_ln222_cast_fu_149 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    14   |   744   |   1016  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|bias_norm_load_1_reg_235|   64   |
|    bias_norm_reg_175   |   64   |
|  biases3_addr_reg_204  |    2   |
|  biases3_load_reg_214  |   64   |
|  bitcast_ln222_reg_219 |   64   |
|       i_3_reg_190      |    2   |
|        i_reg_183       |    2   |
|   icmp_ln221_reg_195   |    1   |
|      mul8_reg_209      |   64   |
|      mul9_reg_230      |   64   |
|      sub4_reg_224      |   64   |
|       tmp_reg_199      |   64   |
+------------------------+--------+
|          Total         |   519  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_98    |  p0  |   4  |  64  |   256  ||    17   |
|     grp_fu_98    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_102    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_102    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   644  || 4.24829 ||    53   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   744  |  1016  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   53   |
|  Register |    -   |    -   |   519  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    4   |  1263  |  1069  |
+-----------+--------+--------+--------+--------+
