[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PCF85063ATT/AJ production of NXP SEMICONDUCTORS from the text: \n1. General description\nThe PCF85063A is a CMOS1 Real-Time Clock (RTC) and calendar optimized for low \npower consumption. An offset register allows fine-tuning of the clock. All addresses and \ndata are transferred serially via the two-line bidirectional I2C-bus. Maximum data rate is \n400 kbit/s. The register address is incremen ted automatically after each written or read \ndata byte.\nFor a selection of NXP Real-Time Clocks, see Table 45 on page 56\n2. Features and benefits\n\uf06eProvides year, month, day, weekday, hours, minutes, and seconds based on a \n32.768 kHz quartz crystal\n\uf06eClock operating voltage: 0.9 V to 5.5 V\n\uf06eLow current; typical 0.22 \uf06dAa t  V DD= 3.3 V and T amb=2 5\uf0b0C\n\uf06e400 kHz two-line I2C-bus interface (at V DD= 1.8 V to 5.5 V)\n\uf06eProgrammable clock output for periphe ral devices (32.768 kHz, 16.384 kHz, \n8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, and 1 Hz)\n\uf06eSelectable integrated oscilla tor load capacitors for C L=7p F  o r  C L= 12.5 pF\n\uf06eAlarm function\n\uf06eCountdown timer\n\uf06eMinute and half minute interrupt\n\uf06eOscillator stop detection function\n\uf06eInternal Power-On Reset (POR)\n\uf06eProgrammable offset register for frequency adjustment\n3. Applications\n\uf06eDigital still camera\n\uf06eDigital video camera\n\uf06ePrinters\n\uf06eCopy machines\n\uf06eMobile equipment\n\uf06eBattery powered devicesPCF85063A\nTiny Real-Time Clock/cale ndar with alarm function and \nI2C-bus\nRev. 7 — 30 March 2018 Product data sheet\n1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 21 .\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 2 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n4. Ordering information\n \n4.1 Ordering options\n \n5. Marking\n Table 1. Ordering information\nType number Package\nName Description Version\nPCF85063AT SO8 plastic small outline package; 8 leads; \nbody width 3.9 mmSOT96-1\nPCF85063ATL DFN2626-10 plastic thermal enhanced extremely thin \nsmall outline package; no leads; \n10 terminals; body 2.6 \uf0b42.6\uf0b40.5 mmSOT1197-1\nPCF85063ATT TSSOP8 plastic thin shrink small outline package; \n8 leads; body width 3 mmSOT505-1\nTable 2. Ordering options\nProduct type number Orderable part number Sales item \n(12NC)Delivery form IC revision\nPCF85063AT/A PCF85063AT/AY 935303639518 tape and reel, 13 inch, dry pack 1\nPCF85063AT/AAZ 935303639515 tape and reel, 7 inch, dry pack 1\nPCF85063ATL/1 PCF85063ATL/1,118 935299022118 tape and reel, 7 inch 1\nPCF85063ATT/A PCF85063ATT/AJ 935304639118 tape and reel, 13 inch 1\nTable 3. Marking codes\nProduct type number Marking code\nPCF85063AT/A 85063APCF85063ATL/1 063APCF85063ATT/A 063A\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 3 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n6. Block diagram\n \nFig 1. Block diagram of PCF85063ADDD\x10\x13\x13\x17\x17\x15\x1c3&)\x1b\x18\x13\x19\x16$&/.287&/.2( 26&2\n9\'\'\n966\n6\'$\n6&/26&,\n,17\',9,\'(5\x16\x15\x03N+]\n26&,//$725\n32:(5\x1021\n5(6(7\nO\x15&\x10%86\n,17(5)$&(&/2&.\x03287\n,17(55837\n&21752/\n5($/\x107,0(\n&/2&.6<67(0\n&21752/\n$/$50\x03$1\'\n7,0(5\n&21752/&/2&.\n&$/,%5$7,21\n2))6(7\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 4 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n7. Pinning information\n7.1 Pinning\n \n \n For mechanical details, see Figure 32 .\nFig 2. Pin configuration for SO8 (PCF85063AT)\nFor mechanical details, see Figure 33 .\nFig 3. Pin configuration for DFN2626-10 (PCF85063ATL)\nFor mechanical details, see Figure 34 .\nFig 4. Pin configuration for TSSOP8 (PCF85063ATT)\x033&)\x1b\x18\x13\x19\x16$7\n\x14 26&, \x1b 9\'\'\n\x15 26&2 \x1a &/.287\n\x16,17 \x19 6&/\n\x17 966 \x18 6\'$\nDDD\x10\x13\x13\x1b\x1c\x1a\x16\nDDD\x10\x13\x13\x17\x17\x16\x133&)\x1b\x18\x13\x19\x16$7/\n7UDQVSDUHQW\x03WRS\x03YLHZ9\'\' 26&, \x14\x13 \x14\n&/.287 26&2 \x1c \x15\nQ\x11F\x11 &/.2( \x1b \x16\n6&/ ,17 \x1a\x17\n6\'$ 966 \x19\x18\n3&)\x1b\x18\x13\x19\x16$773&)\x1b\x18\x13\x19\x16$773&)\x1b\x18\x13\x19\x16$77\x14 26&, \x1b 9\'\'\n\x15 26&2 \x1a &/.287\n\x16,17 \x19 6&/\n\x17 966 \x18 6\'$\nDDD\x10\x13\x13\x1c\x18\x19\x15\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 5 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n7.2 Pin description\n \n[1] The die paddle (exposed pad) is connected to V SS through high ohmic (non-conductive) sili con attach and should be electrically \nisolated. It is good engineering practice to solder the exposed pad to an electrically  isolated PCB copper pad as shown in Figure 37 \n“Footprint information for reflow soldering of SOT1197-1 (DFN2626-10) of PCF85063ATL ” for better heat transfer but it is not required \nas the RTC doesn’t consume much power. In no case should traces be run under the package exposed pad.\n[2] NXP recommends tying VDD of the device and VDD of all t he external pull-up resistors to the same Power Supply.Table 4. Pin description\nInput or input/output pins must always be at a defined level (V SS or V DD) unless otherwise specified.\nSymbol Pin Type Description\nPCF85063AT PCF85063ATL PCF85063ATT\nOSCI 1 1 1 input oscillator input\nOSCO 2 2 2 output oscillator outputCLKOE\n[2] - 3 - input CLKOUT enable or disable pin; enable is \nactive HIGH\nINT[2]3 4 3 output interrupt output (open-drain)\nVSS 4 5[1]4 supply ground supply voltage\nSDA[2]5 6 5 input/output serial data line\nSCL[2]6 7 6 input serial clock input\nn.c. - 8 - - not connected\nCLKOUT 7 9 7 output clock output (push-pull)\nVDD 8 10 8 supply supply voltage\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 6 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8. Functional description\nThe PCF85063A contains 18 8-bit registers wit h an auto-incrementing register address, \nan on-chip 32.768 kHz oscillator with integr ated capacitors, a freq uency divider which \nprovides the source clock for the Real-Time Clock (RTC) and calender, and an I2C-bus \ninterface with a maximum data rate of 400 kbit/s.\nThe built-in address register will increment automatically after ea ch read or write of a data \nbyte up to the register 11h. After register 11h, the auto-i ncrementing will wrap around to \naddress 00h (see Figure 5 ).\n \nAll registers (see Table 5 ) are designed as addressable 8-bit parallel registers although \nnot all bits are implemented. The first two registers (memory address 00h and 01h) are \nused as control and status register. The regi ster at address 02h is an offset register \nallowing the fine-tuning of the clock; and at 03h is a free RAM byte. The addresses 04h through 0Ah are used as counters for the clock function (seconds up to years counters). \nAddress locations 0Bh through 0Fh contain alarm registers which define the conditions for \nan alarm. The registers at 10h and 11h are for the timer function.\nThe Seconds, Minutes, Hours,  Days, Months, and Years as  well as the corresponding \nalarm registers are all coded in Binary Coded Decimal (BCD) format. When one of the \nRTC registers is written or read, the contents of all time counters are frozen. Therefore, \nfaulty writing or reading of the clock and ca lendar during a carry condition is prevented. \nFor details on maximum access time, see Section 8.4 on page 25\n.Fig 5. Handling address registersDDD\x10\x13\x13\x17\x17\x16\x14DGGUHVV\x03UHJLVWHU\n\x13\x13K\nDXWR\x10LQFUHPHQW\nZUDS\x03DURXQG\x13\x14K\n\x13\x15K\n\x13\x16K\n\x11\x11\x11\n\x13)K\n\x14\x13K\n\x14\x14K\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 7 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus8.1 Registers organization\n Table 5. Registers overview\nBit positions labeled as - are not implemented. After reset, all registers are set according to Table 8 on page 12 .\nAddress Register name Bit Reference\n7 6 5 4 3 2 1 0\nControl and status registers\n00h Control_1 EXT_TEST - STOP SR - CIE 12_24 CAP_SEL Section 8.2.1\n01h Control_2 AIE AF MI HMI TF COF[2:0] Section 8.2.2\n02h Offset MODE OFFSET[6:0] Section 8.2.3\n03h RAM_byte B[7:0] Section 8.2.4\nTime and date registers04h Seconds OS SECONDS (0 to 59) Section 8.3.1\n05h Minutes - MINUTES (0 to 59) Section 8.3.2\n06h Hours - - AMPM HOURS (1 to 12) in 12-hour mode Section 8.3.3\nHOURS (0 to 23) in 24-hour mode\n07h Days - - DAYS (1 to 31) Section 8.3.4\n08h Weekdays - - - - - WEEKDAYS (0 to 6) Section 8.3.5\n09h Months - - - MONTHS (1 to 12) Section 8.3.6\n0Ah Years YEARS (0 to 99) Section 8.3.7\nAlarm registers0Bh Second_alarm AEN_S SECOND_ALARM (0 to 59) Section 8.5.1\n0Ch Minute_alarm AEN_M MINUTE_ALARM (0 to 59) Section 8.5.2\n0Dh Hour_alarm AEN_H - AMPM HOUR_ALAR M (1 to 12) in 12-hour mode Section 8.5.3\nHOUR_ALARM (0 to 23) in 24-hour mode\n0Eh Day_alarm AEN_D - DAY_ALARM (1 to 31) Section 8.5.4\n0Fh Weekday_alarm AEN_W - - - - WEEKDAY_ALARM (0 to 6) Section 8.5.5\nTimer registers10h Timer_value T[7:0] Section 8.6.1\n11h Timer_mode - - - TCF[1:0] TE TIE TI_TP Section 8.6.2\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 8 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2 Control registers\nTo ensure that all control registers will be set to their default values, the V DD level must be \nat zero volts at initia l power-up. If this is not possible, a reset must be initiated with the \nsoftware reset command when power is stable. Refer to Section 8.2.1.3  for details.\n8.2.1 Register Control_1\n \n[1] Default value.\n[2] For a software reset, 01011000 (58h) must be sent to register Control_1 (see Section 8.2.1.3 ).Table 6. Control_1 - control and status re gister 1 (address 00h) bit description\nBit Symbol Value Description Reference\n7 EXT_TEST external clock test mode Section 8.2.1.1\n0[1] normal mode\n1 external clock test mode\n6 - 0 unused -\n5S T O P STOP bit Section 8.2.1.2\n0[1] RTC clock runs\n1 RTC clock is stopped; all RTC divider chain \nflip-flops are asynchronously set logic 0\n4S R software reset Section 8.2.1.3\n0[1] no software reset\n1 initiate software reset[2]; this bit always \nreturns a 0 when read\n3 - 0 unused -2C I E correction interrupt enable Section 8.2.3\n0[1]no correction interrupt generated\n1 interrupt pulses are generated at every \ncorrection cycle\n1 12_24 12 or 24-hour mode Section 8.3.3\nSection 8.5.30[1] 24-hour mode is selected\n1 12-hour mode is selected\n0 CAP_SEL internal oscillator capacitor selection  for \nquartz crystals with a corresponding load \ncapacitance-\n0[1] 7 pF\n1 12.5 pF\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 9 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.1.1 EXT_TEST: external clock test mode\nA test mode is available which allows for on-boar d testing. In this mode, it is possible to \nset up test conditions and control the operation of the RTC.\nThe test mode is entered by setting bit EXT_TEST in register Control_1. Then \npin CLKOUT becomes an input. The test mode replaces the internal clock signal with the \nsignal applied to pin CLKOUT.\nThe signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a \nmaximum period of 1000 ns. The internal cl ock, now sourced from CLKOUT, is divided \ndown to 1 Hz by a 26divide chain called a prescaler. The prescaler can be set into a \nknown state by using bit STOP. When bit STOP is set, the prescaler is reset to 0. (STOP must be cleared before the prescaler can operate again.)\nFrom a stop condition, the fi rst 1 second increment will take place after 32 positive edges \non pin CLKOUT. Thereafter, every 64 positive edges cause a 1 second increment.\nRemark:  Entry into test mode is not synchroni zed to the internal 64 Hz clock. When \nentering the test mode, no assumption as to  the state of the prescaler can be made.\nOperation example:\n1. Set EXT_TEST test mode (regis ter Control_1, bit EXT_TEST = 1).\n2. Set STOP (register Control_1, bit STOP = 1).\n3. Clear STOP (register Control_1, bit STOP = 0).4. Set time registers to desired value.5. Apply 32 clock pulses to pin CLKOUT.6. Read time registers to see the first change.7. Apply 64 clock pulses to pin CLKOUT.8. Read time registers to see the second change.\nRepeat 7 and 8 for additional increments.\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 10 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.1.2 STOP: STOP bit function\nThe function of the STOP bit (see Figure 6 ) is to allow for accurate starting of the time \ncircuits. The STOP bit function causes the upper part of the prescaler (F 2 to F 14) to be \nheld in reset and thus no 1 Hz ticks are generated. It also stops the output of clock \nfrequencies below 8 kHz on pin CLKOUT.\n \nThe time circuits can then be set and do not increment until the STOP bit is released (see \nFigure 7  and Table 7 ).Fig 6. STOP bit functional diagramDDD\x10\x13\x13\x17\x17\x14\x1826&,//$ 72526&,//$725\x036723\n\'(7(&725VHWWLQJ\x03WKH\x0326\x03IODJ\n)\x13 \x16\x15\x1a\x19\x1b\x03+] \x14\x19\x16\x1b\x17\x03+] \x1b\x14\x1c\x15\x03+] \x17\x13\x1c\x19\x03+] \x15\x03+]\n6723\x14\x03+]\x03WLFN)\x14 )\x15\n5(6(7)\x14\x16\n5(6(7)\x14\x17\n5(6(7\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 11 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n[1] F 0 is clocked at 32.768 kHz.\nThe lower two stages of the prescaler (F 0 and F 1) are not reset. And because the I2C-bus \nis asynchronous to the crystal oscillator, the accuracy of restarting the time circuits is \nbetween zero and one 8.192 kHz cycle (see Figure 7 ).\n \nThe first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP \nbit is released. The uncertainty is caused by the prescaler bits F 0 and F 1 not being reset \n(see Table 7 ) and the unknown state of the 32 kHz clock.Table 7. First increment of time circuits after STOP bit release\nBit Prescaler bits[1]1H z  t i c k Time Comment\nSTOP F0F1-F2 to F 14 hh:mm:ss\nClock is running normally\n0 01-0 0001 1101 0100 12:45:12 prescaler counting normally\nSTOP bit is activated by user. F 0F1 are not reset and values cannot be predicted externally\n1 XX-0 0000 0000 0000 12:45:12 prescaler is reset; time circuits are frozen\nNew time is set by user1\nXX-0 0000 0000 0000 08:00:00 prescaler is reset; time circuits are frozen\nSTOP bit is released by user0\nXX-0 0000 0000 0000 08:00:00 prescaler is now running\nXX-1 0000 0000 0000 08:00:00 -\nXX-0 1000 0000 0000 08:00:00 -\nXX-1 1000 0000 0000 08:00:00 -\n: ::\n11-1 1111 1111 1110 08:00:00 -\n00-0 0000 0000 0001 08:00:01 0 to 1 transition of F 14 increments the time circuits\n10-0 0000 0000 0001 08:00:01 -\n: ::\n11-1 1111 1111 1111 08:00:01 -\n00-0 0000 0000 0000 08:00:01 -\n10-0 0000 0000 0000 08:00:01 -\n: ::\n11-1 1111 1111 1110 08:00:01 -\n00-0 0000 0000 0001 08:00:02 0 to 1 transition of F 14 increments the time circuits\nDDD\x10\x13\x13\x17\x17\x14\x19\x14\x11\x13\x13\x13\x13\x13\x13\x03V\x13\x11\x18\x13\x1a\x1b\x14\x16\nWR\n\x13\x11\x18\x13\x1a\x1c\x16\x18\x03V\nFig 7. STOP bit release timingDDD\x10\x13\x13\x17\x17\x14\x1a \x13\x03\x97V\x03WR\x03\x14\x15\x15\x03\x97V\x1b\x14\x1c\x15\x03+]\nVWRS\x03UHOHDVHG\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 12 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.1.3 Software reset\nA reset is automatically generated at power-on. There is a lo w probability that some \ndevices will have corruption of the registers after the automatic pow er-on reset if the \ndevice is powered up with a residual V DD level. It is required that the V DD starts at zero \nvolts at power up or upon power cycling to ensure that there is no corruption of the \nregisters. If this is not possible, a reset must  be initiated after power- up (i.e. when power is \nstable) with the software reset command. Software reset command means setting bits 6, \n4, and 3 in register Control_1 (00h) logic 1 and all other bits logic 0 by sending the bit \nsequence 01011000 (58h), see Figure 8 .\n \nIn reset state, all registers are set according to Table 8  and the address pointer returns to \naddress 00h.\n After sending the software reset command, it is recommende d to re-initialize the interface by a STOP and START.\nFig 8. Software reset commandV\x14\x13\x14\x13\x13\x13\x14\x13$\x13\x13\x13\x13\x13\x13\x13\x13$\x13\x14\x13\x14\x14\x13\x13\x13$ 3\x126 6\'$\n6&/VODYH\x03DGGUHVV DGGUHVV\x03\x13\x13K VRIWZDUH\x03UHVHW\x03\x18\x1bK 5\x12:\nDDD\x10\x13\x13\x17\x17\x14\x1bLQWHUQDO\nUHVHW\x03VLJQDO\nTable 8. Registers reset values\nAddress Register name Bit\n7 6 5 4 3 2 1 0\n0 0 h C o n t r o l _ 1 00000000\n0 1 h C o n t r o l _ 2 000000000 2 h O f f s e t 000000000 3 h R A M _ b y t e 000000000 4 h S e c o n d s 100000000 5 h M i n u t e s 000000000 6 h H o u r s 000000000 7 h D a y s 000000010 8 h W e e k d a y s 000001100 9 h M o n t h s 000000010 A hY e a r s 000000000Bh Second_alarm 10000000\n0 C hM i n u t e _ a l a r m 100000000 D hH o u r _ a l a r m 100000000 E hD a y _ a l a r m 10000000\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 13 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\nThe PCF85063A resets to:\nTime — 00:00:00\nDate — 20000101\nWeekday — Saturday\n8.2.2 Register Control_2\n \n[1] Default value.0 F h W e e k d a y _ a l a r m 10000000\n1 0 h T i m e r _ v a l u e 000000001 1 h T i m e r _ m o d e 00011000Table 8. Registers reset values\n …continued\nAddress Register name Bit\n7 6 5 4 3 2 1 0\nTable 9. Control_2 - control and status re gister 2 (address 01h) bit description\nBit Symbol Value Description Reference\n7A I E alarm interrupt Section 8.2.2.1\nSection 8.5.60[1] disabled\n1 enabled\n6A F alarm flag Section 8.2.2.1\nSection 8.5.60[1] read: alarm flag inactivewrite: alarm flag is cleared\n1 read: alarm flag active\nwrite: alarm flag remains unchanged\n5M I minute interrupt Section 8.2.2.2\nSection 8.2.2.30[1] disabled\n1 enabled\n4H M I half minute interrupt Section 8.2.2.2\nSection 8.2.2.30[1] disabled\n1 enabled\n3T F timer flag Section 8.2.2.1\nSection 8.2.2.3\nSection 8.6.30[1]no timer interrupt generated\n1 flag set when timer interrupt generated\n2 to 0 COF[2:0] see Table 11 CLKOUT control Section 8.2.2.4\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 14 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.2.1 Alarm interrupt\n \nAIE: This bit activates or deactivates the generat ion of an interrupt when AF is asserted, \nrespectively.\nAF: When an alarm occurs, AF is set logic 1. This bit maintains its value until overwritten \nby command. To prevent one flag being overwri tten while clearing another, a logic AND is \nperformed during a write access.Fig 9. Interrupt schemeDDD\x10\x13\x13\x17\x17\x16\x156(&21\'6\x03&2817(5\n0,187(6\x03&2817(5\n0,+0,\n+0, 0,\n$,(\n&,(\x13\n\x14$,(H[DPSOH+0,\x120,\n6(7\n&/($5\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x037)\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x03$)\nRIIVHW\x03FLUFXLW\x1d\nDGG\x12VXEVWUDFW\nSXOVH\nIURP\x03LQWHUIDFH\x1d\nVHW\x03&,(WR\x03LQWHUIDFH\x1d\nUHDG\x03$)38/6(\n*(1(5$725\x03\x14\n75,**(5\n&/($5\n7,B73\n$/$50\x03)/$*\n$)VHW\x03DODUP\nIODJ\x0f\x03$)6(7\n&/($5\n38/6(\n*(1(5$725\x03\x16\n75,**(5\n&/($5\x13\n\x14\n&2817\'2:1\x03&2817(5\n7(7,( 7,0(5\x03)/$*\n7)\n6(7\n&/($5WR\x03LQWHUIDFH\x1d\nUHDG\x037)\n38/6(\n*(1(5$725\x03\x15\n75,**(5\n&/($5\x13\n\x14,17\x03\x03\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 15 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.2.2 MI and HMI: minute and half minute interrupt\nThe minute interrupt (bit MI) and half minute in terrupt (bit HMI) are pre-defined timers for \ngenerating interrupt pulses on pin INT ; see Figure 10 . The timers are running in sync with \nthe seconds counter (see Table 19 on page 21 ).\nThe minute and half minute interrupts must only be used when the frequency offset is set \nto normal mode (MODE = 0), see Section 8.2.3 . In normal mode, the interrupt pulses on \npin INT  are 1⁄64 s wide.\nWhen starting MI, the first in terrupt will be generated after 1 second to 59 seconds. When \nstarting HMI, the first in terrupt will be generated after 1 second to 29 seconds. \nSubsequent periods do not have such a delay. The timers can be enabled independently \nfrom one another. However, a minute interrupt enabled on top of a half minute interrupt is \nnot distinguishable. \n \n \nThe duration of the timer is affected by the register Offset (see Section 8.2.3 ). Only when \nOFFSET[6:0] has the value 00h the periods are consistent.\n8.2.2.3 TF: timer flag\nThe timer flag (bit TF) is set logic 1 on the fi rst trigger of MI, HMI, or the countdown timer. \nThe purpose of the flag is to  allow the controlling system to interrogat e what caused the \ninterrupt: timer or alarm. The flag can be read and cleared by command.\nThe status of the timer flag TF can affect the INT  pulse generation depending on the \nsetting of TI_TP (see Section 8.6.2 “ Register Timer_mode ” on page 30 ):\n•When TI_TP is set logic 1\n–an INT  pulse is generated independent of  the status of the timer flag TF\n–TF stays set until it is cleared\n–TF does not affect INTIn this example, the TF flag is not cleared after an interrupt.\nFig 10. INT  example for MI\nTable 10. Effect of bits MI and HMI on INT  generation\nMinute interrupt (bit MI) Half minute inte rrupt (bit HMI) Result\n0 0 no interrupt generated\n1 0 an interrupt every minute0 1 an interrupt every 30 s1 1 an interrupt every 30 sDDD\x10\x13\x13\x17\x17\x14\x1c\x18\x1b VHFRQGV\x03FRXQWHU\nPLQXWHV\x03FRXQWHU\n,17\x03ZKHQ\x030,\x03HQDEOHG\n7)\x03ZKHQ\x030,\x03HQDEOHG\x18\x1c \x18\x1c\n\x14\x14\x13\x13 \x13\x14 \x13\x13\n\x14\x15\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 16 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n–the countdown timer runs in a repetitive loop and keeps generating timed periods\n•When TI_TP is set logic 0\n–the INT  generation follows the TF flag\n–TF stays set until it is cleared\n–If TF is not cleared before the next coming inte rrupt, no INT  is generated\n–the countdown timer stops after the first countdown\n8.2.2.4 COF[2:0]: Clock output frequency\nA programmable square wave is available at pin CLKOUT. Operation is controlled by the \nCOF[2:0] bits in the register Control_2. Fr equencies of 32.768 kHz (default) down to 1 Hz \ncan be generated for use as a system clock,  microcontroller clock, input to a charge \npump, or for calibration  of the oscillator. \nPin CLKOUT is a push-pull output and enabled  at power-on. CLKOUT can be disabled by \nsetting COF[2:0] to 111 or by setting CLKOE LOW (PCF85063ATL only). When disabled, \nthe CLKOUT is LOW. If CLKOE is HIGH and COF[2:0]=111 there will be no clock and \nCLKOUT will be LOW.\nThe duty cycle of the selected clock is not c ontrolled. However, due to the nature of the \nclock generation, all clock frequencies except  32.768 kHz have a duty cycle of 50 : 50.\nThe STOP bit function can also affect the CLKOUT signal, depending on the selected \nfrequency. When the STOP bit is set logic 1, the CLKOUT pin generates a continuous \nLOW for those frequencies that can be stopped. For more details  of the STOP bit function, \nsee Section 8.2.1.2 .\n \n[1] Duty cycle definition: % HIGH-level time : % LOW-level time.\n[2] Default values: The duty cycle of the CLKOUT w hen outputting 32,768 Hz could change from 60:40 to \n40:60 depending on the detector since the 32,768 Hz is derived from the oscillat or output which is not \nperfect. It could change from device to device and it depends on the silicon di ffusion. There is nothing that \ncan be done from outside the chip to influence the duty cycle.\n[3] 1 Hz clock pulses are affected by offset correction pulses.Table 11. CLKOUT frequency selection\nCOF[2:0] CLKOUT frequency (Hz) Typical duty cycle[1] Effect of STOP bit\n000[2] 32768 60 : 40 to 40 : 60 no effect\n001 16384 50 : 50 no effect\n010 8192 50 : 50 no effect\n011 4096 50 : 50 CLKOUT = LOW\n100 2048 50 : 50 CLKOUT = LOW\n101 1024 50 : 50 CLKOUT = LOW\n110 1[3] 50 : 50 CLKOUT = LOW\n111 CLKOUT = LOW - -\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 17 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.3 Register Offset\nThe PCF85063A incorporates an offset register (address 02h) which can be used to \nimplement several functions, such as:\n•Accuracy tuning\n•Aging adjustment\n•Temperature compensation\n \n[1] Default value.\nFor MODE = 0, each LSB introduces an offs et of 4.34 ppm. For MODE = 1, each LSB \nintroduces an offset of 4.069 ppm. The offset value is coded in two’s complement giving a \nrange of +63 LSB to \uf02d64 LSB.\n \n[1] Default value.\nThe correction is made by adding or subtra cting clock correction pulses, thereby changing \nthe period of a single second but not by  changing the oscillator frequency.\nIt is possible to monitor when correction pulses are applied. To enable correction interrupt \ngeneration, bit CIE (register Control_1) has to be set logic 1. At every correction cycle, a \npulse is generated on pin INT . The pulse width depends on the correction mode. If \nmultiple correction pulses are applied, an interrupt pulse is generated for each correction \npulse applied.Table 12. Offset - offset register (address 02h) bit description\nBit Symbol Value Description\n7M O D E offset mode\n0[1]normal mode: offset is made once every two \nhours\n1 course mode: offset is made every 4 minutes\n6 to 0 OFFSET[6:0] see Table 13 offset value\nTable 13. Offset values\nOFFSET[6:0] Offset value in decimal Offset value in ppm\nNormal modeMODE = 0 Fast modeMODE = 1\n0111111 +63 +273.420 +256.347\n0111110 +62 +269.080 +252.278:: : :0000010 +2 +8.680 +8.1380000001 +1 +4.340 +4.0690000000\n[1] 00[1] 0[1]\n1111111 \uf02d1 \uf02d4.340 \uf02d4.069\n1111110 \uf02d2 \uf02d8.680 \uf02d8.138\n:: : :1000001 \uf02d63 \uf02d273.420 \uf02d256.347\n1000000 \uf02d64 \uf02d277.760 \uf02d260.416\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 18 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.3.1 Correction when MODE = 0\nThe correction is triggered once every two ho urs and then correction pulses are applied \nonce per minute until the programmed correction values have been implemented.\n \n[1] The correction pulses on pin INT  are 1⁄64s wide.\nIn MODE = 0, any timer or clock output using a frequency below 64 Hz is affected by the \nclock correction (see Table 15 ).\n Table 14. Correction pulses for MODE = 0\nCorrection value Update every nth hour Minute Correction pulses on \nINT per minute[1]\n+1 or \uf02d12 0 0 1\n+2 or \uf02d2 2 00 and 01 1\n+3 or \uf02d3 2 00, 01, and 02 1\n::::\n+59 or \uf02d59 2 00 to 58 1\n+60 or \uf02d60 2 00 to 59 1\n+61 or \uf02d61 2 00 to 59 1\n2nd and next hour 00 1\n+62 or \uf02d62 2 00 to 59 1\n2nd and next hour 00 and 01 1\n+63 or \uf02d63 02 00 to 59 1\n2nd and next hour 00, 01, and 02 1\n\uf02d64 02 00 to 59 1\n2nd and next hour 00, 01, 02, and 03 1\nTable 15. Effect of correction pu lses on frequencies for MODE = 0\nFrequency (Hz) Effect of correction\nCLKOUT32768 no effect16384 no effect8192 no effect4096 no effect2048 no effect1024 no effect1a f f e c t e dTimer source clock4096 no effect64 no effect\n1a f f e c t e d\n1⁄60 affected\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 19 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.3.2 Correction when MODE = 1\nThe correction is triggered once every four minutes and then correction pulses are applied \nonce per second up to a maximum of 60 pulse s. When correction values greater than 60 \npulses are used, additional correction pulses are made in the 59th second.\nClock correction is made more frequently in MODE = 1; however, this can result in higher power consumption.\n \n[1] The correction pulses on pin INT  are 1⁄1024s wide. For multiple pulses, they are repeated at an interval of \n1⁄512s.\nIn MODE = 1, any timer source clock using a frequency below 1.024 kHz is also affected \nby the clock correction (see Table 17 ).\n Table 16. Correction pulses for MODE = 1\nCorrection value Update every nth \nminuteSecond Correction pulses on \nINT per second[1]\n+1 or \uf02d12 0 0 1\n+2 or \uf02d2 2 00 and 01 1\n+3 or \uf02d3 2 00, 01, and 02 1\n::::\n+59 or \uf02d59 2 00 to 58 1\n+60 or \uf02d60 2 00 to 59 1\n+61 or \uf02d61 2 00 to 58 1\n25 9 2\n+62 or \uf02d62 2 00 to 58 1\n25 9 3\n+63 or \uf02d63 2 00 to 58 1\n25 9 4\n\uf02d64 2 00 to 58 1\n25 9 5\nTable 17. Effect of correction pu lses on frequencies for MODE = 1\nFrequency (Hz) Effect of correction\nCLKOUT32768 no effect16384 no effect8192 no effect4096 no effect2048 no effect1024 no effect1a f f e c t e dTimer source clock4096 no effect64 affected1a f f e c t e d\n1⁄60 affected\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 20 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.2.3.3 Offset calibration workflow\nThe calibration offset has to be calculated based on the time. Figure 11  shows the \nworkflow how the offset register values can be calculated:\n \nFig 11. Offset calibratio n calculation workflow0HDVXUH\x03WKH\x03IUHTXHQF\\\x03RQ\x03SLQ\x03&/.287 \x1d\nIPHDV\n&RQYHUW\x03WR\x03WLPH\x1d\nWPHDV\x03 \x03\x14\x03\x12\x03IPHDV\n&DOFXODWH\x03WKH\x03GLIIHUHQFH\x03WR\x03WKH\x03LGHDO\nSHULRG\x03RI\x03\x14\x03\x12\x03\x16\x15\x1a\x19\x1b\x11\x13\x13\x1d\x03\n\'PHDV\x03 \x03\x14\x03\x12\x03\x16\x15\x1a\x19\x1b\x03\x10\x03W PHDV\n&DOFXODWH\x03WKH\x03SSP\x03GHYLDWLRQ\x03FRPSDUHG\nWR\x03WKH\x03PHDVXUHG\x03YDOXH\x1d\x03\n(SSP\x03 \x03\x14\x13\x13\x13\x13\x13\x13\x03î\x03\' PHDV\x03\x03\x12\x03WPHDV\n&DOFXODWH\x03WKH\x03RIIVHW\x03UHJLVWHU\x03YDOXH\x1d\n0RGH\x03 \x03\x13\x03\x0bORZ\x03SRZHU\x0c\x1d\n2IIVHW\x03YDOXH\x03 \x03( SSP\x03\x12\x03\x17\x11\x16\x17\n0RGH\x03 \x03\x14\x03\x0bIDVW\x03FRUUHFWLRQ\x0c\n2IIVHW\x03YDOXH\x03 \x03( SSP\x03\x12\x03\x17\x11\x13\x19\x1c\nDDD\x10\x13\x13\x17\x16\x1a\x18VDPSOH\x03FDOFXODWLRQ\x1d\n\x16\x15\x1a\x19\x1b\x11\x17\x1b\x03+]\n\x16\x13\x11\x18\x14\x1a\x14\x16\x14\x03\x97V\n\x13\x11\x13\x13\x13\x17\x17\x1a\x03\x97V\n\x14\x17\x11\x19\x17\x1b\x03SSP\n\x16\x11\x16\x1a\x18\x03 \x16\x03FRUUHFWLRQ\x03SXOV HV\nDUH\x03QHHGHG\n\x16\x11\x19\x13\x13\x03 \x17\x03FRUUHFWLRQ\x03SXOV HV\nDUH\x03QHHGHG\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 21 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n8.2.4 Register RAM_byte\nThe PCF85063A provides a free RAM byte, which can be used for any purpose, for \nexample, status byte of the system.\n \n[1] Default value.\n8.3 Time and date registers\nMost of the registers are coded in the BCD format to simplify application use.\n8.3.1 Register Seconds\n \n[1] Default value.With the offset calibration an accuracy of \uf0b12 ppm (0.5 \uf0b4 offset per LSB) can be reached (see \nTable 13 ).\n\uf0b11 ppm corresponds to a time deviation of 0.0864 seconds per day.\n(1) 3 correction pulses in MODE = 0 correspond to \uf02d13.02 ppm.\n(2) 4 correction pulses in MODE = 1 correspond to \uf02d16.276 ppm.\n(3) Reachable accuracy zone.\nFig 12. Result of offset calibration\x13 \x15 \x17 \x19 \x1b \x14\x13 \x14\x15 \x14\x17 \x14\x19 \x10\x19 \x10\x17 \x10\x15\nDDD\x10\x13\x13\x17\x16\x1a\x14\x0b\x16\x0c\x0b\x15\x0c\n\x0b\x14\x0c\nPHDVXUHG\x12FDOFXODWHG\nGHYLDWLRQ\x03\x03\x03\x14\x17\x11\x19\x17\x1b\x03SSPGHYLDWLRQ\x03DIWHU\n\x03FRUUHFWLRQ\x03LQ\x03\n02\'(\x03 \x03\x13\n\x03\x03\x03\x0e\x14\x11\x19\x15\x1b\x03SSPGHYLDWLRQ\x03DIWHU\n\x03FRUUHFWLRQ\x03LQ\x03\n02\'(\x03 \x03\x14\n\x03\x03\x10\x14\x11\x19\x15\x1b\x03SSP\nTable 18. RAM_byte - 8-bit RAM regist er (address 03h) bit description\nBit Symbol Value Description\n7 to 0 B[7:0] 00000000[1] to \n11111111RAM content\nTable 19. Seconds - seconds register (address 04h) bit description\nBit Symbol Value Place value Description\n7O S oscillator stop\n0 - clock integrity is guaranteed\n1[1]- clock integrity is not \nguaranteed; oscillator has \nstopped or has been \ninterrupted\n6t o4 S E C O N D S 0[1] to 5 ten’s place actual seconds  coded in BCD \nformat, see Table 203 to 0 0[1]to 9 unit place\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 22 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n[1] Default value.\n8.3.1.1 OS: Oscillator stop\nWhen the oscillator of the PCF8 5063A is stopped, the OS flag  is set. The oscillator can be \nstopped, for example, by connec ting one of the oscillator pins  OSCI or OSCO to ground. \nThe oscillator is considered to  be stopped during the time between power-on  and stable \ncrystal resonance. This time can be in the range of 200 ms to 2 s depending on crystal \ntype, temperature, and supply voltage.\nThe flag remains set until cleared by command (see Figure 13 ). If the flag cannot be \ncleared, then the oscillator is not running. This method can be used to monitor the \noscillator and to determine if the supply volt age has reduced to the point where oscillation \nfails.\n Table 20. Seconds coded in BCD format\nSeconds value in \ndecimalUpper-digit (ten’s place) Digit (unit place)\nBit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0\n00[1]0000000\n0 1 0000001\n0 2 0000010: :::::::0 9 00010011 0 0010000: :::::::5 8 10110005 9 1011001\nFig 13. OS flagDDD\x10\x13\x13\x17\x17\x15\x13W26\x03 \x03\x14\x03DQG\x03IODJ\x03FDQ\x03QRW\x03EH\x03FOHDUHG\n9\'\'\nRVFLOODWLRQ\nRVFLOODWLRQ\x03QRZ\x03VWDEOH26\x03IODJ\x03FOHDUHG\nE\\\x03VRIWZDUH26\x03IODJ\x03VHW\x03ZKHQ\nRVFLOODWLRQ\x03VWRSV 26\x03IODJ26\x03 \x03\x14\x03DQG\x03IODJ\x03FDQ\x03EH\x03FOHDUHG\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 23 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.3.2 Register Minutes\n \n[1] Default value.\n8.3.3 Register Hours\n \n[1] Hour mode is set by the 12_24 bit in register Control_1.\n[2] Default value.\n8.3.4 Register Days\n \n[1] If the year counter contains a value, which is exactly di visible by 4 (including the year 00), the PCF85063A \ncompensates for leap years by adding a 29th day to February.\n[2] Default value.\n[3] Default value is 1.\n8.3.5 Register Weekdays\n Table 21. Minutes - minutes register  (address 05h) bit description\nBit Symbol Value Place value Description\n7 - 0 - unused\n6t o4 M I N U T E S 0[1] to 5 ten’s place actual minutes coded in BCD \nformat3 to 0 0[1]to 9 unit place\nTable 22. Hours - hours register (address 06h) bit description\nBit Symbol Value Place value Description\n7 to 6 - 00 - unused\n12-hour mode[1]\n5A M P M AM/PM indicator\n0[2] -A M\n1- P M\n4 HOURS 0[2]to 1 ten’s place actual hours in 12-hour mode  \ncoded in BCD format3t o0 0[2]to 9 unit place\n24-hour mode[1]\n5 to 4 HOURS 0[2]to 2 ten’s place actual hours in 24-hour mode  \ncoded in BCD format3t o0 0[2]to 9 unit place\nTable 23. Days - days register (address 07h) bit description\nBit Symbol Value Place value Description\n7 to 6 - 00 - unused5t o4 D A Y S\n[1] 0[2]to 3 ten’s place actual day  coded in BCD format\n3t o0 0[3]to 9 unit place\nTable 24. Weekdays - weekdays register (address 08h) bit description\nBit Symbol Value Description\n7 to 3 - 00000 unused2t o0 W E E K D A Y S 0t o6 actual weekday  values, see Table 25\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 24 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n[1] Definition may be reassigned by the user.\n[2] Default value.\n8.3.6 Register Months\n \n \n[1] Default value.Table 25. Weekday assignments\nDay[1]Bit\n2 1 0\nSunday 0 0 0\nMonday 0 0 1Tuesday 0 1 0Wednesday 0 1 1Thursday 1 0 0Friday 1 0 1Saturday\n[2]110\nTable 26. Months - months register (address 09h) bit description\nBit Symbol Value Place value Description\n7 to 5 - 000 - unused4 MONTHS 0 to 1 ten’s place actual month  coded in BCD \nformat, see Table 27\n3 to 0 0 to 9 unit place\nTable 27. Month assignments in BCD format\nMonth Upper-digit \n(ten’s place)Digit (unit place)\nBit 4 Bit 3 Bit 2 Bit 1 Bit 0\nJanuary[1]00001\nFebruary 0 0 0 1 0\nMarch 0 0 0 1 1A p r i l 00100M a y 00101J u n e 00110J u l y 00111A u g u s t 01000September 0 1 0 0 1O c t o b e r 10000N o v e m b e r 10001D e c e m b e r 10010\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 25 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.3.7 Register Years\n \n[1] Default value.\n8.4 Setting and reading the time\nFigure 14  shows the data flow and data dependencies starting from the 1 Hz clock tick.\n \nDuring read/write operations, the time counting circuits (memory locations 04h through \n0Ah) are blocked.\nThe blocking prevents\n•Faulty reading of the clock and calendar during a carry condition\n•Incrementing the time regist ers during the read cycle\nAfter this read/write access is completed, the time circuit is released again and any \npending request to increment the time counte rs that occurred during the read/write access \nis serviced. A maximum of 1 request can be stored; therefore, all accesses must be \ncompleted within 1 second (see Figure 15 ).Table 28. Years - years register (0Ah) bit description\nBit Symbol Value Place value Description\n7 to 4 YEARS 0[1]to 9 ten’s place actual year  coded in BCD format\n3t o0 0[1]to 9 unit place\nFig 14. Data flow fo r the time functionDDD\x10\x13\x13\x17\x17\x15\x146(&21\'6\x14\x03+]\x03WLFN\n0,187(6\n+2856 \x14\x15B\x15\x17\x03KRXU\x03PRGH\n\'$<6 :((.\'$</($3\x03<($5\n&$/&8/$7,21\n0217+6\n<($56\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 26 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \nBecause of this method, it is very important to  make a read or write access in one go, that \nis, setting or reading seconds through to years should be made in one single access. \nFailing to comply with this method could result in th e time becoming corrupted.\nAs an example, if the time (seconds through to hours) is set in one access and then in a \nsecond access the date is set, it is possible that the time will increment between the two \naccesses. A similar problem exists when reading. A roll-over may occur between reads thus giving the minutes from one moment and the hours from the next.\nRecommended method for reading the time:\n1. Send a START condition and the slave address (see Table 39 on page 35\n) for write \n(A2h)\n2. Set the address pointer to 4 (Seconds) by sending 04h\n3. Send a RESTART condition or STOP followed by START4. Send the slave address for read (A3h)5. Read Seconds6. Read Minutes7. Read Hours8. Read Days9. Read Weekdays\n10. Read Months11. Read Years12. Send a STOP condition\n8.5 Alarm registers\n8.5.1 Register Second_alarm\n \n[1] Default value.Fig 15. Access time for read/write operationsDDD\x10\x13\x13\x17\x17\x15\x15W\x03\x1f\x03\x14\x03V\n67$57 \'$7$ \'$7$ 6723 6/$9(\x03$\'\'5(66\nTable 29. Second_alarm - second alarm register (address 0Bh) bit description\nBit Symbol Value Place value Description\n7 AEN_S second alarm\n0 - enabled\n1[1] - disabled\n6 to 4 SECOND_ALARM 0[1]to 5 ten’s place second alarm information  \ncoded in BCD format3 to 0 0[1] to 9 unit place\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 27 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.5.2 Register Minute_alarm\n \n[1] Default value.\n8.5.3 Register Hour_alarm\n \n[1] Default value.\n[2] Hour mode is set by the 12_24 bit in register Control_1.\n8.5.4 Register Day_alarm\n \n[1] Default value.Table 30. Minute_alarm - minute alarm register (address 0Ch) bit description\nBit Symbol Value Place value Description\n7 AEN_M minute alarm\n0 - enabled\n1[1] - disabled\n6 to 4 MINUTE_ALARM 0[1]to 5 ten’s place minute ala rm information  coded \nin BCD format3 to 0 0[1] to 9 unit place\nTable 31. Hour_alarm - hour alarm regist er (address 0Dh) bit description\nBit Symbol Value Place value Description\n7 AEN_H hour alarm\n0 - enabled1\n[1] - disabled\n6 - 0 - unused\n12-hour mode[2]\n5A M P M AM/PM indicator\n0[1] -A M\n1- P M\n4 HOUR_ALARM 0[1]to 1 ten’s place hour alarm information  in \n12-hour mode  coded in BCD \nformat3t o0 0[1]to 9 unit place\n24-hour mode[2]\n5 to 4 HOUR_ALARM 0[1]to 2 ten’s place hour alarm information  in \n24-hour mode  coded in BCD \nformat3t o0 0[1]to 9 unit place\nTable 32. Day_alarm - day alarm register (address 0Eh) bit description\nBit Symbol Value Place value Description\n7 AEN_D day alarm\n0 - enabled1\n[1] - disabled\n6 - 0 - unused\n5 to 4 DAY_ALARM 0[1]to 3 ten’s place day alarm information  coded in \nBCD format3 to 0 0[1] to 9 unit place\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 28 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.5.5 Register Weekday_alarm\n \n[1] Default value.\n8.5.6 Alarm function\nBy clearing the alarm enable bit (AEN_x) of  one or more of the alarm registers, the \ncorresponding alarm condition(s) are active. When an alarm occurs, AF is set logic 1. The \nasserted AF can be used to generate an interrupt (INT ). The AF is cleared by command.\nThe registers at addresses 0Bh through 0Fh contain alarm information. When one or more of these registers is loaded with second, minute, hour, day or weekday, and its corresponding AEN_x is logic 0, then that  information is compared with the current \nsecond, minute, hour, day, and weekday. When all enabled comparisons first match, the alarm flag (AF in register Control_2) is set logic 1.\nThe generation of interrupts from the alarm func tion is controlled via bit AIE. If bit AIE is \nenabled, the INT\n pin follows the condition of bit AF. AF remains set until cleared by \ncommand. Once AF has been clear ed, it will only be set again when the time increments \nto match the alarm condition once more. Al arm registers which have their AEN_x bit at \nlogic 1 are ignored.Table 33. Weekday_alarm - weekday alarm re gister (address 0Fh) bit description\nBit Symbol Value Description\n7 AEN_W weekday alarm\n0 enabled\n1[1] disabled\n6 to 3 - 0 unused2t o0 W E E K D A Y _ A L A R M 0\n[1]to 6 weekday alarm information  coded in BCD \nformat\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 29 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n8.6 Timer registers\nThe 8-bit countdown timer at address 10h is controlled by the register Timer_mode at \naddress 11h.\n8.6.1 Register Timer_value\n \n[1] Default value.\n[2] Countdown period in seconds:  where T is the \ncountdown value.(1) Only when all enabled alarm settings are matching.\nIt is only on increment to a matched case that the alarm flag is set.\nFig 16. Alarm function block diagramDDD\x10\x13\x13\x17\x17\x16\x166(&21\'\x03$/$50\n6(&21\'\x037,0($(1B6\n\x14\n\x13$(1B6\x03 \x03\x14H[DPSOH\n \n0,187(\x03$/$50\n0,187(\x037,0($(1B0\n \n+285\x03$/$50\n+285\x037,0($(1B+\nVHW\x03DODUP\x03IODJ\x03$)\x03\x0b\x14\x0c \n\'$<\x03$/$50\n\'$<\x037,0($(1B\'\n \n:((.\'$ <\x03$/$50\n:((.\'$<\x037,0($(1B:\n FKHFN\x03QRZ\x03VLJQDO\nTable 34. Timer_value - timer value regi ster (address 10h) bit description\nBit Symbol Value Description\n7t o0 T [ 7 : 0 ] 0 h[1]to \nFFhcountdown timer value[2]\nCountdownPeriodT\nSourceClockFrequency-------------------------------------------------------------- - =\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 30 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n8.6.2 Register Timer_mode\n \n[1] Default value.\n[2] How the setting of TI_TP and the timer flag TF can affect the INT  pulse generation is explained in \nSection 8.2.2.3 on page 15 .\n8.6.3 Timer functions\nThe timer has four selectable source clocks allowing for countdown periods in the range \nfrom 244 \uf06ds to 4 hours 15 min. For periods longer than 4 hours, the al arm function can be \nused.\n \n[1] When not in use, TCF[1:0] must be set to 1⁄60Hz for power saving.\n[2] Time periods can be affected by correction pulses.\nRemark: Note that all timings which are genera ted from the 32.768 kHz oscillator are \nbased on the assumption that there is 0 ppm deviation. Devi ation in oscillator frequency \nresults in deviation in timings. This is not applicable to interface timing.\nThe timer counts down from a software-loaded 8-bit binary value, T[7:0], in register \nTimer_value. Loading the counter with 0 stops the timer. Values from 1 to 255 are valid.Table 35. Timer_mode - timer control register (address 11h) bit description\nBit Symbol Value Description\n7 to 5 - 000 unused\n4 to 3 TCF[1:0] timer clock frequency\n00 4.096 kHz timer source clock01 64 Hz timer source clock10 1 Hz timer source clock11\n[1] 1⁄60 Hz timer source clock\n2T E timer enable\n0[1] timer is disabled\n1 timer is enabled\n1T I E timer interrupt enable\n0[1] no interrupt generated from timer\n1 interrupt generated from timer\n0T I _ T P[2] timer interrupt mode\n0[1] interrupt follows timer flag\n1 interrupt generates a pulse\nTable 36. Timer clock frequency and timer durations\nTCF[1:0] Timer source clock \nfrequency[1]Delay\nMinimum timer durationT=  1 Maximum timer durationT=2 5 5\n00 4.096 kHz 244 \uf06ds 62.256 ms\n01 64 Hz 15.625 ms 3.984 s\n10 1 Hz\n[2]1 s 255 s\n111⁄60Hz[2]60 s 4 hours 15 min\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 31 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\nWhen the counter decrements from 1, the timer fl ag (bit TF in register Control_2) is set \nand the counter automatically re-loads and starts the next timer period.\n \nIf a new value of T is written before the end of the current timer period, then this value \ntakes immediate effect. NXP does not recommend changing T without first disabling the \ncounter by setting bit TE logic 0. The update of T is asynchronous to the timer clock. \nTherefore changing it without setting bit TE logic 0 may result in a corrupted value loaded into the countdown counter. This results in an undetermined countdown period for the first period. The countdown value T will, however, be correctly st ored and correctly loaded on \nsubsequent timer periods.\nWhen the TIE flag is set, an interrupt signal on INT\n is generated if this mode is enabled. \nSee Section 8.2.2  for details on how the interrupt can be controlled.\nWhen starting the timer for the first time, the first period has an uncertainty. The \nuncertainty is a result of the enable instru ction being generated from the interface clock \nwhich is asynchronous from the timer source clock. Subsequent timer periods do not have \nsuch delay. The amount of delay for the firs t timer period depends on the chosen source \nclock, see Table 37 .\n In this example, it is assumed that the ti mer flag is cleared before the next countdown period \nexpires and that the pin INT  is set to pulsed mode.\nFig 17. General countdown timer behavior\nTable 37. First period delay for timer counter value T\nTimer source clock Minimum timer period Maximum timer period\n4.096 kHz T T + 1\n64 Hz T T + 11 Hz\n1⁄60 HzDDD\x10\x13\x13\x17\x17\x16\x17\x13\x16 [[ \x13\x15 \x13\x14 \x13\x16 \x13\x15 \x13\x14 \x13\x16 \x13\x15 \x13\x14 \x13\x16\n7 7\x13\x16[[ FRXQWGRZQ\x03YDOXH\x0f\x03 7\nWLPHU\x03VRXUFH\x03FORFN\nFRXQWGRZQ\x03FRXQWHU\n7(\n7)\n,17\nGXUDWLRQ\x03RI\x03ILUVW\x03WLPHU\x03SHULRG\x03DIWHU\nHQDEOH\x03PD\\\x03UDQJH\x03IURP\x037\x03\x10\x03\x14\x03WR\x037\x03\x0e\x03\x14\nT1–\uf028\uf0291\n64 Hz--------------+ T1\n64 Hz--------------+\nT1–\uf028\uf0291\n64 Hz--------------+ T1\n64 Hz--------------+\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 32 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\nAt the end of every countdown, the timer sets the countdown timer flag (bit TF in register \nControl_2). Bit TF can only be cleared by co mmand. The asserted bit TF can be used to \ngenerate an interrupt at pin INT . The interrupt may be generated as a pulsed signal every \ncountdown period or as a permanently active si gnal which follows the condition of bit TF. \nBit TI_TP is used to control this mode selection and the interrupt output may be disabled \nwith bit TIE, see Table 35  and Figure 17 .\nWhen reading the timer, the current countdown value is returned and not  the initial \nvalue T. Since it is not possible to freeze th e countdown timer counter during read back, it \nis recommended to read the register twice and check for consistent results.\nTimer source clock frequency selection of 1 Hz and 1⁄60Hz is affected by the Offset \nregister. The duration of a program period varies  according to when the offset is initiated. \nFor example, if a 100 s timer is set using the 1 Hz clock as source, then some 100 s \nperiods will contain correction pulses and therefore be longer or shorter depending on the \nsetting of the Offset register. See Section 8.2.3  to understand the operation of the Offset \nregister.\n8.6.3.1 Countdown timer interrupts\nThe pulse generator for the countdown timer interrupt uses an internal clock and is dependent on the selected source clock fo r the countdown timer and on the countdown \nvalue T. As a consequence, the width of the interrupt pulse varies (see Table 38\n).\n \n[1] T = loaded countdown value. Timer stops when T = 0.Table 38. INT  operation\nTF and INT  become active simultaneously.\nSource clock (Hz) INT period (s)\nT=1[1]T>1[1]\n40961⁄81921⁄4096\n641⁄1281⁄64\n11⁄641⁄64\n1⁄601⁄641⁄64\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 33 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n9. Characteristics of the I2C-bus interface\nThe I2C-bus is for bidirectional, two-line communication between different ICs or modules. \nThe two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must \nbe connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.\n9.1 Bit transfer\nOne data bit is transferred during each clock pulse. The data on the SDA line must remain \nstable during the HIGH period of the clock puls e, as changes in the data line at this time \nare interpreted as a control signal (see Figure 18 ).\n \n9.2 START and STOP conditions\nBoth data and clock lines remain HIGH when the bus is not busy.\nA HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START \ncondition - S.\nA LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP \ncondition - P (see Figure 19 ).\n \n9.3 System configuration\nA device generating a message is a transm itter; a device receiving a message is a \nreceiver. The device that controls the message is the master; and the devices which are \ncontrolled by the master are the slaves (see Figure 20 ).Fig 18. Bit transferPEF\x19\x15\x14GDWD\x03OLQH\x03\nVWDEOH\x1e\x03\nGDWD\x03YDOLGFKDQJH\x03\nRI\x03GDWD\x03\nDOORZHG6\'$\n6&/\nFig 19. Definition of START and STOP conditionsPEF\x19\x15\x156\'$\n6&/\n3\n6723\x03FRQGLWLRQ6\'$\n6&/\n6\n67$57\x03FRQGLWLRQ\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 34 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n9.4 Acknowledge\nThe number of data bytes transferred between the START and STOP conditions from \ntransmitter to receiver is un limited. Each byte of 8 bits is followed by an acknowledge \ncycle. \n•A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte\n•Also a master receiver must generate an acknowledge after the reception of each \nbyte that has been clocked out of the slave transmitter\n•The device that acknowledges must pull-down the SDA line during the acknowledge \nclock pulse, so that the SDA line is st able LOW during the HIGH period of the \nacknowledge related clock pulse (set-up and hold times must be considered)\n•A master receiver must signal an end of da ta to the transmitter by not generating an \nacknowledge on the last byte that has been cl ocked out of the slave. In this event, the \ntransmitter must leave the data line HIGH to enable the master to generate a STOP \ncondition\nAcknowledgement on the I2C-bus is shown in Figure 21 .\n Fig 20. System configurationPJD\x1b\x13\x1a6\'$\n6&/0$67(5\x03\n75$160,77(5\x12\x03\n5(&(,9(50$67(5\x03\n75$160,77(56/$9(\x03\n75$160,77(5\x12\x03\n5(&(,9(56/$9(\x03\n5(&(,9(50$67(5\x03\n75$160,77(5\x12\x03\n5(&(,9(5\nFig 21. Acknowledgement on the I2C-busPEF\x19\x13\x156\n67$57\x03\nFRQGLWLRQ\x1c \x1b \x15 \x14\nFORFN\x03SXOVH\x03IRU\x03\nDFNQRZOHGJHPHQWQRW\x03DFNQRZOHGJH\nDFNQRZOHGJHGDWD\x03RXWSXW\x03\nE\\\x03WUDQVPLWWHU\nGDWD\x03RXWSXW\x03\nE\\\x03UHFHLYHU\n6&/\x03IURP\x03\nPDVWHU\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 35 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n9.5 I2C-bus protocol\n9.5.1 Addressing\nOne I2C-bus slave address (1010001) is reserved for the PCF85063A. The entire I2C-bus \nslave address byte is shown in Table 39 .\n \nAfter a START condition, the I2C slave address has to be sent to the PCF85063A device. \nThe R/W  bit defines the direction of the following single or multiple byte data transfer \n(R/W = 0 for writing, R/W = 1 for reading). For the format and the timing of the START \ncondition (S), the STOP condition (P) and the acknowledge bit (A) refer to the I2C-bus \ncharacteristics (see Ref. 16 “ UM10204 ”). In the write mode, a data transfer is terminated \nby sending either the STOP condition or the START condition of the next data transfer.\n9.5.2 Clock and calendar READ or WRITE cycles\nThe I2C-bus configuration for the different PCF85063A READ and WRITE cycles is shown \nin Figure 22  and Figure 23 . The register address is a 5-bit value that defines which \nregister is to be accessed next. The upper 3 bits of the register address are not used.\n Table 39. I2C slave address byte\nSlave address\nBit 7 6 5 4 3 2 1 0\nMSB LSB\n1010001R / W\nFig 22. Master transmits to slave receiver (WRITE mode)6\x14\x13\x14\x13\x13\x13\x14\x13$ $ $3\x126DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x13\x19\x16$DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x13\x19\x16$DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x13\x19\x16$\nVODYH\x03DGGUHVV ZULWH\x03ELW UHJLVWHU\x03DGGUHVV\n\x13\x13K\x03WR\x03\x14\x14K\x13\x03WR\x03Q\nGDWD\x03E\\WHV\nDDD\x10\x13\x13\x17\x17\x16\x1867$57\x12\n6723\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 36 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n9.5.2.1 I2C-bus error reco very technique\nSlave devices like the PCF85063A use a state machine to implement the I2C protocol and \nexpect a certain sequence of events to occur to function properly. Unexpected events at \nthe I2C master can wreak havoc with the slaves connected on the bus. However, it is \nusually possible to recover deterministically to a known bus state with careful protocol \nmanipulation.\nA deterministic method to clear this situation if SDA is stuck LOW (it effectively blocks any \nother I2C-bus transaction, once the master recognizes a ‘stuck bus’  state), is for the \nmaster to blindly tran smit nine clocks on SCL. If the slave was transmitting data or \nacknowledging, nine or more clocks ensures the slave state machine returns to a known, \nidle state since the protocol calls for eight da ta bits and one ACK bit. It does not matter \nwhen the slave state machine finishes its tr ansmission; extra clocks are recognized as \nSTOP conditions.\nWith careful design of the bus mast er error recovery firmware, many I2C-bus protocol \nproblems can be avoided.\nS/W considerations: NXP recommends customers allow for S/W reset ca pability to enable \nthe bus error recovery technique. The 9-clo ck pulse method as described above involves \na bus-master capable of providing such a signal.Further comments/additional information are available in Ref. 17 “\nUM10301 ” and Ref. 16 \n“UM10204 ”.For multimaster configurations and to fasten the communi cation, the STOP-START sequence can be replaced by a repeated \nSTART (Sr).\nFig 23. Master reads after setting register address (write register address; READ data)6\x14\x13\x14\x13\x13\x13\x14\x14$ \' $ 7 $ \x03 % < 7 ( /$67\x03\'$7$\x03%<7($$ 3DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x13\x19\x16$\nDXWR\x03LQFUHPHQW\nPHPRU\\\x03UHJLVWHU\x03DGGUHVVDXWR\x03LQFUHPHQW\nPHPRU\\\x03UHJLVWHU\x03DGGUHVVDFNQRZOHGJH\nIURP\x03PDVWHU\nVODYH\x03DGGUHVV UHDG\x03ELW \x13\x03WR\x03Q\x03GDWD\x03E\\WHVQR\x03DFNQRZOHGJH\nDDD\x10\x13\x13\x17\x17\x16\x196\x14\x13\x14\x13\x13\x13\x14\x13$ $3DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x13\x19\x16$DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x13\x19\x16$\nVHW\x03UHJLVWHU\nDGGUHVV\nUHDG\x03UHJLVWHU\nGDWDVODYH\x03DGGUHVV ZULWH\x03ELW UHJLVWHU\x03DGGUHVV\n\x13\x13K\x03WR\x03\x14\x14K6723\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 37 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n10. Internal circuitry\n \n11. Safety notes\n Fig 24. Device diode protection diagram of PCF85063ADDD\x10\x13\x13\x17\x17\x16\x1a3&)\x1b\x18\x13\x19\x16$\n9\'\'\n&/.28726&,\n96626&2\n6&/\n6\'$&/.2(\n,17\nCAUTION\nThis device is sensitive to ElectroStatic Di scharge (ESD). Observe precautions for handling \nelectrostatic sensitive devices.\nSuch precautions are described in the ANSI/ESD S20.20 , IEC/ST 61340-5 , JESD625-A or \nequivalent standards.\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 38 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n12. Limiting values\n \n[1] Remark: The PCF85063A part is not guaranteed (nor  characterized) above the operating range as denoted \nin the datasheet. NXP recommends not to bias the PCF85063 A device during reflow (e.g. if utilizing a \'coin\' \ntype battery in the assembly). If customer so chooses to continue to use this assembly method, there must \nbe the allowance for a full `0 V\' level Power supply `reset\' to re-enable the device. Without a proper POR, \nthe device may remain in an indeterminate state.\n[2] Pass level; Human Body Model (HBM) according to Ref. 7 “ JESD22-A114 ”.\n[3] Pass level; Charged-Device Model (CDM), according to Ref. 8 “ JESD22-C101 ”.\n[4] Pass level; latch-up testing, according to Ref. 9 “ JESD78 ” at maximum ambient temperature (T amb(max) ).\n[5] According to the store and transport requirements (see Ref. 18 “ UM10569 ”) the devices have to be stored \nat a temperature of +8 \uf0b0C to +45\uf0b0C and a humidity of 25 % to 75 %.Table 40. Limiting values[1]\nIn accordance with the Absolute Maximum Rating System (IEC 60134).\nSymbol Parameter Conditions Min Max Unit\nVDD supply voltage \uf02d0.5 +6.5 V\nIDD supply current \uf02d50 +50 mA\nVI input voltage on pins SCL, SDA, OSCI, \nCLKOE\uf02d0.5 +6.5 V\nVO output voltage \uf02d0.5 +6.5 V\nII input current at any input \uf02d10 +10 mA\nIO output current at any output \uf02d10 +10 mA\nPtot total power dissipation - 300 mW\nVESD electrostatic discharge \nvoltageHBM[2]- \uf0b15000 V\nCDM[3]\nPCF85063ATL - \uf0b11750 V\nPCF85063AT - \uf0b12000 V\nPCF85063ATT - \uf0b12000 V\nIlu latch-up current[4]-2 0 0 m A\nTstg storage temperature[5]\uf02d65 +150 \uf0b0C\nTamb ambient temperature operating device \uf02d40 +85 \uf0b0C\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 39 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n13. Characteristics\n Table 41. Static characteristics\nVDD= 0.9 V to 5.5 V; V SS=0V ;  T amb=\uf02d40\uf0b0C to +85\uf0b0C; fosc= 32.768 kHz; quartz R s=6 0k\uf057; CL= 7 pF; unless otherwise \nspecified.\nSymbol Parameter Conditions Min Typ Max Unit\nSupplies\nVDD supply voltage interface inactive; \nfSCL=0H z[1]0 . 9- 5 . 5V\ninterface active; \nfSCL= 400 kHz[2]1 . 8- 5 . 5V\nIDD supply current CLKOUT disabled;\nVDD=3 . 3V[3]\ninterface inactive; \nfSCL=0H z\nTamb=2 5\uf0b0C - 220 450 nA\nTamb=5 0\uf0b0C[4]- 250 500 nA\nTamb=8 5\uf0b0C - 470 600 nA\ninterface active;\nfSCL= 400 kHz-1 8 5 0 \uf06dA\nInputs[5]\nVI input voltage \uf02d0.5 - +5.5 V\nVIL LOW-level input voltage \uf02d0.5 - +0.3V DD V\nVIH HIGH-level input voltage 0.7V DD -5 .5 V\nILI input leakage current VI= VSS or V DD -0 -\uf06d A\npost ESD event \uf02d0.15 - +0.15 \uf06dA\nCi input capacitance[6]--7 p F\nOutputs\nVOH HIGH-level output voltage on pin CLKOUT 0.8V DD -V DD V\nVOL LOW-level output voltage on pins SDA, INT , \nCLKOUTVSS -0 .2VDD V\nIOH HIGH-level output current output source current;\nVOH = 2.9 V; \nVDD = 3.3 V;\non pin CLKOUT13- m A\nIOL LOW-level output current output sink current; \nVOL=0 . 4V ;  \nVDD=3 . 3V\non pin SDA 3 8.5 - mAon pin INT\n26- m A\non pin CLKOUT 1 3 - mA\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 40 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n[1] For reliable oscillator start-up at power-on use V DDgreater than 1.2 V. If powered up at 0.9 V the oscillator will start but it might be a bit \nslow, especially if at high temperature. Normally the power su pply is not 0.9 V at start-up and only comes at the end of batter y \ndischarge. V DD min of 0.9 V is specified so that the customer can calc ulate how large a battery or capacitor they need for their \napplication. V DD min of 1.2 V or greater is needed to ens ure speedy oscillator start-up time. Fo r a restart condition, NXP recommends a \nfull \'0 V\' V DD value upon re-biasing.\n[2] 400 kHz I2C operation is production tested at 1.8 V. Design methodology allows I2C operation at 1.8 V \uf02d 5 % (1.71 V) which has been \nverified during product characteriza tion on a limited number of devices.\n[3] Timer source clock =1⁄60Hz, level of pins SCL and SDA is V DD or V SS.\n[4] Tested on sample basis.\n[5] The I2C-bus interface of PCF85063A is 5 V tolerant.\n[6] Implicit by design.\n[7] Integrated load capacitance, C L(itg), is a calculation of C OSCI and C OSCO  in series: .\n Oscillator\n\uf044fosc/fosc relative oscilla tor frequency \nvariation\uf044VDD=2 0 0m V ;  \nTamb=2 5\uf0b0C- 0.075 - ppm\nCL(itg) integrated load capacitance on pins OSCO, OSCI[7]\nCL= 7 pF 4.2 7 9.8 pF\nCL= 12.5 pF 7.5 12.5 17.5 pF\nRs series resistance - - 100 k \uf057Table 41. Static characteristics  …continued\nVDD= 0.9 V to 5.5 V; V SS=0V ;  T amb=\uf02d40\uf0b0C to +85\uf0b0C; fosc= 32.768 kHz; quartz R s=6 0k\uf057; CL= 7 pF; unless otherwise \nspecified.\nSymbol Parameter Conditions Min Typ Max Unit\nCLi t g\uf028\uf029COSCICOSCO\uf0d7\uf028\uf029\nCOSCICOSCO+\uf028\uf029------------------------------------------- - =\n Tamb=2 5\uf0b0C; CLKOUT disabled.\n(1) V DD=5 . 0V .\n(2) V DD=3 . 3V .\nFig 25. Typical I DD with respect to f SCLDDD\x10\x13\x13\x18\x1a\x17\x13\n\x13 \x14\x13\x13 \x15\x13\x13 \x16\x13\x13 \x17\x13\x13 \x18\x13\x13\x13\x14\x13\x15\x13\x16\x13\x17\x13\x18\x13\nI6&/\x03\x0bN+]\x0c,\'\'\'\',\'\'\n\x0b\x97$\x0c\x0b\x97$\x0c\x0b\x97$\x0c\n\x0b\x14\x0c\n\x0b\x15\x0c\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 41 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \nCL(itg)= 7 pF; CLKOUT disabled.\n(1) V DD=5 . 5V .\n(2) V DD=3 . 3V .\nCL(itg)= 12.5 pF; CLKOUT disabled.\n(1) V DD=5 . 5V .\n(2) V DD=3 . 3V .\nFig 26. Typical I DD as a function of temperatureDDD\x10\x13\x13\x18\x1a\x16\x1a\n\x10\x18\x13 \x10\x16\x13 \x10\x14\x13 \x14\x13 \x16\x13 \x18\x13 \x1a\x13 \x1c\x13\x13\x15\x13\x13\x17\x13\x13\x19\x13\x13\x1b\x13\x13\n7HPSHUDWXUH\x03\x0b\x9e&\x0c,\'\'\'\',\'\'\n\x0bQ$\x0c\x0bQ$\x0c\x0bQ$\x0c\n\x0b\x14\x0c\n\x0b\x15\x0c\nDDD\x10\x13\x13\x18\x1a\x16\x1b\n\x10\x18\x13 \x10\x16\x13 \x10\x14\x13 \x14\x13 \x16\x13 \x18\x13 \x1a\x13 \x1c\x13\x13\x15\x13\x13\x17\x13\x13\x19\x13\x13\x1b\x13\x13\x14\x13\x13\x13\n7HPSHUDWXUH\x03\x0b\x9e&\x0c,\'\'\'\',\'\'\n\x0bQ$\x0c\x0bQ$\x0c\x0bQ$\x0c\n\x0b\x14\x0c\n\x0b\x15\x0c\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 42 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \nTamb=2 5\uf0b0C; fCLKOUT = 32768 Hz.\n(1) 47 pF CLKOUT load.\n(2) 22 pF CLKOUT load.\nTamb=2 5\uf0b0C; CLKOUT disabled.\n(1) C L(itg)= 12.5 pF.\n(2) C L(itg)=7p F .\nFig 27. Typical I DD with respect to V DDDDD\x10\x13\x13\x18\x1a\x16\x1c\n\x13 \x14 \x15 \x16 \x17 \x18 \x19\x13\x15\x17\x19\x1b\x14\x13\x14\x15\n9\'\'\x03\x0b9\x0c,\'\'\'\',\'\'\n\x0b\x97$\x0c\x0b\x97$\x0c\x0b\x97$\x0c\n\x0b\x14\x0c\x0b\x14\x0c\n\x0b\x14\x0c\x0b\x15\x0c\x0b\x15\x0c\n\x0b\x15\x0c\nDDD\x10\x13\x13\x18\x1a\x17\x14\n\x13 \x14 \x15 \x16 \x17 \x18 \x19\x13\x14\x13\x13\x15\x13\x13\x16\x13\x13\x17\x13\x13\x18\x13\x13\n9\'\'\x03\x0b9\x0c,\'\'\'\',\'\'\n\x0bQ$\x0c\x0bQ$\x0c\x0bQ$\x0c\n\x0b\x14\x0c\n\x0b\x15\x0c\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 43 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n VDD= 3.3 V; CLKOUT disabled.\n(1) C L(itg)= 12.5 pF; 50 \uf0b0C; maximum value.\n(2) C L(itg)=7p F ;  5 0  \uf0b0C; maximum value.\n(3) C L(itg)= 12.5 pF; 25 \uf0b0C; typical value.\n(4) C L(itg)=7p F ;  2 5  \uf0b0C; typical value.\nFig 28. I DD with respect to quartz R S\nTamb=2 5\uf0b0C.\n(1) C L(itg)=7p F .\n(2) C L(itg)= 12.5 pF.\nFig 29. Oscillator frequency variation with respect to V DDDDD\x10\x13\x13\x18\x1b\x17\x14\n\x15\x13 \x16\x13 \x17\x13 \x18\x13 \x19\x13 \x1a\x13 \x1b\x13 \x1c\x13 \x14\x13\x13\x13\x15\x13\x13\x17\x13\x13\x19\x13\x13\x1b\x13\x13\n56\x03\x0bN\x9f\x0c,\'\'\'\',\'\'\n\x0bQ$\x0c\x0bQ$\x0c\x0bQ$\x0c\n\x0b\x17\x0c\x0b\x17\x0c\x0b\x17\x0c\x0b\x16\x0c\x0b\x16\x0c\x0b\x16\x0c\x0b\x15\x0c\x0b\x15\x0c\x0b\x15\x0c\x0b\x14\x0c\x0b\x14\x0c\x0b\x14\x0c\nDDD\x10\x13\x13\x18\x1a\x17\x16\n\x13 \x14 \x15 \x16 \x17 \x18 \x19\x10\x16\x10\x14\x11\x18\x13\x14\x11\x18\x16\n9\'\'\x03\x0b9\x0cǻIǻIRVFRVFǻIRVF\n\x0bSSP\x0c\x0bSSP\x0c\x0bSSP\x0c\n\x0b\x14\x0c\n\x0b\x15\x0c\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 44 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n[1] A detailed description of the I2C-bus specification is given in Ref. 16 “ UM10204 ”.\n[2] I2C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.\n[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V IH(min)  of the SCL signal) to bridge \nthe undefined region of the falling edge of SCL.\n[4] The maximum t f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t f is specified at \n250 ns. This allows series protection re sistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines \nwithout exceeding the maximum specified t f.Table 42. I2C-bus characteristics\nVDD= 1.8 V to 5.5 V; V SS=0V ;  T amb=\uf02d40\uf0b0C to +85\uf0b0C; fosc= 32.768 kHz; quartz R s=6 0k\uf057; CL= 7 pF; unless otherwise \nspecified. All timing values are valid within the operat ing supply voltage and temperature range and referenced to V IL and V IH \nwith an input voltage swing of V SS to V DD[1].\nSymbol Parameter Conditions Min Max Unit\nCb capacitive load for \neach bus line- 400 pF\nfSCL SCL clock frequency[2]0 400 kHz\ntHD;STA hold time (repeated) \nSTART condition0.6 - \uf06ds\ntSU;STA set-up time for a repeated START \ncondition0.6 - \uf06ds\nt\nLOW LOW period of the \nSCL clock1.3 - \uf06ds\ntHIGH HIGH period of the SCL clock0.6 - \uf06ds\nt\nr rise time of both SDA \nand SCL signals20 300 ns\ntf fall time of both SDA \nand SCL signals[3][4]20\uf0b4 (VDD/5 . 5V ) 3 0 0 n s\ntBUF bus free time between a STOP and START \ncondition1.3 - \uf06ds\nt\nSU;DAT data set-up time 100 - ns\ntHD;DAT data hold time 0 - ns\ntSU;STO set-up time for STOP \ncondition0.6 - \uf06ds\ntVD;DAT data valid time 0 0.9 \uf06ds\ntVD;ACK data valid acknowledge time00 . 9 \uf06ds\nt\nSP pulse width of spikes \nthat must be \nsuppressed by the input filter05 0 n s\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 45 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \nFig 30. I2C-bus timing diagram; rise and fall times refer to 30 % and 70 %6&/\n6\'$\nW+\'\x1e67$ W68\x1e\'$7 W+\'\x1e\'$7WI W%8)W68\x1e67$ W/2:W+,*+\nW9\'\x1e$&.\n\x03\x13\x14\x16DDD\x17\x14\x1aW68\x1e672SURWRFRO67$57\x03\nFRQGLWLRQ\x03\n\x0b6\x0cELW\x03\x1a\x03\n06%\x03\n\x0b$\x1a\x0cELW\x03\x19\x03\n\x0b$\x19\x0cELW\x03\x13\x03\n\x0b5\x12:\x0cDFNQRZOHGJH\x03\n\x0b$\x0c6723\x03\nFRQGLWLRQ\x03\n\x0b3\x0c\n\x14\x12I6&/\nWU\nW9\'\x1e\'$7\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 46 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n14. Application information\nThe data sheet values were obtained using a crystal with an ESR of 60 k \uf057. If a crystal with \nan ESR of 70 k \uf057 is used then the power consumption would increase by a few nA and the \nstart-up time will increase slightly.\n \nA 1 farad super capacitor combined with a low V F diode can be used as a standby or back-up \nsupply. With the RTC in its minimum power confi guration that is, timer off and CLKOUT off, the \nRTC may operate for weeks.\n(1) R1 limits the inrush current to the super capacitor at power-on.\n(2) NXP recommends tying V DD of the device and V DD of all the external pull-up resistors to the same \nPower Supply.\n(3) NXP also recommends the customer place accessible  \'Pads/TP-test point\' on the layout so as to \nenable a \'hard\'\' grounding of the power supply V DD in the event a full discharge cannot be attained.\nFig 31. Application diagram for PCF85063APCF85063AMASTER\nTRANSMITTER/\nRECEIVER\nOSCI\nOSCO\nVSSSDA\nR\naaa-004438R\nSCL SDA\n(I2C-bus)SCLSDA\nSCL\nINT VDD CLKOE\nVDD(2)R1(1)\n100 nF\nR: pull-up resisto r\nR =tr\nCbCLKOUT1 FTP(3)VDD(2)\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 47 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n15. Package outline\n \nFig 32. Package outline SOT96-1 (SO8) of PCF85063AT81,7\x03$\x03\nPD[\x11\x03$\x03\x14\x03$\x03\x15\x03$\x03\x16\x03E\x03S\x03F\x03 \'\x03\x0b\x14\x0c\x03(\x03\x0b\x15\x0c\x03 \x0b\x14\x0c\x03H\x03 +\x03 (\x03/\x03 /\x03 S\x034\x03 =\x03\\\x03Z\x03Y\x03 ș\x03\n\x035()(5(1&(6\x03287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03\'$7(\x03\n\x03,(&\x03 \x03-(\'(&\x03 \x03-(,7$\x03PP\x03\nLQFKHV\x03\x14\x11\x1a\x18\x03\x13\x11\x15\x18\x03\n\x13\x11\x14\x13\x03\x14\x11\x17\x18\x03\x14\x11\x15\x18\x03\x13\x11\x15\x18\x03\x13\x11\x17\x1c\x03\x13\x11\x16\x19\x03\x13\x11\x15\x18\x03\x13\x11\x14\x1c\x03\x18\x11\x13\x03\x17\x11\x1b\x03\x17\x11\x13\x03\x16\x11\x1b\x03\x14\x11\x15\x1a\x03\x19\x11\x15\x03\x18\x11\x1b\x03\x14\x11\x13\x18\x03\x13\x11\x1a\x03\x13\x11\x19\x03\x13\x11\x1a\x03\x13\x11\x16\x03 \x1b\x03\x13\x03\nR\x03\nR\x03\x13\x11\x15\x18\x03 \x13\x11\x14\x03\x13\x11\x15\x18\x03\',0(16,216\x03\x0bLQFK\x03GLPHQVLRQV\x03DUH\x03GHULYHG\x03IURP\x03WKH\x03RULJLQDO\x03PP\x03GL PHQVLRQV\x0c\x03\n1RWHV\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03\x0b\x13\x11\x13\x13\x19\x03LQFK\x0c\x03PD[LPXP \x03SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\x03\n\x15\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x15\x18\x03PP\x03\x0b\x13\x11\x13\x14\x03LQFK\x0c\x03PD[LPXP\x03 SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\x03\x03\x14\x11\x13\x03\n\x13\x11\x17\x03\n\x03627\x1c\x19\x10\x14\x03;\x03\nZ\x030\x03ș\x03$\x03$\x03\x14\x03$\x03\x15\x03\nE\x03S\x03\'\x03\n+\x03(\x03\n/\x03S\x034\x03\nGHWDLO\x03;\x03(\x03\n=\x03\nH\x03F\x03\n/\x03Y\x030\x03$\x03\n\x0b$\x03\x03\x0c\x03\x16\x03$\x03\n\x17\x03\x18\x03\nSLQ\x03\x14\x03LQGH[\x03\n\x14\x03\x1b\x03\\\x03\n\x13\x1a\x19(\x13\x16\x03 \x0306\x10\x13\x14\x15\x03\x13\x11\x13\x19\x1c\x03\x13\x11\x13\x14\x13\x03\x13\x11\x13\x13\x17\x03\x13\x11\x13\x18\x1a\x03\x13\x11\x13\x17\x1c\x03\x13\x11\x13\x14\x03\x13\x11\x13\x14\x1c\x03\x13\x11\x13\x14\x17\x03\x13\x11\x13\x14\x13\x13\x03\x13\x11\x13\x13\x1a\x18\x03\x13\x11\x15\x13\x03\x13\x11\x14\x1c\x03\x13\x11\x14\x19\x03\x13\x11\x14\x18\x03\x13\x11\x13\x18\x03\x13\x11\x15\x17\x17\x03\x13\x11\x15\x15\x1b\x03\x13\x11\x13\x15\x1b\x03\x13\x11\x13\x15\x17\x03\x13\x11\x13\x15\x1b\x03\x13\x11\x13\x14\x15\x03\x13\x11\x13\x14\x03\x13\x11\x13\x14\x03 \x13\x11\x13\x17\x14\x03 \x13\x11\x13\x13\x17\x03\x13\x11\x13\x16\x1c\x03\x13\x11\x13\x14\x19\x03\x13\x03 \x15\x11\x18\x03 \x18\x03PP\x03\nVFDOH\x0362\x1b\x1d\x03SODVWLF\x03VPDOO\x03RXWOLQH\x03SDFNDJ H\x1e\x03\x1b\x03OHDGV\x1e\x03ERG\\\x03ZLGWK\x03\x16\x11\x1c\x03PP\x03 627\x1c\x19\x10\x14\x03\n\x1c\x1c\x10\x14\x15\x10\x15\x1a\x03\x13\x16\x10\x13\x15\x10\x14\x1b\x03\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 48 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \n Fig 33. Package outline SOT1197-1 (DFN2626-10) of PCF85063ATL5HIHUHQFHV 2XWOLQH\nYHUVLRQ(XURSHDQ\nSURMHFWLRQ,VVXH\x03GDWH\n,(& -(\'(& -(,7$\n627\x14\x14\x1c\x1a\x10\x14 \x10\x03\x10\x03\x10 \x10\x03\x10\x03\x10 \x10\x03\x10\x03\x10VRW\x14\x14\x1c\x1a\x10\x14BSR\n\x14\x14\x10\x13\x14\x10\x15\x13\n\x14\x15\x10\x13\x1c\x10\x14\x198QLW\x0b\x14\x0c\nPPPD[\nQRP\nPLQ\x13\x11\x18 \x13\x11\x13\x18\n\x13\x11\x13\x13\x13\x11\x16\x13\n\x13\x11\x15\x18\n\x13\x11\x15\x13\x15\x11\x1a\n\x15\x11\x19\n\x15\x11\x18\x15\x11\x15\x13\n\x15\x11\x14\x18\n\x15\x11\x14\x13\x15\x11\x1a\n\x15\x11\x19\n\x15\x11\x18\x13\x11\x18 \x15\x13\x11\x17\x13\n\x13\x11\x16\x18\n\x13\x11\x16\x13\x13\x11\x13\x18$\'LPHQVLRQV\n1RWH\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x13\x1a\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\')1\x15\x19\x15\x19\x10\x14\x13\x1d\x03SODVWLF\x03WKHUPDO\x03HQKDQFHG\x03H[WUHPHO\\\x03WKLQ\x03VPDOO\x03RXWOLQH\x03SDFNDJH\x1e\x03QR\x03OHDGV\x1e\n\x14\x13\x03WHUPLQDOV\x1e\x03ERG\\\x03\x15\x11\x19\x03[\x03\x15\x11\x19\x03[\x03\x13\x11\x18\x03PP 627\x14\x14\x1c\x1a\x10\x14\n$\x14$\x16\n\x13\x11\x14\x15\x1aE\' \' K(( K\n\x14\x11\x16\x13\n\x14\x11\x15\x18\n\x14\x11\x15\x13HH\x14N\n\x13\x11\x15/Y\n\x13\x11\x14Z\n\x13\x11\x13\x18\\\n\x13\x11\x13\x18\\\x14\x13 \x14 \x15\x03PP\nVFDOH&\n\\ &\\\x14;\n\'\n(%$\nWHUPLQDO\x03\x14\nLQGH[\x03DUHDGHWDLO\x03;$$\x14\n$\x16\n\'K(KN/EH\x14\nH$ &% Y\n&ZWHUPLQDO\x03\x14\nLQGH[\x03DUHD\n\x18 \x14\n\x19 \x14\x13\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 49 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\nFig 34. Package outline SOT505-1 (TSSOP8) of PCF85063ATT81,7\x03 $\x14\x03$\x03\nPD[\x11\x03$\x15\x03$\x16\x03ES\x03/\x03 +(\x03/S\x03 Z\x03 \\\x03Y\x03 F\x03 H\x03\'\x0b\x14\x0c\x03(\x0b\x15\x0c\x03=\x0b\x14\x0c\x03ș\x03\n\x035()(5(1&(6\x03 287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03\'$7(\x03\n\x03,(&\x03 \x03-(\'(&\x03 \x03-(,7$\x03PP\x03\x13\x11\x14\x18\x03\n\x13\x11\x13\x18\x03\x13\x11\x1c\x18\x03\x13\x11\x1b\x13\x03\x13\x11\x17\x18\x03\x13\x11\x15\x18\x03\x13\x11\x15\x1b\x03\x13\x11\x14\x18\x03\x16\x11\x14\x03\x15\x11\x1c\x03\x16\x11\x14\x03\x15\x11\x1c\x03\x13\x11\x19\x18\x03\x18\x11\x14\x03\x17\x11\x1a\x03\x13\x11\x1a\x13\x03\x13\x11\x16\x18\x03\x19\x83\x03\x13\x83\x03\x13\x11\x14\x03 \x13\x11\x14\x03\x13\x11\x14\x03 \x13\x11\x1c\x17\x03\',0(16,216\x03\x0bPP\x03DUH\x03WKH\x03RULJLQDO\x03GLPHQVLRQV\x0c\x03\n1RWHV\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DUH \x03QRW\x03LQFOXGHG\x11\x03\n\x15\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x15\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DUH \x03QRW\x03LQFOXGHG\x11\x03\x13\x11\x1a\x03\n\x13\x11\x17\x03\n\x03627\x18\x13\x18\x10\x14\x03\n\x03\x1c\x1c\x10\x13\x17\x10\x13\x1c\x03\n\x13\x16\x10\x13\x15\x10\x14\x1b\x03Z\x030\x03ES\x03\'\x03\n=\x03\nH\x03\n\x13\x11\x15\x18\x03\x14\x03 \x17\x03\x1b\x03 \x18\x03\nș\x03$\x03$\x15\x03$\x14\x03\n/S\x03\x0b$\x16\x0c\x03\nGHWDLO\x03;\x03/\x03+(\x03(\x03\nF\x03\nY\x030\x03$\x03;\x03$\x03\n\\\x03\n\x15\x11\x18\x03 \x18\x03PP\x03 \x13\x03\nVFDOH\x0376623\x1b\x1d\x03SODVWLF\x03WKLQ\x03VKULQN\x03VPD OO\x03RXWOLQH\x03SDFNDJH\x1e\x03\x1b\x03OHDGV\x1e\x03ERG \\\x03ZLGWK\x03\x16\x03PP\x03 627\x18\x13\x18\x10\x14\x03\n\x14\x11\x14\x03SLQ\x03\x14\x03LQGH[\x03\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 50 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n16. Handling information\nAll input and output pins are protected ag ainst ElectroStatic Discharge (ESD) under \nnormal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that \nall normal precautions are taken as described in JESD625-A , IEC 61340-5  or equivalent \nstandards.\n17. Packing information\n17.1 Tape and reel information\nFor tape and reel packing information, please see for\nPCF85063AT — Ref. 12 “ SOT96-1_515 ” and Ref. 13 “ SOT96-1_518 ”\nPCF85063ATL — Ref. 15 “ SOT1197-1_115 ”\nPCF85063ATT — Ref. 14 “ SOT505-1_118 ”\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 51 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n18. Soldering of SMD packages\nThis text provides a very brief insight into a complex technology. A more in-depth account \nof soldering ICs can be found in Application Note AN10365 “Surface mount reflow \nsoldering description” .\n18.1 Introduction to soldering\nSoldering is one of the most common methods through which packages are attached to \nPrinted Circuit Boards (PCBs), to form electr ical circuits. The soldered joint provides both \nthe mechanical and the electrical connection. Th ere is no single sold ering method that is \nideal for all IC packages. Wave soldering is often preferred when through-hole and \nSurface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not \nsuitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high \ndensities that come with increased miniaturization.\n18.2 Wave and reflow soldering\nWave soldering is a joining technology in which the joints are made by solder coming from \na standing wave of liquid solder. The wave soldering process is suitable for the following:\n•Through-hole components\n•Leaded or leadless SMDs, which are glued to the surface of the printed circuit board\nNot all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, \nleaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, \ndue to an increased pr obability of bridging.\nThe reflow soldering process involves applying solder paste to a board, followed by \ncomponent placement and exposure to a temperature profile. Leaded packages, \npackages with solder balls, and leadless packages are all reflow solderable.\nKey characteristics in both wave and reflow soldering are:\n•Board specifications, in cluding the board finish , solder masks and vias\n•Package footprints, including solder thieves and orientation\n•The moisture sensitivity level of the packages\n•Package placement\n•Inspection and repair\n•Lead-free soldering versus SnPb soldering\n18.3 Wave soldering\nKey characteristics in wave soldering are:\n•Process issues, such as application of adhe sive and flux, clinching of leads, board \ntransport, the solder wave parameters, and the time during which components are \nexposed to the wave\n•Solder bath specifications, including temperature and impurities\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 52 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n18.4 Reflow soldering\nKey characteristics in reflow soldering are:\n•Lead-free versus SnPb solderi ng; note that a lead-free reflow process usually leads to \nhigher minimum peak temperatures (see Figure 35 ) than a SnPb process, thus \nreducing the process window\n•Solder paste printing issues including smearing, release, and adjusting the process \nwindow for a mix of large and small components on one board\n•Reflow temperature profile; this profile includ es preheat, reflow (in which the board is \nheated to the peak temperature) and cooling down. It is imperative that the peak \ntemperature is high enough for the solder to make reliable solder joints (a solder paste \ncharacteristic). In addition, the peak temperature must be low enough that the \npackages and/or boards are not damaged. The peak temperature of the package \ndepends on package thickness and volume and is classified in accordance with \nTable 43  and 44\n \n \nMoisture sensitivity precautions, as indicat ed on the packing, must be respected at all \ntimes.\nStudies have shown that small packages reach higher temperatures during reflow \nsoldering, see Figure 35 .Table 43. SnPb eutectic process (from J-STD-020D)\nPackage thickness (mm) Package reflow temperature ( \uf0b0C)\nVolume (mm3)\n< 350 \uf0b3 350\n< 2.5 235 220\n\uf0b3 2.5 220 220\nTable 44. Lead-free process (from J-STD-020D)\nPackage thickness (mm) Package reflow temperature ( \uf0b0C)\nVolume (mm3)\n< 350 350 to 2000 > 2000\n< 1.6 260 260 2601.6 to 2.5 260 250 245> 2.5 250 245 245\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 53 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \nFor further information on temperature profiles, refer to Application Note AN10365 \n“Surface mount reflow soldering description” .\n19. Footprint information\n MSL: Moisture Sensitivity Level\nFig 35. Temperature profiles for large and small components001aac844temperature\ntimeminimum peak temperature\n= minimum soldering temperaturemaximum peak temperature\n= MSL limit, damage level\npeak\n temperature\nFig 36. Footprint information for reflow soldering of SOT96-1 (SO8) of PCF85063ATVRW\x13\x1c\x19\x10\x14BIU RFFXSLHG\x03DUHDVROGHU\x03ODQGV\n\'LPHQVLRQV\x03LQ\x03PP SODFHPHQW\x03DFFXUDF\\\x03\x93\x03\x13\x11\x15\x18\x14\x11\x16\x13\x13\x11\x19\x13\x03\x0b\x1bî\x0c\n\x14\x11\x15\x1a\x03\x0b\x19î\x0c\x17\x11\x13\x13 \x19\x11\x19\x13\x18\x11\x18\x13\n\x1a\x11\x13\x13\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 54 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \nFig 37. Footprint information for reflow soldering of SOT1197-1 (DFN2626-10) of PCF85063ATL627\x14\x14\x1c\x1a\x10\x14\n\',0(16,216\x03LQ\x03PP)RRWSULQW\x03LQIRUPDWLRQ\x03IRU\x03UHIORZ\x03VROGHULQJ\x03RI\x03\')1\x15\x19\x15\x19\x10\x14\x13\x03SDFNDJH\n*HQHULF\x03IRRWSULQW\x03SDWWHUQ\n5HIHU\x03WR\x03WKH\x03SDFNDJH\x03RXWOLQH\x03GUDZLQJ\x03IRU\x03DFWXDO\x03OD\\RXW\n%\\ \' 6/[ 6/\\ *[ *\\ +[ +\\\n\x14\x11\x1c \x13\x11\x15\x18 \x15\x11\x15 \x14\x11\x163\n\x13\x11\x18$\\\n\x16\x11\x13\x18 \x15\x11\x18 \x15\x11\x1b\x18 \x15\x11\x1b\x18 \x16\x11\x1663[ 63\\\n\x13\x11\x1b \x13\x11\x17VROGHU\x03ODQG\x03SOXV\x03VROGHU\x03SDVWH\nRFFXSLHG\x03DUHDVROGHU\x03ODQG\nVROGHU\x03SDVWH\x03GHSRVLW\nVROGHU\x03UHVLVW\'3*[\n*\\+[\n+\\ 63\\ 6/\\ %\\ $\\\nQ63\\\nQ63[\n63[\n6/[\x13\x11\x13\x15\x18\n\x13\x11\x13\x15\x18\nVRW\x14\x14\x1c\x1a\x10\x14BIU ,VVXH\x03GDWH\x14\x14\x10\x13\x1a\x10\x15\x1a\n\x14\x15\x10\x13\x1c\x10\x14\x19\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 55 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n \nFig 38. Footprint information for refl ow soldering of SOT505-1 (TSSOP8) of \nPCF85063ATTVRW\x18\x13\x18\x10\x14BIU RFFXSLHG\x03DUHD VROGHU\x03ODQGV \'LPHQVLRQV\x03LQ\x03PP\x16\x11\x15\x13\x13 \x16\x11\x19\x13\x13\x18\x11\x1a\x18\x13\x13\x11\x1a\x15\x18\n\x13\x11\x19\x18\x13\x13\x11\x14\x15\x18\n\x13\x11\x17\x18\x13 \x13\x11\x19\x13\x13\x16\x11\x19\x13\x13\n\x15\x11\x1c\x18\x13\n\x13\x11\x14\x15\x18\n\x14\x11\x14\x18\x13\x18\x11\x18\x13\x13\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 56 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus20. Appendix\n20.1 Real-Time Clock selection\n Table 45. Selection of Real-Time Clocks\nType name Alarm, Timer,\nWatchdogInterruptoutput Interface IDD,\ntypical (nA)Batterybackup Timestamp,tamper input AEC-Q100compliant Special features Packages\nPCF85063TP - 1 I2C 220 - - - basic functions only, no alarmHXSON8\nPCF85063A X 1 I\n2C 220 - - - tiny package SO8, DFN2626-10, \nTSSOP8\nPCF85063B X 1 SPI 220 - - - tiny package DFN2626-10\nPCF85263A X 2 I2C 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100sSO8, TSSOP10, TSSOP8, DFN2626-10\nPCF85263B X 2 SPI 230 X X - time stamp, battery \nbackup, stopwatch \n1⁄100sTSSOP10, \nDFN2626-10\nPCF85363A X 2 I2C 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100s, \n64 Byte RAMTSSOP10, TSSOP8, \nDFN2626-10\nPCF85363B X 2 SPI 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100s, \n64 Byte RAMTSSOP10, \nDFN2626-10\nPCF2123 X 1 SPI 100 - - - lowest power 100 nA in \noperationTSSOP14, HVQFN16\nPCF8523 X 2 I2C 150 X - - lowest power 150 nA in \noperation, FM+ 1 MHzSO8, HVSON8, TSSOP14, WLCSP\nPCF8563 X 1 I\n2C 250 - - - - SO8, TSSOP8, \nHVSON10\nPCA8565 X 1 I2C 600 - - grade 1 high robustness,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CTSSOP8, HVSON10\nPCA8565A X 1 I2C 600 - - - integrated oscillator caps,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CWLCSP\nPCF8564A X 1 I2C 250 - - - integrated oscillator caps WLCSP\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 57 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-busPCF2127 X 1 I2C and \nSPI500 X X - temperature \ncompensated, quartz built \nin, calibrated, 512 Byte RAMSO16\nPCF2127A X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built in, calibrated, 512 Byte RAMSO20\nPCF2129 X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built in, calibratedSO16\nPCF2129A X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built \nin, calibratedSO20\nPCA2129 X 1 I2C and \nSPI500 X X grade 3 temperature \ncompensated, quartz built \nin, calibratedSO16\nPCA21125 X 1 SPI 820 - - grade 1 high robustness,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CTSSOP14Table 45. Selection of Real-Time Clocks  …continued\nType name Alarm, Timer,Watchdog Interruptoutput Interface IDD,\ntypical (nA)Batterybackup Timestamp,tamper input AEC-Q100compliant Special features Packages\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 58 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n21. Abbreviations\n Table 46. Abbreviations\nAcronym Description\nBCD Binary Coded Decimal\nCMOS Complementary Metal Oxide SemiconductorESD ElectroStatic DischargeHBM Human Body ModelI\n2C Inter-Integrated Circuit\nIC Integrated Circuit\nLSB Least Significant Bit\nMSB Most Significant Bit\nMSL Moisture Sensitivity Level\nPCB Printed-Circuit Board\nPOR Power-On Reset\nRTC Real-Time Clock\nSCL Serial CLock line\nSDA Serial DAta line\nSMD Surface Mount Device\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 59 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n22. References\n[1] AN10365 — Surface mount reflow soldering description\n[2] AN10366 — HVQFN application information\n[3] AN11247 — Improved timekeeping accuracy with PCF85063, PCF8523 and \nPCF2123 using an external temperature sensor\n[4] IEC 60134 — Rating systems for electronic tu bes and valves and analogous \nsemiconductor devices\n[5] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena\n[6] IPC/JEDEC J-STD-020 — Moisture/Reflow Sensitivity Classification for \nNonhermetic Solid State Surface Mount Devices \n[7] JESD22-A114 — Electrostatic Discharge (ESD) Sensitivity Testing Human Body \nModel (HBM)\n[8] JESD22-C101 — Field-Induced Charged-Device Model Test Method for \nElectrostatic-Discharge-Withstand Thresh olds of Microelectronic Components\n[9] JESD78 — IC Latch-Up Test\n[10] JESD625-A — Requirements for Handling Electrostatic-Discharge-Sensitive \n(ESDS) Devices\n[11] SNV-FA-01-02 — Marking Formats Integrated Circuits\n[12] SOT96-1_515 — SO8; Reel pack; SMD, 7", packing information\n[13] SOT96-1_518 — SO8; Reel pack; SMD, 13 ", packing information\n[14] SOT505-1_118 — TSSOP8; Reel pack; SMD, 13", packing information\n[15] SOT1197-1_115 — DFN2626-10; Reel pack; SMD, 7", packing information\n[16] UM10204 — I2C-bus specification and user manual\n[17] UM10301 — User Manual for NXP Real Time Clocks PCF85x3, PCA8565 and \nPCF2123, PCA2125\n[18] UM10569 — Store and transport requirements\n[19] UM10788 — User manual for I2C-bus RTC demo board OM13515\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 60 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n23. Revision history\n Table 47. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nPCF85063A v.7 20180330 Product data sheet 201801014IU01 PCF85063A v.6\nModifications: •Table 4 “ Pin description ”: Added Table note 2  to INT , SDA, and SCL\n•Added Section 9.5.2.1 “ I2C-bus error recovery technique ”\n•Table 41 “ Static characteristics ”: Updated Table note 1\n•Updated Figure 31 “ Application diagram for PCF85063A ”; added Figure note 2  and Figure \nnote 3\n•Table 40 “ Limiting values[1]”: Added Table note 1\n•Clarified reset information in Section 8.2  and Section 8.2.1.3 .\nPCF85063A v.6 20151118 Product data sheet - PCF85063A v.5Modifications:\n•Updated Table 4 “ Pin description ” Table note 1\n•Adjusted Section 8.2.2.4  paragraph 2\n•Updated Table 11 “ CLKOUT frequency selection ” Table note 2\n•Table 41 “ Static characteristics ”: \n–Corrected V I min from V SS to \uf02d0.5 V\n–Corrected V IL min from V SS to \uf02d0.5 V\n–Corrected V IH max from V DD to 5.5 V\n–Corrected Table note 1\n–Added Table note 2\n•Added text to Section 14 “ Application information ”\nPCF85063A v.5 20150506 Product data sheet - PCF85063A v.4\nModifications: •Added the 7” reel delivery form for PCF85063AT\n•Adjusted Section 8.2.2.2\nPCF85063A v.4 20141124 Product data sheet - PCF85063A v.3\nPCF85063A v.3 20140604 Product data sheet - PCF85063A v.2\nPCF85063ATL v.2 20130415 Product data sheet - PCF85063ATL v.1\nPCF85063ATL v.1 20130225 Product data sheet - -\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 61 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n24. Legal information\n24.1 Data sheet status\n \n[1] Please consult the most recently issued document before initiating or completing a design. \n[2] The term ‘short data sheet’ is explained in section “Definitions”. [3] The product status of device(s) described in this document may have changed since this document was published and may differ  in case of multiple device s. The latest product status \ninformation is available on the Internet at URL http://www.nxp.com\n. \n24.2 Definitions\nDraft — The document is a draft versi on only. The content is still under \ninternal review and subject to formal approval, which may result in \nmodifications or additions. NXP Semiconductors does not give any \nrepresentations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.\nShort data sheet — A short data sheet is an extract from a full data sheet \nwith the same product type number(s) and title. A short data sheet is intended \nfor quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request vi a the local NXP Semiconductors sales \noffice. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.\nProduct specification — The information and data provided in a Product \ndata sheet shall define the specification of the product as agreed between \nNXP Semiconductors and its customer , unless NXP Semiconductors and \ncustomer have explicitly agreed otherwis e in writing. In no event however, \nshall an agreement be valid in which the NXP Semiconductors product is \ndeemed to offer functions and qualities beyond those described in the Product data sheet.\n24.3 Disclaimers\nLimited warranty and liability — Information in this document is believed to \nbe accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. NXP Semiconductors takes no \nresponsibility for the content in this document if provided by an information source outside of NXP Semiconductors.\nIn no event shall NXP Semiconductors be liable for any indirect, incidental, \npunitive, special or consequential damages (including - without limitation - lost \nprofits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. \nNotwithstanding any damages that customer might incur for any reason \nwhatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale  of NXP Semiconductors.\nRight to make changes — NXP Semiconductors reserves the right to make \nchanges to information published in  this document, including without \nlimitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.Suitability for use — NXP Semiconductors products are not designed, \nauthorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or \nmalfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconducto rs products in such equipment or \napplications and therefore such inclusion and/or use is at the customer’s own risk.\nApplications — Applications that are described herein for any of these \nproducts are for illustrative purpos es only. NXP Semiconductors makes no \nrepresentation or warranty that such applications will be suitable for the \nspecified use without further testing or modification. \nCustomers are responsible for the design and operation of their applications \nand products using NXP Semiconductors products, and NXP Semiconductors \naccepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as fo r the planned application and use of \ncustomer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. \nNXP Semiconductors does not accept any liability related to any default, \ndamage, costs or problem which is based  on any weakness or default in the \ncustomer’s applications or products, or  the application or use by customer’s \nthird party customer(s). Customer is responsible for doing all necessary \ntesting for the customer’s applic ations and products using NXP \nSemiconductors products in order to av oid a default of the applications and \nthe products or of the application or use by customer’s third party customer(s). NXP does not accept  any liability in this respect.\nLimiting values — Stress above one or more limiting values (as defined in \nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) \noperation of the device at these or any other conditions above those given in \nthe Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commercial sale — NXP Semiconductors \nproducts are sold subject to the gener al terms and conditions of commercial \nsale, as published at http://www.nxp.com/profile/terms\n, unless otherwise \nagreed in a valid written individual agreement. In case an individual \nagreement is concluded only the terms and conditions of the respective \nagreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconducto rs products by customer.\nNo offer to sell or license — Nothing in this document may be interpreted or \nconstrued as an offer to sell products t hat is open for acceptance or the grant, \nconveyance or implication of any lic ense under any copyrights, patents or \nother industrial or intellectual property rights.Document status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This  document contains data from the objecti ve specification for product development. \nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification. \nProduct [short] data sheet Production This document contains the product specification. \nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 62 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\nExport control — This document as well as the item(s) described herein \nmay be subject to export control regu lations. Export might require a prior \nauthorization from competent authorities.\nNon-automotive qualified products — Unless this data sheet expressly \nstates that this specific NXP Semicon ductors product is automotive qualified, \nthe product is not suitable for automotive use. It is neither qualified nor tested \nin accordance with automotive testing or application requirements. NXP Semiconductors accepts no liabili ty for inclusion and/or use of \nnon-automotive qualified products in automotive equipment or applications.\nIn the event that customer uses t he product for design-in and use in \nautomotive applications to automotive specifications and standards, customer \n(a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applicat ions, use and specifications, and (b) \nwhenever customer uses the product for automotive applications beyond \nNXP Semiconductors’ specifications such  use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond NXP Semiconductors’ \nstandard warranty and NXP Semiconduct ors’ product specifications.\nTranslations — A non-English (translated) version of a document is for \nreference only. The English version shall prevail in case of any discrepancy between the translated and English versions.\n24.4 Trademarks\nNotice: All referenced brands, produc t names, service names and trademarks \nare the property of their respective owners.\nI2C-bus  — logo is a trademark of NXP Semiconductors N.V.\n25. Contact information\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 63 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n26. Tables\nTable 1. Ordering information  . . . . . . . . . . . . . . . . . . . . .2\nTable 2. Ordering options . . . . . . . . . . . . . . . . . . . . . . . . .2\nTable 3. Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .2\nTable 4. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5\nTable 5. Registers overview  . . . . . . . . . . . . . . . . . . . . . .7\nTable 6. Control_1 - contro l and status register 1 \n(address 00h) bit description . . . . . . . . . . . . . . .8\nTable 7. First increment of time circuits after STOP bit \nrelease . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\nTable 8. Registers reset values . . . . . . . . . . . . . . . . . . .12\nTable 9. Control_2 - contro l and status register 2 \n(address 01h) bit description . . . . . . . . . . . . . .13\nTable 10. Effect of bits MI and HMI on INT  generation  . .15\nTable 11. CLKOUT frequency selection  . . . . . . . . . . . . .16\nTable 12. Offset - offset register (address 02h) bit \ndescription  . . . . . . . . . . . . . . . . . . . . . . . . . . . .17\nTable 13. Offset values  . . . . . . . . . . . . . . . . . . . . . . . . . .17Table 14. Correction pulses for MODE = 0  . . . . . . . . . . .18Table 15. Effect of correction pulses on frequencies for \nMODE = 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . .18\nTable 16. Correction pulses for MODE = 1  . . . . . . . . . . .19Table 17. Effect of correction pulses on frequencies for \nMODE = 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\nTable 18. RAM_byte - 8-bit RAM register (address 03h) \nbit description . . . . . . . . . . . . . . . . . . . . . . . . . .21\nTable 19. Seconds - seconds register (address 04h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\nTable 20. Seconds coded in BCD format  . . . . . . . . . . . .22\nTable 21. Minutes - minutes register (address 05h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .23\nTable 22. Hours - hours register (address 06h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .23\nTable 23. Days - days register (address 07h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .23\nTable 24. Weekdays - weekdays register (address 08h) \nbit description  . . . . . . . . . . . . . . . . . . . . . . . . .23\nTable 25. Weekday assignments . . . . . . . . . . . . . . . . . . .24Table 26. Months - months register (address 09h) bit \ndescription  . . . . . . . . . . . . . . . . . . . . . . . . . . . .24\nTable 27. Month assignments in BCD format. . . . . . . . . .24Table 28. Years - years register (0Ah) bit description. . . .25\nTable 29. Second_alarm - second alarm register \n(address 0Bh) bit description . . . . . . . . . . . . . .26\nTable 30. Minute_alarm - minute alarm register \n(address 0Ch) bit description . . . . . . . . . . . . . .27\nTable 31. Hour_alarm - hour alarm register \n(address 0Dh) bit description . . . . . . . . . . . . . .27\nTable 32. Day_alarm - day alarm register (address 0Eh) \nbit description . . . . . . . . . . . . . . . . . . . . . . . . . .27\nTable 33. Weekday_alarm - weekday alarm register \n(address 0Fh) bit description  . . . . . . . . . . . . . .28\nTable 34. Timer_value - timer value register \n(address 10h) bit description . . . . . . . . . . . . . .29\nTable 35. Timer_mode - timer control register \n(address 11h) bit description  . . . . . . . . . . . . . .30\nTable 36. Timer clock frequency and timer durations. . . .30Table 37. First period delay for timer counter value T  . . 31Table 38. INT\n operation . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nTable 39. I2C slave address byte. . . . . . . . . . . . . . . . . . . 35\nTable 40. Limiting values  . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 41. Static characteristics . . . . . . . . . . . . . . . . . . . . 39\nTable 42. I2C-bus characteristics. . . . . . . . . . . . . . . . . . . 44\nTable 43. SnPb eutectic process (from J-STD-020D) . . . 52\nTable 44. Lead-free process (from J-STD-020D) . . . . . . 52\nTable 45. Selection of Real-Time Clocks  . . . . . . . . . . . . 56Table 46. Abbreviations  . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 47. Revision history . . . . . . . . . . . . . . . . . . . . . . . . 60\nPCF85063A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights r eserved.\nProduct data sheet Rev. 7 — 30 March 2018 64 of 65NXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n27. Figures\nFig 1. Block diagram of PCF85063A . . . . . . . . . . . . . . . .3\nFig 2. Pin configuration for SO8 (PCF85063AT) . . . . . . .4\nFig 3. Pin configuration for DFN2626-10 \n(PCF85063ATL). . . . . . . . . . . . . . . . . . . . . . . . . . .4\nFig 4. Pin configuration fo r TSSOP8 (PCF85063ATT). . .4\nFig 5. Handling address registers  . . . . . . . . . . . . . . . . . .6\nFig 6. STOP bit functional diagram . . . . . . . . . . . . . . . .10\nFig 7. STOP bit release timing. . . . . . . . . . . . . . . . . . . . 11\nFig 8. Software reset command. . . . . . . . . . . . . . . . . . .12Fig 9. Interrupt scheme . . . . . . . . . . . . . . . . . . . . . . . . .14\nFig 10. INT\n example for MI  . . . . . . . . . . . . . . . . . . . . . . .15\nFig 11. Offset calibration calculation workflow. . . . . . . . .20\nFig 12. Result of offset calibration . . . . . . . . . . . . . . . . . .21\nFig 13. OS flag. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22\nFig 14. Data flow for the time function . . . . . . . . . . . . . . .25Fig 15. Access time for read/write operations . . . . . . . . .26\nFig 16. Alarm function block diagram. . . . . . . . . . . . . . . .29\nFig 17. General countdown timer behavior . . . . . . . . . . .31Fig 18. Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33\nFig 19. Definition of START and STOP conditions. . . . . .33\nFig 20. System configuration . . . . . . . . . . . . . . . . . . . . . .34Fig 21. Acknowledgement on the I\n2C-bus . . . . . . . . . . . .34\nFig 22. Master transmits to slave receiver \n(WRITE mode). . . . . . . . . . . . . . . . . . . . . . . . . . .35\nFig 23. Master reads after setting register address \n(write register address; READ data)  . . . . . . . . . .36\nFig 24. Device diode protection diagram of PCF85063A.37Fig 25. Typical I\nDD with respect to f SCL . . . . . . . . . . . . . .40\nFig 26. Typical I DD as a function of temperature  . . . . . . .41\nFig 27. Typical I DD with respect to V DD . . . . . . . . . . . . . .42\nFig 28. I DD with respect to quartz R S. . . . . . . . . . . . . . . .43\nFig 29. Oscillator frequency variation with respect \nto V DD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43\nFig 30. I2C-bus timing diagram; rise and fall times \nrefer to 30 % and 70 %  . . . . . . . . . . . . . . . . . . . .45\nFig 31. Application diagram for PCF85063A . . . . . . . . . .46Fig 32. Package outline SOT96-1 (SO8) of \nPCF85063AT . . . . . . . . . . . . . . . . . . . . . . . . . . . .47\nFig 33. Package outline SO T1197-1 (DFN2626-10) of \nPCF85063ATL . . . . . . . . . . . . . . . . . . . . . . . . . . .48\nFig 34. Package outline SOT505-1 (TSSOP8) of \nPCF85063ATT . . . . . . . . . . . . . . . . . . . . . . . . . . .49\nFig 35. Temperature profiles for large and small \ncomponents . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53\nFig 36. Footprint information for reflow soldering of \nSOT96-1 (SO8) of PCF85063AT . . . . . . . . . . . . .53\nFig 37. Footprint information for reflow soldering of \nSOT1197-1 (DFN2626-10) of PCF85063ATL  . . .54\nFig 38. Footprint information for reflow soldering of \nSOT505-1 (TSSOP8) of PCF85063ATT . . . . . . .55\nNXP Semiconductors PCF85063A\nTiny Real-Time Clock/calendar with alarm function and I2C-bus\n© NXP Semiconductors N.V. 2018. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please se nd an email to: salesaddresses@nxp.com\nDate of release: 30 March 2018\nDocument identifier: PCF85063APlease be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section ‘Legal information’. 28. Contents\n1 General description . . . . . . . . . . . . . . . . . . . . . .  1\n2 Features and benefits . . . . . . . . . . . . . . . . . . . .  13 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .  1\n4 Ordering information. . . . . . . . . . . . . . . . . . . . .  2\n4.1 Ordering options . . . . . . . . . . . . . . . . . . . . . . . .  2\n5 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26 Block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . .  3\n7 Pinning information. . . . . . . . . . . . . . . . . . . . . .  4\n7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4\n7.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . .  5\n8 Functional description  . . . . . . . . . . . . . . . . . . .  6\n8.1 Registers organization . . . . . . . . . . . . . . . . . . .  7\n8.2 Control registers . . . . . . . . . . . . . . . . . . . . . . . .  8\n8.2.1 Register Control_1 . . . . . . . . . . . . . . . . . . . . . .  88.2.1.1 EXT_TEST: external clock test mode . . . . . . . .  9\n8.2.1.2 STOP: STOP bit function . . . . . . . . . . . . . . . .  10\n8.2.1.3 Software reset. . . . . . . . . . . . . . . . . . . . . . . . .  128.2.2 Register Control_2 . . . . . . . . . . . . . . . . . . . . .  13\n8.2.2.1 Alarm interrupt  . . . . . . . . . . . . . . . . . . . . . . . .  14\n8.2.2.2 MI and HMI:  minute and half minute interrupt.  15\n8.2.2.3 TF: timer flag  . . . . . . . . . . . . . . . . . . . . . . . . .  15\n8.2.2.4 COF[2:0]: Clo ck output frequency  . . . . . . . . .  16\n8.2.3 Register Offset . . . . . . . . . . . . . . . . . . . . . . . .  17\n8.2.3.1 Correction when MODE = 0 . . . . . . . . . . . . . .  18\n8.2.3.2 Correction when MODE = 1 . . . . . . . . . . . . . .  19\n8.2.3.3 Offset calibration workflow . . . . . . . . . . . . . . .  208.2.4 Register RAM_byte  . . . . . . . . . . . . . . . . . . . .  21\n8.3 Time and date registers  . . . . . . . . . . . . . . . . .  21\n8.3.1 Register Seconds . . . . . . . . . . . . . . . . . . . . . .  218.3.1.1 OS: Oscillator stop . . . . . . . . . . . . . . . . . . . . .  22\n8.3.2 Register Minutes. . . . . . . . . . . . . . . . . . . . . . .  23\n8.3.3 Register Hours . . . . . . . . . . . . . . . . . . . . . . . .  238.3.4 Register Days . . . . . . . . . . . . . . . . . . . . . . . . .  23\n8.3.5 Register Weekdays. . . . . . . . . . . . . . . . . . . . .  23\n8.3.6 Register Months . . . . . . . . . . . . . . . . . . . . . . .  248.3.7 Register Years  . . . . . . . . . . . . . . . . . . . . . . . .  25\n8.4 Setting and reading the time. . . . . . . . . . . . . .  25\n8.5 Alarm registers . . . . . . . . . . . . . . . . . . . . . . . .  268.5.1 Register Second_alarm  . . . . . . . . . . . . . . . . .  26\n8.5.2 Register Minute_alarm . . . . . . . . . . . . . . . . . .  27\n8.5.3 Register Hour_alarm  . . . . . . . . . . . . . . . . . . .  278.5.4 Register Day_alarm . . . . . . . . . . . . . . . . . . . .  27\n8.5.5 Register Weekday_alarm . . . . . . . . . . . . . . . .  28\n8.5.6 Alarm function. . . . . . . . . . . . . . . . . . . . . . . . .  288.6 Timer registers . . . . . . . . . . . . . . . . . . . . . . . .  29\n8.6.1 Register Timer_value . . . . . . . . . . . . . . . . . . .  298.6.2 Register Timer_mode. . . . . . . . . . . . . . . . . . .  30\n8.6.3 Timer functions. . . . . . . . . . . . . . . . . . . . . . . .  30\n8.6.3.1 Countdown timer interrupts . . . . . . . . . . . . . .  32\n9 Characteristics of the I\n2C-bus interface . . . .  33\n9.1 Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . .  33\n9.2 START and STOP conditions. . . . . . . . . . . . .  339.3 System configuration . . . . . . . . . . . . . . . . . . .  33\n9.4 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . .  34\n9.5 I\n2C-bus protocol . . . . . . . . . . . . . . . . . . . . . . .  35\n9.5.1 Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . .  35\n9.5.2 Clock and calendar READ or WRITE cycles .  35\n10 Internal circuitry  . . . . . . . . . . . . . . . . . . . . . . .  37\n11 Safety notes. . . . . . . . . . . . . . . . . . . . . . . . . . .  3712 Limiting values  . . . . . . . . . . . . . . . . . . . . . . . .  38\n13 Characteristics  . . . . . . . . . . . . . . . . . . . . . . . .  39\n14 Application information . . . . . . . . . . . . . . . . .  4615 Package outline. . . . . . . . . . . . . . . . . . . . . . . .  47\n16 Handling information  . . . . . . . . . . . . . . . . . . .  50\n17 Packing information . . . . . . . . . . . . . . . . . . . .  50\n17.1 Tape and reel information  . . . . . . . . . . . . . . .  50\n18 Soldering of SMD packages. . . . . . . . . . . . . .  5118.1 Introduction to soldering. . . . . . . . . . . . . . . . .  51\n18.2 Wave and reflow soldering. . . . . . . . . . . . . . .  5118.3 Wave soldering  . . . . . . . . . . . . . . . . . . . . . . .  51\n18.4 Reflow soldering  . . . . . . . . . . . . . . . . . . . . . .  52\n19 Footprint information . . . . . . . . . . . . . . . . . . .  53\n20 Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56\n20.1 Real-Time Clock selection . . . . . . . . . . . . . . .  56\n21 Abbreviations  . . . . . . . . . . . . . . . . . . . . . . . . .  58\n22 References. . . . . . . . . . . . . . . . . . . . . . . . . . . .  59\n23 Revision history  . . . . . . . . . . . . . . . . . . . . . . .  6024 Legal information  . . . . . . . . . . . . . . . . . . . . . .  61\n24.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . .  61\n24.2 Definitions  . . . . . . . . . . . . . . . . . . . . . . . . . . .  6124.3 Disclaimers  . . . . . . . . . . . . . . . . . . . . . . . . . .  61\n24.4 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . .  62\n25 Contact information  . . . . . . . . . . . . . . . . . . . .  62\n26 Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  6327 Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64\n28 Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n NXP:   \n\xa0 PCF85063ATL/1,118\xa0 PCF85063AT/AY\xa0 PCF85063ATT/AJ\xa0 PCF85063AT/AAZ\xa0 PCF85063ATL/1\n'}]
!==============================================================================!
### Component Summary: PCF85063ATT/AJ

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 0.9 V to 5.5 V
- **Current Ratings**: 
  - Typical Supply Current: 0.22 µA at VDD = 3.3 V and T_amb = 25°C
- **Power Consumption**: 
  - Supply Current: 220 nA (typical) in low power mode
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - TSSOP8 (Thin Shrink Small Outline Package)
- **Special Features**: 
  - Real-Time Clock (RTC) with calendar functions
  - Alarm function and countdown timer
  - I2C-bus interface with a maximum data rate of 400 kbit/s
  - Programmable clock output frequencies (from 1 Hz to 32.768 kHz)
  - Internal Power-On Reset (POR)
  - Oscillator stop detection
  - Programmable offset register for frequency adjustment
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **PCF85063A** is a CMOS Real-Time Clock (RTC) and calendar designed for low power consumption applications. It provides accurate timekeeping and calendar functions, including year, month, day, weekday, hours, minutes, and seconds, based on a 32.768 kHz quartz crystal. The device communicates via a two-wire I2C-bus interface, allowing for easy integration into various electronic systems.

#### Typical Applications:
The PCF85063A is commonly used in:
- Digital still cameras
- Digital video cameras
- Printers
- Copy machines
- Mobile equipment
- Battery-powered devices

This RTC is particularly suitable for applications where low power consumption is critical, such as in portable and battery-operated devices, ensuring that timekeeping is maintained even during power outages or low-power states.