Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Feb 25 19:17:47 2026
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                Violations  
---------  --------  -------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check  4032        
TIMING-16  Warning   Large setup violation      945         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.067    -4895.226                   1283                 8126        0.016        0.000                      0                 8126        4.500        0.000                       0                  4114  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk           -21.067    -4895.226                   1283                 8126        0.016        0.000                      0                 8126        4.500        0.000                       0                  4114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :         1283  Failing Endpoints,  Worst Slack      -21.067ns,  Total Violation    -4895.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.067ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.747ns  (logic 16.474ns (53.579%)  route 14.273ns (46.421%))
  Logic Levels:           31  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.529 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/O[1]
                         net (fo=19, routed)          0.941    31.470    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[0]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.306    31.776 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    31.776    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0_1[1]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.326 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.326    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.554 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0/CO[2]
                         net (fo=19, routed)          1.047    33.601    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5][0]
    SLICE_X45Y54         LUT5 (Prop_lut5_I2_O)        0.313    33.914 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9/O
                         net (fo=1, routed)           0.645    34.559    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.683 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4/O
                         net (fo=1, routed)           0.000    34.683    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.081 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.081    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.415 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.443    35.858    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[11]
    SLICE_X45Y58         LUT4 (Prop_lut4_I0_O)        0.303    36.161 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[11]_i_1/O
                         net (fo=1, routed)           0.000    36.161    u_gru/gen_parallel_elements[0].new_elem/tanh_out[11]
    SLICE_X45Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.514    14.937    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X45Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[11]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.061    15.062    
    SLICE_X45Y58         FDCE (Setup_fdce_C_D)        0.031    15.093    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[11]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -36.161    
  -------------------------------------------------------------------
                         slack                                -21.067    

Slack (VIOLATED) :        -21.061ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.740ns  (logic 16.750ns (54.490%)  route 13.990ns (45.510%))
  Logic Levels:           32  (CARRY4=16 DSP48E1=2 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.323    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.562 f  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_1/O[2]
                         net (fo=19, routed)          0.816    31.378    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[5]
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.301    31.679 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    31.679    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/n_t_n[9]_i_13_0[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.229 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.229    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__0_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.563 f  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.866    33.429    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/data4[7]
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.303    33.732 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_comp/O
                         net (fo=1, routed)           0.802    34.534    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0_repN
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124    34.658 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_comp/O
                         net (fo=1, routed)           0.000    34.658    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.208 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.208    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.542 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.308    35.850    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[15]
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.303    36.153 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[15]_i_1/O
                         net (fo=1, routed)           0.000    36.153    u_gru/gen_parallel_elements[0].new_elem/tanh_out[15]
    SLICE_X44Y59         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.513    14.936    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X44Y59         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[15]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.061    15.061    
    SLICE_X44Y59         FDCE (Setup_fdce_C_D)        0.031    15.092    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[15]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -36.153    
  -------------------------------------------------------------------
                         slack                                -21.061    

Slack (VIOLATED) :        -21.040ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.770ns  (logic 16.634ns (54.060%)  route 14.136ns (45.940%))
  Logic Levels:           32  (CARRY4=16 DSP48E1=2 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.323    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.562 f  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_1/O[2]
                         net (fo=19, routed)          0.816    31.378    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[5]
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.301    31.679 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    31.679    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/n_t_n[9]_i_13_0[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.229 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.229    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__0_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.563 f  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.866    33.429    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/data4[7]
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.303    33.732 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_comp/O
                         net (fo=1, routed)           0.802    34.534    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0_repN
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124    34.658 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_comp/O
                         net (fo=1, routed)           0.000    34.658    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.208 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.208    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.430 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.454    35.884    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[14]
    SLICE_X42Y58         LUT4 (Prop_lut4_I0_O)        0.299    36.183 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[14]_i_1/O
                         net (fo=1, routed)           0.000    36.183    u_gru/gen_parallel_elements[0].new_elem/tanh_out[14]
    SLICE_X42Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.514    14.937    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[14]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.061    15.062    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.081    15.143    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[14]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -36.183    
  -------------------------------------------------------------------
                         slack                                -21.040    

Slack (VIOLATED) :        -20.963ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.642ns  (logic 16.654ns (54.350%)  route 13.988ns (45.650%))
  Logic Levels:           32  (CARRY4=16 DSP48E1=2 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.323    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.562 f  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_1/O[2]
                         net (fo=19, routed)          0.816    31.378    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[5]
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.301    31.679 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    31.679    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/n_t_n[9]_i_13_0[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.229 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.229    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__0_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.563 f  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.866    33.429    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/data4[7]
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.303    33.732 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_comp/O
                         net (fo=1, routed)           0.802    34.534    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0_repN
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124    34.658 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_comp/O
                         net (fo=1, routed)           0.000    34.658    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.208 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.208    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.447 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.306    35.754    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[16]
    SLICE_X47Y58         LUT4 (Prop_lut4_I0_O)        0.302    36.056 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_1/O
                         net (fo=1, routed)           0.000    36.056    u_gru/gen_parallel_elements[0].new_elem/tanh_out[16]
    SLICE_X47Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.512    14.935    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X47Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.061    15.060    
    SLICE_X47Y58         FDCE (Setup_fdce_C_D)        0.032    15.092    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -36.056    
  -------------------------------------------------------------------
                         slack                                -20.963    

Slack (VIOLATED) :        -20.948ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.674ns  (logic 16.378ns (53.394%)  route 14.296ns (46.606%))
  Logic Levels:           31  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.529 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/O[1]
                         net (fo=19, routed)          0.941    31.470    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[0]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.306    31.776 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    31.776    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0_1[1]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.326 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.326    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.554 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0/CO[2]
                         net (fo=19, routed)          1.047    33.601    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5][0]
    SLICE_X45Y54         LUT5 (Prop_lut5_I2_O)        0.313    33.914 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9/O
                         net (fo=1, routed)           0.645    34.559    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.683 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4/O
                         net (fo=1, routed)           0.000    34.683    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.081 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.081    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.320 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.465    35.785    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I0_O)        0.302    36.087 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[12]_i_1/O
                         net (fo=1, routed)           0.000    36.087    u_gru/gen_parallel_elements[0].new_elem/tanh_out[12]
    SLICE_X46Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.512    14.935    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X46Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[12]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.061    15.060    
    SLICE_X46Y58         FDCE (Setup_fdce_C_D)        0.079    15.139    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[12]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -36.087    
  -------------------------------------------------------------------
                         slack                                -20.948    

Slack (VIOLATED) :        -20.858ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.587ns  (logic 16.456ns (53.800%)  route 14.132ns (46.200%))
  Logic Levels:           31  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.529 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/O[1]
                         net (fo=19, routed)          0.941    31.470    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[0]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.306    31.776 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    31.776    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0_1[1]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.326 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.326    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.554 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0/CO[2]
                         net (fo=19, routed)          1.047    33.601    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5][0]
    SLICE_X45Y54         LUT5 (Prop_lut5_I2_O)        0.313    33.914 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9/O
                         net (fo=1, routed)           0.645    34.559    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.683 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4/O
                         net (fo=1, routed)           0.000    34.683    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.081 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.081    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.394 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2/O[3]
                         net (fo=1, routed)           0.301    35.695    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[13]
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.306    36.001 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_1/O
                         net (fo=1, routed)           0.000    36.001    u_gru/gen_parallel_elements[0].new_elem/tanh_out[13]
    SLICE_X42Y57         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.514    14.937    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[13]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.061    15.062    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.081    15.143    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[13]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -36.001    
  -------------------------------------------------------------------
                         slack                                -20.858    

Slack (VIOLATED) :        -20.817ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.546ns  (logic 16.321ns (53.431%)  route 14.225ns (46.569%))
  Logic Levels:           30  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.529 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/O[1]
                         net (fo=19, routed)          0.941    31.470    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[0]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.306    31.776 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    31.776    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0_1[1]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.326 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.326    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.554 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0/CO[2]
                         net (fo=19, routed)          0.820    33.374    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5][0]
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.313    33.687 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_12/O
                         net (fo=1, routed)           0.707    34.394    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_12_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124    34.518 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_comp/O
                         net (fo=1, routed)           0.000    34.518    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.098 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2/O[2]
                         net (fo=1, routed)           0.559    35.658    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[8]
    SLICE_X42Y56         LUT4 (Prop_lut4_I0_O)        0.302    35.960 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[8]_i_1/O
                         net (fo=1, routed)           0.000    35.960    u_gru/gen_parallel_elements[0].new_elem/tanh_out[8]
    SLICE_X42Y56         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.515    14.938    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[8]/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.061    15.063    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.079    15.142    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[8]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -35.960    
  -------------------------------------------------------------------
                         slack                                -20.817    

Slack (VIOLATED) :        -20.782ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.507ns  (logic 16.358ns (53.620%)  route 14.149ns (46.380%))
  Logic Levels:           31  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.529 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/O[1]
                         net (fo=19, routed)          0.941    31.470    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[0]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.306    31.776 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000    31.776    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0_1[1]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.326 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.326    u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.554 r  u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y1_inferred__3/i__carry__0/CO[2]
                         net (fo=19, routed)          1.047    33.601    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5][0]
    SLICE_X45Y54         LUT5 (Prop_lut5_I2_O)        0.313    33.914 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9/O
                         net (fo=1, routed)           0.645    34.559    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_9_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.683 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4/O
                         net (fo=1, routed)           0.000    34.683    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_4_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.081 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.081    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.303 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.319    35.622    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[10]
    SLICE_X42Y58         LUT4 (Prop_lut4_I0_O)        0.299    35.921 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[10]_i_1/O
                         net (fo=1, routed)           0.000    35.921    u_gru/gen_parallel_elements[0].new_elem/tanh_out[10]
    SLICE_X42Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.514    14.937    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[10]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.061    15.062    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.077    15.139    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[10]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -35.921    
  -------------------------------------------------------------------
                         slack                                -20.782    

Slack (VIOLATED) :        -20.670ns  (required time - arrival time)
  Source:                 u_gru/r_t_storage_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.401ns  (logic 16.192ns (53.261%)  route 14.209ns (46.739%))
  Logic Levels:           31  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.811     5.414    u_gru/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  u_gru/r_t_storage_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.419     5.833 r  u_gru/r_t_storage_reg[1][5]/Q
                         net (fo=1, routed)           0.998     6.831    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_24_2[5]
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.296     7.127 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87/O
                         net (fo=1, routed)           0.000     7.127    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_87_n_0
    SLICE_X31Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     7.365 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51/O
                         net (fo=1, routed)           1.157     8.523    u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_51_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.821 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product_i_13/O
                         net (fo=16, routed)          1.623    10.444    u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/A[5]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    14.285 r  u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[11]
                         net (fo=1, routed)           1.219    15.504    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/P[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[7])
                                                      3.656    19.160 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[7]
                         net (fo=3, routed)           1.208    20.368    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_801_1[0]
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.492 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674/O
                         net (fo=1, routed)           0.000    20.492    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_674_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.739 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/y0_carry_i_346/O[0]
                         net (fo=2, routed)           1.063    21.802    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_110_0[0]
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.323    22.125 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277/O
                         net (fo=2, routed)           0.857    22.981    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_277_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.328    23.309 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280/O
                         net (fo=1, routed)           0.000    23.309    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_280_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.539 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147/O[1]
                         net (fo=2, routed)           0.654    24.193    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_147_n_6
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.334    24.527 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138/O
                         net (fo=2, routed)           0.872    25.399    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_138_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.332    25.731 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141/O
                         net (fo=1, routed)           0.000    25.731    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_141_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.129 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.129    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.243 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.243    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.357 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.357    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.471 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.471    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.805 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45/O[1]
                         net (fo=4, routed)           0.645    27.449    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_6
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.303    27.752 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120/O
                         net (fo=1, routed)           0.000    27.752    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_120_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.284 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60/CO[3]
                         net (fo=1, routed)           0.001    28.285    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_60_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.556 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_26/CO[0]
                         net (fo=17, routed)          0.901    29.457    u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.373    29.830 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_32/O
                         net (fo=1, routed)           0.000    29.830    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[16]_i_39_0[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.206 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.206    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.323    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.440    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_1_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.763 f  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_1/O[1]
                         net (fo=18, routed)          0.833    31.597    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[8]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.306    31.903 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_12/O
                         net (fo=1, routed)           0.000    31.903    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.473 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5]_i_5/CO[2]
                         net (fo=19, routed)          0.897    33.370    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_21_0[1]
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.313    33.683 f  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3/O
                         net (fo=9, routed)           0.703    34.385    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124    34.509 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_6_comp/O
                         net (fo=1, routed)           0.000    34.509    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/sigmoid_out_times_2[6]
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.933 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.578    35.512    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[7]
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.303    35.815 r  u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[7]_i_1/O
                         net (fo=1, routed)           0.000    35.815    u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst_n_12
    SLICE_X42Y56         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.515    14.938    u_gru/gen_parallel_elements[0].new_elem/clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[7]/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.061    15.063    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.081    15.144    u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[7]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -35.815    
  -------------------------------------------------------------------
                         slack                                -20.670    

Slack (VIOLATED) :        -20.653ns  (required time - arrival time)
  Source:                 x_t_reg[39][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gru/gen_parallel_elements[0].reset_elem/r_t_n_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        30.284ns  (logic 12.888ns (42.557%)  route 17.396ns (57.443%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.850     5.453    clk_IBUF_BUFG
    SLICE_X79Y151        FDCE                                         r  x_t_reg[39][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDCE (Prop_fdce_C_Q)         0.456     5.909 r  x_t_reg[39][5]/Q
                         net (fo=3, routed)           1.992     7.900    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[39].mult_x_inst/full_product_1[5]
    DSP48_X2Y76          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.656    11.556 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[39].mult_x_inst/full_product/P[9]
                         net (fo=2, routed)           1.651    13.208    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___58_i_174[2]
    SLICE_X59Y187        LUT3 (Prop_lut3_I1_O)        0.153    13.361 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___75_i_485/O
                         net (fo=2, routed)           0.593    13.954    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___75_i_485_n_0
    SLICE_X59Y187        LUT4 (Prop_lut4_I3_O)        0.327    14.281 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___75_i_488/O
                         net (fo=1, routed)           0.000    14.281    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___75_i_488_n_0
    SLICE_X59Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.682 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___75_i_263/CO[3]
                         net (fo=1, routed)           0.000    14.682    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___75_i_263_n_0
    SLICE_X59Y188        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.995 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[38].mult_x_inst/i___75_i_245/O[3]
                         net (fo=2, routed)           0.889    15.884    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_85_0[3]
    SLICE_X58Y188        LUT3 (Prop_lut3_I1_O)        0.331    16.215 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_118/O
                         net (fo=2, routed)           0.816    17.031    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_118_n_0
    SLICE_X58Y189        LUT4 (Prop_lut4_I3_O)        0.355    17.386 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_122/O
                         net (fo=1, routed)           0.000    17.386    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_122_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.930 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_76/O[2]
                         net (fo=2, routed)           1.836    19.765    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_76_n_5
    SLICE_X48Y165        LUT3 (Prop_lut3_I0_O)        0.331    20.096 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_57/O
                         net (fo=2, routed)           0.690    20.786    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_57_n_0
    SLICE_X48Y165        LUT4 (Prop_lut4_I3_O)        0.327    21.113 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_61/O
                         net (fo=1, routed)           0.000    21.113    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_61_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.514 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.514    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_23_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.737 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[35].mult_x_inst/i___75_i_20/O[0]
                         net (fo=2, routed)           2.137    23.874    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[11].mult_x_inst/i___75_i_2_0[0]
    SLICE_X48Y119        LUT3 (Prop_lut3_I1_O)        0.325    24.199 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[11].mult_x_inst/i___75_i_13/O
                         net (fo=2, routed)           0.863    25.062    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[11].mult_x_inst/i___75_i_13_n_0
    SLICE_X48Y119        LUT4 (Prop_lut4_I3_O)        0.326    25.388 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[11].mult_x_inst/i___75_i_17/O
                         net (fo=1, routed)           0.000    25.388    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[11].mult_x_inst/i___75_i_17_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.938 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[11].mult_x_inst/i___75_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.938    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___77[0]
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.251 f  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___75_i_1/O[3]
                         net (fo=4, routed)           0.992    27.242    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst_n_21
    SLICE_X41Y113        LUT2 (Prop_lut2_I1_O)        0.306    27.548 r  u_gru/gen_parallel_elements[0].reset_elem/i___76/O
                         net (fo=1, routed)           0.000    27.548    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_39_0[1]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.098 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.098    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_47_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.369 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_39/CO[0]
                         net (fo=33, routed)          1.206    29.575    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/acc_x_sat10_in
    SLICE_X44Y102        LUT3 (Prop_lut3_I0_O)        0.373    29.948 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_21/O
                         net (fo=1, routed)           0.471    30.419    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/acc_x_sat[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.945 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.945    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.059 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.059    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_5_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.173 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___49_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.173    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___49_i_1_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.395 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___45_i_1/O[0]
                         net (fo=14, routed)          0.981    32.375    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/pre_act[12]
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.299    32.674 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/i___0_i_16/O
                         net (fo=1, routed)           0.000    32.674    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst_n_52
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.207 f  u_gru/gen_parallel_elements[0].reset_elem/i___0_i_3/CO[3]
                         net (fo=31, routed)          1.615    34.822    u_gru/gen_parallel_elements[0].reset_elem/sigmoid_inst/y1
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124    34.946 r  u_gru/gen_parallel_elements[0].reset_elem/i___5/O
                         net (fo=1, routed)           0.667    35.613    u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/r_t_n_reg[5]
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.124    35.737 r  u_gru/gen_parallel_elements[0].reset_elem/gen_mult_x[10].mult_x_inst/r_t_n[5]_i_1/O
                         net (fo=1, routed)           0.000    35.737    u_gru/gen_parallel_elements[0].reset_elem/sigmoid_out[5]
    SLICE_X36Y100        FDCE                                         r  u_gru/gen_parallel_elements[0].reset_elem/r_t_n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.504    14.926    u_gru/gen_parallel_elements[0].reset_elem/clk_IBUF_BUFG
    SLICE_X36Y100        FDCE                                         r  u_gru/gen_parallel_elements[0].reset_elem/r_t_n_reg[5]/C
                         clock pessimism              0.188    15.114    
                         clock uncertainty           -0.061    15.053    
    SLICE_X36Y100        FDCE (Setup_fdce_C_D)        0.031    15.084    u_gru/gen_parallel_elements[0].reset_elem/r_t_n_reg[5]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -35.737    
  -------------------------------------------------------------------
                         slack                                -20.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 sample_buf_reg[29][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_t_reg[29][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.697%)  route 0.205ns (59.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.571     1.490    clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  sample_buf_reg[29][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  sample_buf_reg[29][2]/Q
                         net (fo=1, routed)           0.205     1.837    sample_buf_reg_n_0_[29][2]
    SLICE_X35Y100        FDCE                                         r  x_t_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.836     2.001    clk_IBUF_BUFG
    SLICE_X35Y100        FDCE                                         r  x_t_reg[29][2]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.066     1.821    x_t_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sample_buf_reg[25][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_t_reg[25][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.299%)  route 0.309ns (68.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.597     1.516    clk_IBUF_BUFG
    SLICE_X77Y55         FDCE                                         r  sample_buf_reg[25][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y55         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  sample_buf_reg[25][10]/Q
                         net (fo=1, routed)           0.309     1.967    sample_buf_reg_n_0_[25][10]
    SLICE_X79Y47         FDCE                                         r  x_t_reg[25][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.932     2.097    clk_IBUF_BUFG
    SLICE_X79Y47         FDCE                                         r  x_t_reg[25][10]/C
                         clock pessimism             -0.250     1.846    
    SLICE_X79Y47         FDCE (Hold_fdce_C_D)         0.070     1.916    x_t_reg[25][10]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_gru/h_t_reg[4][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_stored_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.971%)  route 0.251ns (64.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.629     1.549    u_gru/clk_IBUF_BUFG
    SLICE_X52Y42         FDCE                                         r  u_gru/h_t_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  u_gru/h_t_reg[4][12]/Q
                         net (fo=2, routed)           0.251     1.941    h_t[4][12]
    SLICE_X49Y44         FDCE                                         r  h_stored_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.907     2.072    clk_IBUF_BUFG
    SLICE_X49Y44         FDCE                                         r  h_stored_reg[4][12]/C
                         clock pessimism             -0.254     1.818    
    SLICE_X49Y44         FDCE (Hold_fdce_C_D)         0.070     1.888    h_stored_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_gru/h_t_reg[4][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_stored_reg[4][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.904%)  route 0.241ns (63.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.629     1.549    u_gru/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  u_gru/h_t_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  u_gru/h_t_reg[4][14]/Q
                         net (fo=2, routed)           0.241     1.931    h_t[4][14]
    SLICE_X50Y42         FDCE                                         r  h_stored_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.904     2.069    clk_IBUF_BUFG
    SLICE_X50Y42         FDCE                                         r  h_stored_reg[4][14]/C
                         clock pessimism             -0.254     1.815    
    SLICE_X50Y42         FDCE (Hold_fdce_C_D)         0.059     1.874    h_stored_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_gru/h_t_reg[3][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_stored_reg[3][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.995%)  route 0.251ns (64.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.623     1.543    u_gru/clk_IBUF_BUFG
    SLICE_X52Y31         FDCE                                         r  u_gru/h_t_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.141     1.684 r  u_gru/h_t_reg[3][8]/Q
                         net (fo=2, routed)           0.251     1.935    h_t[3][8]
    SLICE_X46Y32         FDCE                                         r  h_stored_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.899     2.064    clk_IBUF_BUFG
    SLICE_X46Y32         FDCE                                         r  h_stored_reg[3][8]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X46Y32         FDCE (Hold_fdce_C_D)         0.063     1.873    h_stored_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sample_buf_reg[25][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_t_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.299%)  route 0.309ns (68.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.597     1.516    clk_IBUF_BUFG
    SLICE_X77Y55         FDCE                                         r  sample_buf_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y55         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  sample_buf_reg[25][0]/Q
                         net (fo=1, routed)           0.309     1.967    sample_buf_reg_n_0_[25][0]
    SLICE_X78Y47         FDCE                                         r  x_t_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.932     2.097    clk_IBUF_BUFG
    SLICE_X78Y47         FDCE                                         r  x_t_reg[25][0]/C
                         clock pessimism             -0.250     1.846    
    SLICE_X78Y47         FDCE (Hold_fdce_C_D)         0.052     1.898    x_t_reg[25][0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_gru/h_t_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_stored_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.815%)  route 0.238ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.626     1.546    u_gru/clk_IBUF_BUFG
    SLICE_X54Y34         FDCE                                         r  u_gru/h_t_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164     1.710 r  u_gru/h_t_reg[1][6]/Q
                         net (fo=2, routed)           0.238     1.948    h_t[1][6]
    SLICE_X51Y32         FDCE                                         r  h_stored_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.897     2.062    clk_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  h_stored_reg[1][6]/C
                         clock pessimism             -0.254     1.808    
    SLICE_X51Y32         FDCE (Hold_fdce_C_D)         0.070     1.878    h_stored_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 h_stored_reg[15][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_t_prev_reg[15][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.418%)  route 0.232ns (58.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.620     1.540    clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  h_stored_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  h_stored_reg[15][2]/Q
                         net (fo=1, routed)           0.232     1.936    h_stored_reg[15][2]
    SLICE_X56Y26         FDCE                                         r  h_t_prev_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.890     2.055    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  h_t_prev_reg[15][2]/C
                         clock pessimism             -0.254     1.801    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.059     1.860    h_t_prev_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_gru/h_t_reg[7][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_stored_reg[7][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.820%)  route 0.220ns (63.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.629     1.549    u_gru/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  u_gru/h_t_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.128     1.677 r  u_gru/h_t_reg[7][12]/Q
                         net (fo=2, routed)           0.220     1.897    h_t[7][12]
    SLICE_X46Y40         FDCE                                         r  h_stored_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.906     2.071    clk_IBUF_BUFG
    SLICE_X46Y40         FDCE                                         r  h_stored_reg[7][12]/C
                         clock pessimism             -0.254     1.817    
    SLICE_X46Y40         FDCE (Hold_fdce_C_D)         0.000     1.817    h_stored_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_gru/h_t_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_stored_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.511%)  route 0.256ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.626     1.546    u_gru/clk_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  u_gru/h_t_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_gru/h_t_reg[2][6]/Q
                         net (fo=2, routed)           0.256     1.943    h_t[2][6]
    SLICE_X44Y37         FDCE                                         r  h_stored_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.905     2.070    clk_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  h_stored_reg[2][6]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.047     1.863    h_stored_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45    FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45    FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47    gru_start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y33    h_stored_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y33    h_stored_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37    h_stored_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y40    h_stored_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40    h_stored_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37    h_stored_reg[0][14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    gru_start_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    gru_start_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45    FSM_sequential_fsm_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    gru_start_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    gru_start_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33    h_stored_reg[0][10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          4161 Endpoints
Min Delay          4161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[15][13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.534ns  (logic 1.631ns (7.239%)  route 20.903ns (92.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.748    22.534    u_gru/rst_n
    SLICE_X12Y50         FDCE                                         f  u_gru/z_t_storage_reg[15][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.525     4.948    u_gru/clk_IBUF_BUFG
    SLICE_X12Y50         FDCE                                         r  u_gru/z_t_storage_reg[15][13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[9][10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.534ns  (logic 1.631ns (7.239%)  route 20.903ns (92.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.748    22.534    u_gru/rst_n
    SLICE_X13Y50         FDCE                                         f  u_gru/z_t_storage_reg[9][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.525     4.948    u_gru/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  u_gru/z_t_storage_reg[9][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[9][13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.534ns  (logic 1.631ns (7.239%)  route 20.903ns (92.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.748    22.534    u_gru/rst_n
    SLICE_X13Y50         FDCE                                         f  u_gru/z_t_storage_reg[9][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.525     4.948    u_gru/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  u_gru/z_t_storage_reg[9][13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[13][10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.393ns  (logic 1.631ns (7.285%)  route 20.761ns (92.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.606    22.393    u_gru/rst_n
    SLICE_X15Y48         FDCE                                         f  u_gru/z_t_storage_reg[13][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.693     5.115    u_gru/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  u_gru/z_t_storage_reg[13][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[13][14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.393ns  (logic 1.631ns (7.285%)  route 20.761ns (92.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.606    22.393    u_gru/rst_n
    SLICE_X15Y48         FDCE                                         f  u_gru/z_t_storage_reg[13][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.693     5.115    u_gru/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  u_gru/z_t_storage_reg[13][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[13][15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.393ns  (logic 1.631ns (7.285%)  route 20.761ns (92.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.606    22.393    u_gru/rst_n
    SLICE_X15Y48         FDCE                                         f  u_gru/z_t_storage_reg[13][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.693     5.115    u_gru/clk_IBUF_BUFG
    SLICE_X15Y48         FDCE                                         r  u_gru/z_t_storage_reg[13][15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[15][10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.393ns  (logic 1.631ns (7.285%)  route 20.761ns (92.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.606    22.393    u_gru/rst_n
    SLICE_X14Y48         FDCE                                         f  u_gru/z_t_storage_reg[15][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.693     5.115    u_gru/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  u_gru/z_t_storage_reg[15][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[15][14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.393ns  (logic 1.631ns (7.285%)  route 20.761ns (92.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.606    22.393    u_gru/rst_n
    SLICE_X14Y48         FDCE                                         f  u_gru/z_t_storage_reg[15][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.693     5.115    u_gru/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  u_gru/z_t_storage_reg[15][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/n_t_storage_reg[3][6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.290ns  (logic 1.631ns (7.318%)  route 20.659ns (92.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.504    22.290    u_gru/rst_n
    SLICE_X15Y40         FDCE                                         f  u_gru/n_t_storage_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.690     5.112    u_gru/clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  u_gru/n_t_storage_reg[3][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_gru/z_t_storage_reg[12][5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.247ns  (logic 1.631ns (7.332%)  route 20.616ns (92.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          2.155     3.663    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)       18.460    22.247    u_gru/rst_n
    SLICE_X15Y47         FDCE                                         f  u_gru/z_t_storage_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        1.693     5.115    u_gru/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  u_gru/z_t_storage_reg[12][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            x_t_reg[12][11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.320ns (22.326%)  route 1.113ns (77.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.173     1.432    u_gru_n_0
    SLICE_X70Y110        FDCE                                         f  x_t_reg[12][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.832     1.997    clk_IBUF_BUFG
    SLICE_X70Y110        FDCE                                         r  x_t_reg[12][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            x_t_reg[12][7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.320ns (22.326%)  route 1.113ns (77.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.173     1.432    u_gru_n_0
    SLICE_X70Y110        FDCE                                         f  x_t_reg[12][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.832     1.997    clk_IBUF_BUFG
    SLICE_X70Y110        FDCE                                         r  x_t_reg[12][7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sample_buf_reg[12][11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.320ns (21.795%)  route 1.147ns (78.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.208     1.467    u_gru_n_0
    SLICE_X69Y110        FDCE                                         f  sample_buf_reg[12][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.832     1.997    clk_IBUF_BUFG
    SLICE_X69Y110        FDCE                                         r  sample_buf_reg[12][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sample_buf_reg[12][7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.320ns (21.795%)  route 1.147ns (78.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.208     1.467    u_gru_n_0
    SLICE_X69Y110        FDCE                                         f  sample_buf_reg[12][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.832     1.997    clk_IBUF_BUFG
    SLICE_X69Y110        FDCE                                         r  sample_buf_reg[12][7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sample_buf_reg[12][8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.320ns (20.685%)  route 1.226ns (79.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.287     1.546    u_gru_n_0
    SLICE_X69Y112        FDCE                                         f  sample_buf_reg[12][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.830     1.995    clk_IBUF_BUFG
    SLICE_X69Y112        FDCE                                         r  sample_buf_reg[12][8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            x_t_reg[12][8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.320ns (20.627%)  route 1.231ns (79.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.291     1.550    u_gru_n_0
    SLICE_X68Y112        FDCE                                         f  x_t_reg[12][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.830     1.995    clk_IBUF_BUFG
    SLICE_X68Y112        FDCE                                         r  x_t_reg[12][8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sample_buf_reg[12][10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.320ns (19.125%)  route 1.352ns (80.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.413     1.672    u_gru_n_0
    SLICE_X73Y112        FDCE                                         f  sample_buf_reg[12][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.857     2.022    clk_IBUF_BUFG
    SLICE_X73Y112        FDCE                                         r  sample_buf_reg[12][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sample_buf_reg[12][12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.320ns (19.125%)  route 1.352ns (80.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.413     1.672    u_gru_n_0
    SLICE_X73Y112        FDCE                                         f  sample_buf_reg[12][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.857     2.022    clk_IBUF_BUFG
    SLICE_X73Y112        FDCE                                         r  sample_buf_reg[12][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sample_buf_reg[12][13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.320ns (19.125%)  route 1.352ns (80.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.413     1.672    u_gru_n_0
    SLICE_X73Y112        FDCE                                         f  sample_buf_reg[12][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.857     2.022    clk_IBUF_BUFG
    SLICE_X73Y112        FDCE                                         r  sample_buf_reg[12][13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            x_t_reg[1][12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.320ns (18.573%)  route 1.402ns (81.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=93, routed)          0.939     1.214    u_gru/gen_parallel_elements[0].reset_elem/rst_n_IBUF
    SLICE_X68Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_gru/gen_parallel_elements[0].reset_elem/r_t_n[16]_i_2/O
                         net (fo=4113, routed)        0.463     1.722    u_gru_n_0
    SLICE_X60Y112        FDCE                                         f  x_t_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4113, routed)        0.827     1.992    clk_IBUF_BUFG
    SLICE_X60Y112        FDCE                                         r  x_t_reg[1][12]/C





