`timescale 1ns/1ns
`define CLK_PERIOD 20

module mb_rtu_tx_tb();

reg clk;
reg rst_n;

reg tx_en_pulse;
reg [15:0]mb_addr;
reg [15:0]mb_num;
reg [7:0]fun;

module mb_rtu_tx(
	input clk,
	input rst_n,
	
	input       tx_en_pulse,
	input [15:0]mb_addr,
	input [15:0]mb_num,
	input [7:0] fun,
	
	output         payload_req_o,
	
	output     reg tx_done,
	output     reg mb_txen,
	output reg[7:0]mb_txd
);