// Seed: 2994827882
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output reg id_4,
    output logic id_5
);
  assign id_0 = 1;
  initial begin
    id_4 = id_3;
    id_4 <= 1'b0;
  end
endmodule
