#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* RTC_PPS_TimerUDB */
#define RTC_PPS_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define RTC_PPS_TimerUDB_rstSts_stsreg__0__POS 0
#define RTC_PPS_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define RTC_PPS_TimerUDB_rstSts_stsreg__2__POS 2
#define RTC_PPS_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define RTC_PPS_TimerUDB_rstSts_stsreg__3__POS 3
#define RTC_PPS_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define RTC_PPS_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define RTC_PPS_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define RTC_PPS_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_UDB_W8_A00
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_UDB_W8_A10
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_UDB_W8_D00
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_UDB_W8_D10
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_UDB_W8_F00
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_UDB_W8_F10
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define RTC_PPS_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A01
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A11
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D01
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D11
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F01
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F11
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A1
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_UDB_W8_A01
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_UDB_W8_A11
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D1
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_UDB_W8_D01
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_UDB_W8_D11
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F1
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_UDB_W8_F01
#define RTC_PPS_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_UDB_W8_F11
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_UDB_W16_A02
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_UDB_W16_A12
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_UDB_W16_D02
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_UDB_W16_D12
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_UDB_W16_F02
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_UDB_W16_F12
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_UDB_CAT16_A2
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_UDB_W8_A02
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_UDB_W8_A12
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_UDB_CAT16_D2
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_UDB_W8_D02
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_UDB_W8_D12
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_UDB_CAT16_F2
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_UDB_W8_F02
#define RTC_PPS_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_UDB_W8_F12
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_UDB_CAT16_A3
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_UDB_W8_A03
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_UDB_W8_A13
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_UDB_CAT16_D3
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_UDB_W8_D03
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_UDB_W8_D13
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_UDB_CAT16_F3
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_UDB_W8_F03
#define RTC_PPS_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_UDB_W8_F13

/* I2CM_SCB */
#define I2CM_SCB__CTRL CYREG_SCB1_CTRL
#define I2CM_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define I2CM_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define I2CM_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define I2CM_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define I2CM_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define I2CM_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define I2CM_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define I2CM_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define I2CM_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define I2CM_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define I2CM_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define I2CM_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define I2CM_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define I2CM_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define I2CM_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define I2CM_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define I2CM_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define I2CM_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define I2CM_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define I2CM_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define I2CM_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define I2CM_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define I2CM_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define I2CM_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define I2CM_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define I2CM_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define I2CM_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define I2CM_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define I2CM_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define I2CM_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define I2CM_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define I2CM_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define I2CM_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define I2CM_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define I2CM_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define I2CM_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define I2CM_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define I2CM_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define I2CM_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define I2CM_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define I2CM_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define I2CM_SCB__INTR_M CYREG_SCB1_INTR_M
#define I2CM_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define I2CM_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define I2CM_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define I2CM_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define I2CM_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define I2CM_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define I2CM_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define I2CM_SCB__INTR_S CYREG_SCB1_INTR_S
#define I2CM_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define I2CM_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define I2CM_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define I2CM_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define I2CM_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define I2CM_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define I2CM_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define I2CM_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define I2CM_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define I2CM_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define I2CM_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define I2CM_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define I2CM_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define I2CM_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define I2CM_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define I2CM_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define I2CM_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define I2CM_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define I2CM_SCB__SS0_POSISTION 0u
#define I2CM_SCB__SS1_POSISTION 1u
#define I2CM_SCB__SS2_POSISTION 2u
#define I2CM_SCB__SS3_POSISTION 3u
#define I2CM_SCB__STATUS CYREG_SCB1_STATUS
#define I2CM_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define I2CM_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define I2CM_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define I2CM_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define I2CM_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define I2CM_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define I2CM_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define I2CM_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define I2CM_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* I2CM_SCB_IRQ */
#define I2CM_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2CM_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2CM_SCB_IRQ__INTC_MASK 0x400u
#define I2CM_SCB_IRQ__INTC_NUMBER 10u
#define I2CM_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2CM_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2CM_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2CM_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2CM_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2CM_SCBCLK */
#define I2CM_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2CM_SCBCLK__DIV_ID 0x00000040u
#define I2CM_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define I2CM_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2CM_scl */
#define I2CM_scl__0__DR CYREG_GPIO_PRT3_DR
#define I2CM_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2CM_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2CM_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2CM_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2CM_scl__0__HSIOM_MASK 0x00F00000u
#define I2CM_scl__0__HSIOM_SHIFT 20u
#define I2CM_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define I2CM_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2CM_scl__0__MASK 0x20u
#define I2CM_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_scl__0__PC CYREG_GPIO_PRT3_PC
#define I2CM_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2CM_scl__0__PORT 3u
#define I2CM_scl__0__PS CYREG_GPIO_PRT3_PS
#define I2CM_scl__0__SHIFT 5
#define I2CM_scl__DR CYREG_GPIO_PRT3_DR
#define I2CM_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2CM_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2CM_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2CM_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_scl__INTR CYREG_GPIO_PRT3_INTR
#define I2CM_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2CM_scl__MASK 0x20u
#define I2CM_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_scl__PC CYREG_GPIO_PRT3_PC
#define I2CM_scl__PC2 CYREG_GPIO_PRT3_PC2
#define I2CM_scl__PORT 3u
#define I2CM_scl__PS CYREG_GPIO_PRT3_PS
#define I2CM_scl__SHIFT 5

/* I2CM_sda */
#define I2CM_sda__0__DR CYREG_GPIO_PRT3_DR
#define I2CM_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2CM_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2CM_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2CM_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2CM_sda__0__HSIOM_MASK 0x000F0000u
#define I2CM_sda__0__HSIOM_SHIFT 16u
#define I2CM_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define I2CM_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2CM_sda__0__MASK 0x10u
#define I2CM_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_sda__0__PC CYREG_GPIO_PRT3_PC
#define I2CM_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2CM_sda__0__PORT 3u
#define I2CM_sda__0__PS CYREG_GPIO_PRT3_PS
#define I2CM_sda__0__SHIFT 4
#define I2CM_sda__DR CYREG_GPIO_PRT3_DR
#define I2CM_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2CM_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2CM_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2CM_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_sda__INTR CYREG_GPIO_PRT3_INTR
#define I2CM_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2CM_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2CM_sda__MASK 0x10u
#define I2CM_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_sda__PC CYREG_GPIO_PRT3_PC
#define I2CM_sda__PC2 CYREG_GPIO_PRT3_PC2
#define I2CM_sda__PORT 3u
#define I2CM_sda__PS CYREG_GPIO_PRT3_PS
#define I2CM_sda__SHIFT 4

/* TH_AH */
#define TH_AH__0__DR CYREG_GPIO_PRT2_DR
#define TH_AH__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TH_AH__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TH_AH__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TH_AH__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define TH_AH__0__HSIOM_MASK 0x00F00000u
#define TH_AH__0__HSIOM_SHIFT 20u
#define TH_AH__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AH__0__INTR CYREG_GPIO_PRT2_INTR
#define TH_AH__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AH__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define TH_AH__0__MASK 0x20u
#define TH_AH__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TH_AH__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TH_AH__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TH_AH__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TH_AH__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TH_AH__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TH_AH__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TH_AH__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TH_AH__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TH_AH__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TH_AH__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TH_AH__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TH_AH__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TH_AH__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TH_AH__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TH_AH__0__PC CYREG_GPIO_PRT2_PC
#define TH_AH__0__PC2 CYREG_GPIO_PRT2_PC2
#define TH_AH__0__PORT 2u
#define TH_AH__0__PS CYREG_GPIO_PRT2_PS
#define TH_AH__0__SHIFT 5
#define TH_AH__DR CYREG_GPIO_PRT2_DR
#define TH_AH__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TH_AH__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TH_AH__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TH_AH__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AH__INTR CYREG_GPIO_PRT2_INTR
#define TH_AH__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AH__INTSTAT CYREG_GPIO_PRT2_INTR
#define TH_AH__MASK 0x20u
#define TH_AH__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TH_AH__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TH_AH__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TH_AH__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TH_AH__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TH_AH__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TH_AH__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TH_AH__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TH_AH__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TH_AH__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TH_AH__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TH_AH__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TH_AH__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TH_AH__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TH_AH__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TH_AH__PC CYREG_GPIO_PRT2_PC
#define TH_AH__PC2 CYREG_GPIO_PRT2_PC2
#define TH_AH__PORT 2u
#define TH_AH__PS CYREG_GPIO_PRT2_PS
#define TH_AH__SHIFT 5

/* TH_AL */
#define TH_AL__0__DR CYREG_GPIO_PRT2_DR
#define TH_AL__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TH_AL__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TH_AL__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TH_AL__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define TH_AL__0__HSIOM_MASK 0x000F0000u
#define TH_AL__0__HSIOM_SHIFT 16u
#define TH_AL__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AL__0__INTR CYREG_GPIO_PRT2_INTR
#define TH_AL__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AL__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define TH_AL__0__MASK 0x10u
#define TH_AL__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TH_AL__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TH_AL__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TH_AL__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TH_AL__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TH_AL__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TH_AL__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TH_AL__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TH_AL__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TH_AL__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TH_AL__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TH_AL__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TH_AL__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TH_AL__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TH_AL__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TH_AL__0__PC CYREG_GPIO_PRT2_PC
#define TH_AL__0__PC2 CYREG_GPIO_PRT2_PC2
#define TH_AL__0__PORT 2u
#define TH_AL__0__PS CYREG_GPIO_PRT2_PS
#define TH_AL__0__SHIFT 4
#define TH_AL__DR CYREG_GPIO_PRT2_DR
#define TH_AL__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TH_AL__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TH_AL__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TH_AL__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AL__INTR CYREG_GPIO_PRT2_INTR
#define TH_AL__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TH_AL__INTSTAT CYREG_GPIO_PRT2_INTR
#define TH_AL__MASK 0x10u
#define TH_AL__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TH_AL__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TH_AL__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TH_AL__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TH_AL__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TH_AL__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TH_AL__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TH_AL__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TH_AL__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TH_AL__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TH_AL__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TH_AL__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TH_AL__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TH_AL__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TH_AL__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TH_AL__PC CYREG_GPIO_PRT2_PC
#define TH_AL__PC2 CYREG_GPIO_PRT2_PC2
#define TH_AL__PORT 2u
#define TH_AL__PS CYREG_GPIO_PRT2_PS
#define TH_AL__SHIFT 4

/* PPS_ISR */
#define PPS_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PPS_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PPS_ISR__INTC_MASK 0x02u
#define PPS_ISR__INTC_NUMBER 1u
#define PPS_ISR__INTC_PRIOR_MASK 0xC000u
#define PPS_ISR__INTC_PRIOR_NUM 3u
#define PPS_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define PPS_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define PPS_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* RED_LED */
#define RED_LED__0__DR CYREG_GPIO_PRT2_DR
#define RED_LED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED_LED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED_LED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED_LED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RED_LED__0__HSIOM_MASK 0x0F000000u
#define RED_LED__0__HSIOM_SHIFT 24u
#define RED_LED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED_LED__0__INTR CYREG_GPIO_PRT2_INTR
#define RED_LED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED_LED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED_LED__0__MASK 0x40u
#define RED_LED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED_LED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED_LED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED_LED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED_LED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED_LED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED_LED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED_LED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED_LED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED_LED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED_LED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED_LED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED_LED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED_LED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED_LED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED_LED__0__PC CYREG_GPIO_PRT2_PC
#define RED_LED__0__PC2 CYREG_GPIO_PRT2_PC2
#define RED_LED__0__PORT 2u
#define RED_LED__0__PS CYREG_GPIO_PRT2_PS
#define RED_LED__0__SHIFT 6
#define RED_LED__DR CYREG_GPIO_PRT2_DR
#define RED_LED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED_LED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED_LED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED_LED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED_LED__INTR CYREG_GPIO_PRT2_INTR
#define RED_LED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED_LED__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED_LED__MASK 0x40u
#define RED_LED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED_LED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED_LED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED_LED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED_LED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED_LED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED_LED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED_LED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED_LED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED_LED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED_LED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED_LED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED_LED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED_LED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED_LED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED_LED__PC CYREG_GPIO_PRT2_PC
#define RED_LED__PC2 CYREG_GPIO_PRT2_PC2
#define RED_LED__PORT 2u
#define RED_LED__PS CYREG_GPIO_PRT2_PS
#define RED_LED__SHIFT 6

/* BLUE_LED */
#define BLUE_LED__0__DR CYREG_GPIO_PRT3_DR
#define BLUE_LED__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE_LED__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE_LED__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE_LED__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BLUE_LED__0__HSIOM_MASK 0xF0000000u
#define BLUE_LED__0__HSIOM_SHIFT 28u
#define BLUE_LED__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE_LED__0__INTR CYREG_GPIO_PRT3_INTR
#define BLUE_LED__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE_LED__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE_LED__0__MASK 0x80u
#define BLUE_LED__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE_LED__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE_LED__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE_LED__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE_LED__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE_LED__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE_LED__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE_LED__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE_LED__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE_LED__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE_LED__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE_LED__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE_LED__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE_LED__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE_LED__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE_LED__0__PC CYREG_GPIO_PRT3_PC
#define BLUE_LED__0__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE_LED__0__PORT 3u
#define BLUE_LED__0__PS CYREG_GPIO_PRT3_PS
#define BLUE_LED__0__SHIFT 7
#define BLUE_LED__DR CYREG_GPIO_PRT3_DR
#define BLUE_LED__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE_LED__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE_LED__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE_LED__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE_LED__INTR CYREG_GPIO_PRT3_INTR
#define BLUE_LED__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE_LED__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE_LED__MASK 0x80u
#define BLUE_LED__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE_LED__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE_LED__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE_LED__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE_LED__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE_LED__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE_LED__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE_LED__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE_LED__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE_LED__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE_LED__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE_LED__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE_LED__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE_LED__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE_LED__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE_LED__PC CYREG_GPIO_PRT3_PC
#define BLUE_LED__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE_LED__PORT 3u
#define BLUE_LED__PS CYREG_GPIO_PRT3_PS
#define BLUE_LED__SHIFT 7

/* GREEN_LED */
#define GREEN_LED__0__DR CYREG_GPIO_PRT3_DR
#define GREEN_LED__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN_LED__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN_LED__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN_LED__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GREEN_LED__0__HSIOM_MASK 0x0F000000u
#define GREEN_LED__0__HSIOM_SHIFT 24u
#define GREEN_LED__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN_LED__0__INTR CYREG_GPIO_PRT3_INTR
#define GREEN_LED__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN_LED__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN_LED__0__MASK 0x40u
#define GREEN_LED__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN_LED__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN_LED__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN_LED__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN_LED__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN_LED__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN_LED__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN_LED__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN_LED__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN_LED__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN_LED__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN_LED__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN_LED__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN_LED__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN_LED__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN_LED__0__PC CYREG_GPIO_PRT3_PC
#define GREEN_LED__0__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN_LED__0__PORT 3u
#define GREEN_LED__0__PS CYREG_GPIO_PRT3_PS
#define GREEN_LED__0__SHIFT 6
#define GREEN_LED__DR CYREG_GPIO_PRT3_DR
#define GREEN_LED__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN_LED__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN_LED__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN_LED__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN_LED__INTR CYREG_GPIO_PRT3_INTR
#define GREEN_LED__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN_LED__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN_LED__MASK 0x40u
#define GREEN_LED__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN_LED__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN_LED__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN_LED__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN_LED__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN_LED__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN_LED__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN_LED__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN_LED__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN_LED__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN_LED__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN_LED__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN_LED__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN_LED__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN_LED__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN_LED__PC CYREG_GPIO_PRT3_PC
#define GREEN_LED__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN_LED__PORT 3u
#define GREEN_LED__PS CYREG_GPIO_PRT3_PS
#define GREEN_LED__SHIFT 6

/* MAG_SW_IN */
#define MAG_SW_IN__0__DR CYREG_GPIO_PRT0_DR
#define MAG_SW_IN__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MAG_SW_IN__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MAG_SW_IN__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MAG_SW_IN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MAG_SW_IN__0__HSIOM_MASK 0x0000F000u
#define MAG_SW_IN__0__HSIOM_SHIFT 12u
#define MAG_SW_IN__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MAG_SW_IN__0__INTR CYREG_GPIO_PRT0_INTR
#define MAG_SW_IN__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MAG_SW_IN__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define MAG_SW_IN__0__MASK 0x08u
#define MAG_SW_IN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MAG_SW_IN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MAG_SW_IN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MAG_SW_IN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MAG_SW_IN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MAG_SW_IN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MAG_SW_IN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MAG_SW_IN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MAG_SW_IN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MAG_SW_IN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MAG_SW_IN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MAG_SW_IN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MAG_SW_IN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MAG_SW_IN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MAG_SW_IN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MAG_SW_IN__0__PC CYREG_GPIO_PRT0_PC
#define MAG_SW_IN__0__PC2 CYREG_GPIO_PRT0_PC2
#define MAG_SW_IN__0__PORT 0u
#define MAG_SW_IN__0__PS CYREG_GPIO_PRT0_PS
#define MAG_SW_IN__0__SHIFT 3
#define MAG_SW_IN__DR CYREG_GPIO_PRT0_DR
#define MAG_SW_IN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MAG_SW_IN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MAG_SW_IN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MAG_SW_IN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MAG_SW_IN__INTR CYREG_GPIO_PRT0_INTR
#define MAG_SW_IN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MAG_SW_IN__INTSTAT CYREG_GPIO_PRT0_INTR
#define MAG_SW_IN__MASK 0x08u
#define MAG_SW_IN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MAG_SW_IN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MAG_SW_IN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MAG_SW_IN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MAG_SW_IN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MAG_SW_IN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MAG_SW_IN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MAG_SW_IN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MAG_SW_IN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MAG_SW_IN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MAG_SW_IN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MAG_SW_IN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MAG_SW_IN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MAG_SW_IN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MAG_SW_IN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MAG_SW_IN__PC CYREG_GPIO_PRT0_PC
#define MAG_SW_IN__PC2 CYREG_GPIO_PRT0_PC2
#define MAG_SW_IN__PORT 0u
#define MAG_SW_IN__PS CYREG_GPIO_PRT0_PS
#define MAG_SW_IN__SHIFT 3

/* SHD_LED_1 */
#define SHD_LED_1__0__DR CYREG_GPIO_PRT2_DR
#define SHD_LED_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SHD_LED_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SHD_LED_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SHD_LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SHD_LED_1__0__HSIOM_MASK 0x0000000Fu
#define SHD_LED_1__0__HSIOM_SHIFT 0u
#define SHD_LED_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_1__0__INTR CYREG_GPIO_PRT2_INTR
#define SHD_LED_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SHD_LED_1__0__MASK 0x01u
#define SHD_LED_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SHD_LED_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SHD_LED_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SHD_LED_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SHD_LED_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SHD_LED_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SHD_LED_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SHD_LED_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SHD_LED_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SHD_LED_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SHD_LED_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SHD_LED_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SHD_LED_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SHD_LED_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SHD_LED_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SHD_LED_1__0__PC CYREG_GPIO_PRT2_PC
#define SHD_LED_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define SHD_LED_1__0__PORT 2u
#define SHD_LED_1__0__PS CYREG_GPIO_PRT2_PS
#define SHD_LED_1__0__SHIFT 0
#define SHD_LED_1__DR CYREG_GPIO_PRT2_DR
#define SHD_LED_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SHD_LED_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SHD_LED_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SHD_LED_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_1__INTR CYREG_GPIO_PRT2_INTR
#define SHD_LED_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define SHD_LED_1__MASK 0x01u
#define SHD_LED_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SHD_LED_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SHD_LED_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SHD_LED_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SHD_LED_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SHD_LED_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SHD_LED_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SHD_LED_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SHD_LED_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SHD_LED_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SHD_LED_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SHD_LED_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SHD_LED_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SHD_LED_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SHD_LED_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SHD_LED_1__PC CYREG_GPIO_PRT2_PC
#define SHD_LED_1__PC2 CYREG_GPIO_PRT2_PC2
#define SHD_LED_1__PORT 2u
#define SHD_LED_1__PS CYREG_GPIO_PRT2_PS
#define SHD_LED_1__SHIFT 0

/* SHD_LED_2 */
#define SHD_LED_2__0__DR CYREG_GPIO_PRT2_DR
#define SHD_LED_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SHD_LED_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SHD_LED_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SHD_LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SHD_LED_2__0__HSIOM_MASK 0x000000F0u
#define SHD_LED_2__0__HSIOM_SHIFT 4u
#define SHD_LED_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_2__0__INTR CYREG_GPIO_PRT2_INTR
#define SHD_LED_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SHD_LED_2__0__MASK 0x02u
#define SHD_LED_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SHD_LED_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SHD_LED_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SHD_LED_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SHD_LED_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SHD_LED_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SHD_LED_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SHD_LED_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SHD_LED_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SHD_LED_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SHD_LED_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SHD_LED_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SHD_LED_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SHD_LED_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SHD_LED_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SHD_LED_2__0__PC CYREG_GPIO_PRT2_PC
#define SHD_LED_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define SHD_LED_2__0__PORT 2u
#define SHD_LED_2__0__PS CYREG_GPIO_PRT2_PS
#define SHD_LED_2__0__SHIFT 1
#define SHD_LED_2__DR CYREG_GPIO_PRT2_DR
#define SHD_LED_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SHD_LED_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SHD_LED_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SHD_LED_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_2__INTR CYREG_GPIO_PRT2_INTR
#define SHD_LED_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SHD_LED_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define SHD_LED_2__MASK 0x02u
#define SHD_LED_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SHD_LED_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SHD_LED_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SHD_LED_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SHD_LED_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SHD_LED_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SHD_LED_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SHD_LED_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SHD_LED_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SHD_LED_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SHD_LED_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SHD_LED_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SHD_LED_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SHD_LED_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SHD_LED_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SHD_LED_2__PC CYREG_GPIO_PRT2_PC
#define SHD_LED_2__PC2 CYREG_GPIO_PRT2_PC2
#define SHD_LED_2__PORT 2u
#define SHD_LED_2__PS CYREG_GPIO_PRT2_PS
#define SHD_LED_2__SHIFT 1

/* SW_Tx_UART_1_tx */
#define SW_Tx_UART_1_tx__0__DR CYREG_GPIO_PRT1_DR
#define SW_Tx_UART_1_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW_Tx_UART_1_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW_Tx_UART_1_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW_Tx_UART_1_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SW_Tx_UART_1_tx__0__HSIOM_MASK 0x00F00000u
#define SW_Tx_UART_1_tx__0__HSIOM_SHIFT 20u
#define SW_Tx_UART_1_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_1_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_1_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_1_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_1_tx__0__MASK 0x20u
#define SW_Tx_UART_1_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW_Tx_UART_1_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW_Tx_UART_1_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW_Tx_UART_1_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW_Tx_UART_1_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW_Tx_UART_1_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW_Tx_UART_1_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW_Tx_UART_1_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW_Tx_UART_1_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW_Tx_UART_1_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW_Tx_UART_1_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW_Tx_UART_1_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW_Tx_UART_1_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW_Tx_UART_1_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW_Tx_UART_1_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW_Tx_UART_1_tx__0__PC CYREG_GPIO_PRT1_PC
#define SW_Tx_UART_1_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define SW_Tx_UART_1_tx__0__PORT 1u
#define SW_Tx_UART_1_tx__0__PS CYREG_GPIO_PRT1_PS
#define SW_Tx_UART_1_tx__0__SHIFT 5
#define SW_Tx_UART_1_tx__DR CYREG_GPIO_PRT1_DR
#define SW_Tx_UART_1_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW_Tx_UART_1_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW_Tx_UART_1_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW_Tx_UART_1_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_1_tx__INTR CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_1_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_1_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_1_tx__MASK 0x20u
#define SW_Tx_UART_1_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW_Tx_UART_1_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW_Tx_UART_1_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW_Tx_UART_1_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW_Tx_UART_1_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW_Tx_UART_1_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW_Tx_UART_1_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW_Tx_UART_1_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW_Tx_UART_1_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW_Tx_UART_1_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW_Tx_UART_1_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW_Tx_UART_1_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW_Tx_UART_1_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW_Tx_UART_1_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW_Tx_UART_1_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW_Tx_UART_1_tx__PC CYREG_GPIO_PRT1_PC
#define SW_Tx_UART_1_tx__PC2 CYREG_GPIO_PRT1_PC2
#define SW_Tx_UART_1_tx__PORT 1u
#define SW_Tx_UART_1_tx__PS CYREG_GPIO_PRT1_PS
#define SW_Tx_UART_1_tx__SHIFT 5

/* Miscellaneous */
#define CY_PROJECT_NAME "SenseAbility"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x1800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
