{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570048908741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570048908742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 23:41:48 2019 " "Processing started: Wed Oct 02 23:41:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570048908742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570048908742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comp2 -c comp2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off comp2 -c comp2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570048908742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570048909195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1570048909195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/projects/comp2/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048920768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570048920768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_vhd_tst-main_arch " "Found design unit 1: main_vhd_tst-main_arch" {  } { { "main_vhd_tst.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/main_vhd_tst.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921167 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_vhd_tst " "Found entity 1: main_vhd_tst" {  } { { "main_vhd_tst.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/main_vhd_tst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570048921167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-behavioral " "Found design unit 1: hex_display-behavioral" {  } { { "hex_display.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/hex_display.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921170 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/hex_display.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570048921170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_view_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_view_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_view_vhd_tst-display_view_arch " "Found design unit 1: display_view_vhd_tst-display_view_arch" {  } { { "display_view_vhd_tst.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/display_view_vhd_tst.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921173 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_view_vhd_tst " "Found entity 1: display_view_vhd_tst" {  } { { "display_view_vhd_tst.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/display_view_vhd_tst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570048921173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_view-display_view_arch " "Found design unit 1: display_view-display_view_arch" {  } { { "display_view.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/display_view.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921176 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_view " "Found entity 1: display_view" {  } { { "display_view.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/display_view.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570048921176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2_vhd_tst-comp2_arch " "Found design unit 1: comp2_vhd_tst-comp2_arch" {  } { { "comp2_vhd_tst.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/comp2_vhd_tst.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921179 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2_vhd_tst " "Found entity 1: comp2_vhd_tst" {  } { { "comp2_vhd_tst.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/comp2_vhd_tst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570048921179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-comp2_arch " "Found design unit 1: comp2-comp2_arch" {  } { { "comp2.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/comp2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921182 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.vhd" "" { Text "C:/intelFPGA_lite/projects/comp2/comp2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570048921182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570048921182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1570048921227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_view display_view:inst3 " "Elaborating entity \"display_view\" for hierarchy \"display_view:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/intelFPGA_lite/projects/comp2/main.bdf" { { 264 368 552 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570048921250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2 comp2:inst " "Elaborating entity \"comp2\" for hierarchy \"comp2:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/intelFPGA_lite/projects/comp2/main.bdf" { { 136 176 336 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570048921275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570048921470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 23:42:01 2019 " "Processing ended: Wed Oct 02 23:42:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570048921470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570048921470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570048921470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570048921470 ""}
