
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121440                       # Simulator instruction rate (inst/s)
host_mem_usage                              201502956                       # Number of bytes of host memory used
host_op_rate                                   142255                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47872.68                       # Real time elapsed on the host
host_tick_rate                               21239827                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5813660206                       # Number of instructions simulated
sim_ops                                    6810112775                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       878439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1756844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.663793                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       363742463                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    380230023                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1923173                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    564008842                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     13472941                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13808214                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       335273                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       768498612                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        83848761                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1408468818                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1388681627                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1921826                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          752736817                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     280068584                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     17746995                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     95408545                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3813660205                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4452627050                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2425883262                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.835466                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.701060                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1299613812     53.57%     53.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    246431043     10.16%     63.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    279526787     11.52%     75.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54876982      2.26%     77.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    166497007      6.86%     84.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     44640232      1.84%     86.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26828078      1.11%     87.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27400737      1.13%     88.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    280068584     11.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2425883262                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     82097299                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3816592740                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             795616067                       # Number of loads committed
system.switch_cpus.commit.membars            19718544                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2750036874     61.76%     61.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    221340526      4.97%     66.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     32785016      0.74%     67.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     21690631      0.49%     67.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      8925061      0.20%     68.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     29577908      0.66%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     35592234      0.80%     69.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4979522      0.11%     69.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     30874473      0.69%     70.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1971791      0.04%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    795616067     17.87%     88.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    519236947     11.66%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4452627050                       # Class of committed instruction
system.switch_cpus.commit.refs             1314853014                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         272486476                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3813660205                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4452627050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.639382                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.639382                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1450544442                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1375                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    363049315                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4567461608                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        254804762                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         594823235                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1981632                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5312                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     136231288                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           768498612                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         457122002                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            1977774063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        397081                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3941191791                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3965958                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.315167                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    458628232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    461064165                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.616311                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438385368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.882682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.943655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1551525818     63.63%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        136645643      5.60%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         53426635      2.19%     71.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         88920587      3.65%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         63185952      2.59%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         68254245      2.80%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        143601627      5.89%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         37781032      1.55%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        295043829     12.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438385368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2250702                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        759952597                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.855237                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1351604422                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          522540113                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        69695968                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     810724139                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     17809029                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        62022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    525024918                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4548015890                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     829064309                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3023202                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4523785430                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         630270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      34651483                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1981632                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      36701485                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        73567                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    219466613                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1712                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        87157                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     18999222                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     15108063                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5787971                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        87157                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1110794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1139908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4552635032                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4503135161                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581370                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2646766246                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.846768                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4503614594                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5401687260                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3197317278                       # number of integer regfile writes
system.switch_cpus.ipc                       1.564009                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.564009                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2774433021     61.29%     61.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    221373696      4.89%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     34769055      0.77%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     21691186      0.48%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      9396978      0.21%     67.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     30537612      0.67%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     35592246      0.79%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5960721      0.13%     69.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     38171913      0.84%     70.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1971791      0.04%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          121      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    829154516     18.32%     88.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    523755779     11.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4526808635                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            78434979                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017327                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9528663     12.15%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3924257      5.00%     17.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            57      0.00%     17.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2951292      3.76%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2299162      2.93%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       971350      1.24%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27730350     35.35%     60.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      31029845     39.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4285126179                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  10941516521                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4207915833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4257331061                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4530206860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4526808635                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     17809030                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     95388784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         6513                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        62035                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    189948427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438385368                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.856478                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.185918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1014314959     41.60%     41.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    389440883     15.97%     57.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    278006391     11.40%     68.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    185458115      7.61%     76.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    189383196      7.77%     84.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    163841621      6.72%     91.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    119701868      4.91%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     55878152      2.29%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     42360183      1.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438385368                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.856477                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      320117435                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    628927606                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    295219328                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    386160581                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     33962605                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     38245486                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    810724139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    525024918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5073294447                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      204537873                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       155861069                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4938022296                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       98197953                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        313304066                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      236838016                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      19270476                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    8101267669                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4555006612                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   5068604312                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         668493181                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       30317471                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1981632                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     422228459                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        130581928                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5402209301                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    876516952                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     26794420                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         756345219                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     17809040                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    437596952                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6693848700                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9108589373                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        360467825                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       228962243                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        43187                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11818337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           89                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23636674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             89                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             868515                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       274901                       # Transaction distribution
system.membus.trans_dist::CleanEvict           603508                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9920                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        868515                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1317883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1317396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2635279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2635279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     73797632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     73829376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    147627008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147627008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            878435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  878435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              878435                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2401122478                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2404535562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8318470794                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11725195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6972688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5724102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            93142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           93142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11725150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     35454876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35455011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2370058112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2370069632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          878498                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35187328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12696835                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058282                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12653559     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43276      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12696835                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21028476834                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24641138820                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     56231680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          56234368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     17563264                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       17563264                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       439310                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             439331                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       137213                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            137213                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     55302192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             55304836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      17272950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            17272950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      17272950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     55302192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            72577786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    274426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    878196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001145430974                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        15222                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        15222                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1711828                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            259363                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     439331                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    137213                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   878662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  274426                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   424                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            54921                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            54910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            51299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            46516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            48580                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            52275                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            55402                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            57719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            56647                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            56358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           56192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           60098                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           65763                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           55444                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           53750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           52364                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            17618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            15794                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14026                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            15854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            16646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            15906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            17910                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            17185                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            16486                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           16356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           18816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           22148                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           18796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           17658                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           16908                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.01                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 20576824670                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4391190000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            37043787170                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23429.67                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42179.67                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  440201                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 125769                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.12                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.83                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               878662                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              274426                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 426882                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 426865                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  12198                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  12198                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 14868                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 14907                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 15211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 15214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 15225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 15225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 15226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 15225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 15225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 15227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 15230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 15262                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 15371                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 15694                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 15583                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 15225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 15222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 15222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    45                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       586674                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.741301                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.308767                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    18.006500                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        28751      4.90%      4.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       554431     94.50%     99.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3391      0.58%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           78      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       586674                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        15222                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     57.694390                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    54.728431                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    18.646008                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             6      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          126      0.83%      0.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          634      4.17%      5.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1541     10.12%     15.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2409     15.83%     30.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2724     17.90%     48.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2414     15.86%     64.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2025     13.30%     78.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1371      9.01%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          898      5.90%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          493      3.24%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          302      1.98%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          144      0.95%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           74      0.49%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           32      0.21%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           17      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            9      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        15222                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        15222                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.027000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.020763                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.476909                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             316      2.08%      2.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              39      0.26%      2.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           14313     94.03%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              37      0.24%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             511      3.36%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        15222                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              56207232                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  27136                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               17562048                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               56234368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            17563264                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       55.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       17.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    55.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    17.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.57                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806449924                       # Total gap between requests
system.mem_ctrls0.avgGap                   1763623.33                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     56204544                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     17562048                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2643.568405500239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 55275504.748492568731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 17271754.177335809916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       878620                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       274426                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2241262                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  37041545908                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23370511110848                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     53363.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42158.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  85161431.90                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2180870160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1159156185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3260238240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         753522660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    204148763820                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    218539278240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      510307666905                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       501.872480                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 566016383082                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 416837648270                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2007989340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1067271645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3010381080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         678881880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    195209615130                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    226066782240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      508306758915                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       499.904646                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 585656514184                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 397197517168                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     56202368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          56205312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     17624064                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       17624064                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       439081                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             439104                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       137688                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            137688                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     55273365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             55276260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      17332745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            17332745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      17332745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     55273365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            72609005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    275376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    877728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001383136740                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        15274                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        15274                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1711431                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            260308                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     439104                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    137688                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   878208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  275376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            54370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            55413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            51022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            46350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            48874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            52589                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            55440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            57827                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            56864                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            55282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           56310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           60330                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           65418                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           56236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           53187                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           52262                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            17296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            16602                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            16030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13966                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            16316                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            17066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            16140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            17536                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            17396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            16096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           16538                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           18674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           21999                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           18952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           17474                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           17270                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 20543830033                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4388870000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            37002092533                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23404.46                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42154.46                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  439940                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 126324                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.12                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.87                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               878208                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              275376                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 426936                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 426922                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  11923                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  11919                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 14921                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 14954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 15261                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 15262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 15278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 15278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 15282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 15285                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 15280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 15281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 15292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 15314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 15428                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 15748                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 15625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 15280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 15276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 15274                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       586860                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.753795                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.313865                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    18.012529                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        28821      4.91%      4.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       554428     94.47%     99.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3507      0.60%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           88      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       586860                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        15274                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     57.466675                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    54.398005                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.934302                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             6      0.04%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          144      0.94%      0.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          697      4.56%      5.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1554     10.17%     15.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2450     16.04%     31.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2667     17.46%     49.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2523     16.52%     65.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1914     12.53%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1334      8.73%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          872      5.71%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          496      3.25%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          300      1.96%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          171      1.12%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           75      0.49%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           41      0.27%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           14      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            8      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        15274                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        15274                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.027432                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.021160                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.478265                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             321      2.10%      2.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              29      0.19%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           14368     94.07%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              34      0.22%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             515      3.37%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        15274                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              56177536                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  27776                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               17622464                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               56205312                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            17624064                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       55.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       17.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    55.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    17.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.57                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806428240                       # Total gap between requests
system.mem_ctrls1.avgGap                   1762865.00                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     56174592                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     17622464                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2895.336825071690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 55246047.843402706087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 17331171.524354673922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       878162                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       275376                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1930716                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  37000161817                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23440103477271                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41972.09                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42133.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  85120357.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2177343000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1157281455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3255047460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         753762780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    203267324940                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    219281446560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      510158043795                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       501.725330                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 567952556591                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 414901474761                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2012844540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1069852245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3012258900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         683569440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    194590790070                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    226588090080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      508223242875                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       499.822510                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 587012900063                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 395841131289                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     10939901                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10939902                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     10939901                       # number of overall hits
system.l2.overall_hits::total                10939902                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       878391                       # number of demand (read+write) misses
system.l2.demand_misses::total                 878435                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       878391                       # number of overall misses
system.l2.overall_misses::total                878435                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4353063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  82640689704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      82645042767                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4353063                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  82640689704                       # number of overall miss cycles
system.l2.overall_miss_latency::total     82645042767                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11818292                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11818337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11818292                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11818337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.074325                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.074325                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 98933.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94081.894855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94082.137855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 98933.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94081.894855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94082.137855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              274901                       # number of writebacks
system.l2.writebacks::total                    274901                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       878391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            878435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       878391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           878435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3976660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  75126918388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75130895048                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3976660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  75126918388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75130895048                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.074325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.074325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 90378.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85527.878118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85528.121088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 90378.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85527.878118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85528.121088                       # average overall mshr miss latency
system.l2.replacements                         878498                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6697787                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6697787                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6697787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6697787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        83222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9920                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    916721958                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     916721958                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        93142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             93142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.106504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92411.487702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92411.487702                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    831872693                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    831872693                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.106504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83858.134375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83858.134375                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4353063                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4353063                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.977778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 98933.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98933.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3976660                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3976660                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.977778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 90378.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90378.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     10856679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10856679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       868471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          868471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  81723967746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81723967746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11725150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11725150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.074069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94100.974870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94100.974870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       868471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       868471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  74295045695                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  74295045695                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.074069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85546.950554                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85546.950554                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    33154681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    911266                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.383099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.220297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5023.124289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.274820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 27737.380595                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.153294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.846478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 378374290                       # Number of tag accesses
system.l2.tags.data_accesses                378374290                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    457121926                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2457411217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    457121926                       # number of overall hits
system.cpu.icache.overall_hits::total      2457411217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           74                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1004                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           74                       # number of overall misses
system.cpu.icache.overall_misses::total          1004                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6734133                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6734133                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6734133                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6734133                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    457122000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2457412221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    457122000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2457412221                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 91001.797297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6707.303785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 91001.797297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6707.303785                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          351                       # number of writebacks
system.cpu.icache.writebacks::total               351                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           29                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4424370                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4424370                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4424370                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4424370                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98319.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98319.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98319.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98319.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    351                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    457121926                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2457411217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           74                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1004                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6734133                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6734133                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    457122000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2457412221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 91001.797297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6707.303785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4424370                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4424370                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98319.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98319.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2457412192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               975                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2520422.761026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   601.531542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.403179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.035903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       95839077594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      95839077594                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1040912816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1707134837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1040912816                       # number of overall hits
system.cpu.dcache.overall_hits::total      1707134837                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     37649304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43258966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     37649304                       # number of overall misses
system.cpu.dcache.overall_misses::total      43258966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 802276463047                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 802276463047                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 802276463047                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 802276463047                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1078562120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1750393803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1078562120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1750393803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.034907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 21309.197722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18545.900127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 21309.197722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18545.900127                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       792667                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             86937                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.117717                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10451548                       # number of writebacks
system.cpu.dcache.writebacks::total          10451548                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     25838431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     25838431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     25838431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     25838431                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11810873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11810873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11810873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11810873                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 195626700426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195626700426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 195626700426                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195626700426                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010951                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006748                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16563.271862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16563.271862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16563.271862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16563.271862                       # average overall mshr miss latency
system.cpu.dcache.replacements               17432632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    539627124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       941904577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     37443447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      42690708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 794418052254                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 794418052254                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    577070571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    984595285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043359                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21216.477539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18608.687686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     25725716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25725716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11717731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11717731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 193835986083                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 193835986083                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16542.109226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16542.109226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    501285692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      765230260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       205857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       568258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7858410793                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7858410793                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    501491549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    765798518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38174.124723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13828.948810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       112715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       112715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        93142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1790714343                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1790714343                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19225.637661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19225.637661                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17732289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23660097                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data        14866                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        19800                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    145509231                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145509231                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17747155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23679897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000836                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data  9788.055361                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7348.951061                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         7447                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7447                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         7419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     74285214                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     74285214                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000418                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000313                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10012.833805                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10012.833805                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17746874                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23679616                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17746874                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23679616                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1771907438                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17432888                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.641646                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.914687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.084626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       57545539000                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      57545539000                       # Number of data accesses

---------- End Simulation Statistics   ----------
