##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for LCD_CLK
		4.3::Critical Path Report for SW_Clock
		4.4::Critical Path Report for \Camera:PCLK(0)_PAD\
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
		5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.5::Critical Path Report for (SW_Clock:R vs. SW_Clock:R)
		5.6::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Camera_CLK                 | N/A                   | Target: 12.00 MHz   | 
Clock: Camera_CLK(routed)         | N/A                   | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 77.17 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK               | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                  | N/A                   | Target: 72.00 MHz   | 
Clock: LCD_CLK                    | Frequency: 77.17 MHz  | Target: 9.00 MHz    | 
Clock: SW_Clock                   | Frequency: 73.95 MHz  | Target: 1.00 MHz    | 
Clock: SW_Clock(routed)           | N/A                   | Target: 1.00 MHz    | 
Clock: \Camera:PCLK(0)_PAD\       | Frequency: 49.86 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             LCD_CLK               13888.9          930         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             \Camera:PCLK(0)_PAD\  555.556          -47118      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               LCD_CLK               111111           101472      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               \Camera:PCLK(0)_PAD\  1111.11          -42631      N/A              N/A         N/A              N/A         N/A              N/A         
SW_Clock              SW_Clock              1e+006           986477      N/A              N/A         N/A              N/A         N/A              N/A         
\Camera:PCLK(0)_PAD\  \Camera:PCLK(0)_PAD\  10000            -10056      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase        
------------  ------------  ----------------------  
CS(0)_PAD:in  8793          \Camera:PCLK(0)_PAD\:R  
CS(1)_PAD:in  9037          \Camera:PCLK(0)_PAD\:R  
CS(2)_PAD:in  13288         \Camera:PCLK(0)_PAD\:R  
CS(3)_PAD:in  13533         \Camera:PCLK(0)_PAD\:R  
D(0)_PAD:in   3143          \Camera:PCLK(0)_PAD\:R  
D(1)_PAD:in   2540          \Camera:PCLK(0)_PAD\:R  
D(2)_PAD:in   2883          \Camera:PCLK(0)_PAD\:R  
D(3)_PAD:in   3656          \Camera:PCLK(0)_PAD\:R  
D(4)_PAD:in   2950          \Camera:PCLK(0)_PAD\:R  
D(5)_PAD:in   2611          \Camera:PCLK(0)_PAD\:R  
D(6)_PAD:in   2795          \Camera:PCLK(0)_PAD\:R  
D(7)_PAD:in   15471         \Camera:PCLK(0)_PAD\:R  
HREF(0)_PAD   12161         \Camera:PCLK(0)_PAD\:R  


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase             
------------------------  ------------  ---------------------------  
D(0)_PAD:out              33024         CyBUS_CLK:R                  
D(0)_PAD:out              29088         LCD_CLK:R                    
D(1)_PAD:out              31233         CyBUS_CLK:R                  
D(1)_PAD:out              29465         LCD_CLK:R                    
D(2)_PAD:out              33113         CyBUS_CLK:R                  
D(2)_PAD:out              29158         LCD_CLK:R                    
D(3)_PAD:out              31463         CyBUS_CLK:R                  
D(3)_PAD:out              28032         LCD_CLK:R                    
D(4)_PAD:out              30634         CyBUS_CLK:R                  
D(4)_PAD:out              28887         LCD_CLK:R                    
D(5)_PAD:out              31250         CyBUS_CLK:R                  
D(5)_PAD:out              30666         LCD_CLK:R                    
D(6)_PAD:out              31143         CyBUS_CLK:R                  
D(6)_PAD:out              27673         LCD_CLK:R                    
D(7)_PAD:out              32202         CyBUS_CLK:R                  
D(7)_PAD:out              28270         LCD_CLK:R                    
LCD_RS(0)_PAD             27137         LCD_CLK:R                    
LCD_WR(0)_PAD             27612         LCD_CLK:R                    
\Camera:SIOC(0)_PAD\:out  26317         CyBUS_CLK(fixed-function):R  
\Camera:SIOD(0)_PAD\:out  25977         CyBUS_CLK(fixed-function):R  
\Camera:XCLK(0)_PAD\      20219         Camera_CLK(routed):R         
\Camera:XCLK(0)_PAD\      20219         Camera_CLK(routed):F         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 77.17 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -4130
----------------------------------------------   ----- 
End-of-path required time (ps)                    9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020    930  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   4809   8829    930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LCD_CLK
*************************************
Clock: LCD_CLK
Frequency: 77.17 MHz | Target: 9.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -4130
----------------------------------------------   ----- 
End-of-path required time (ps)                    9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020    930  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   4809   8829    930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SW_Clock
**************************************
Clock: SW_Clock
Frequency: 73.95 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : \SW:cy_dffe_1\/main_1
Capture Clock  : \SW:cy_dffe_1\/clock_0
Path slack     : 986477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q           macrocell26   1250   1250  986477  RISE       1
\SW:cy_dffe_1\/main_1  macrocell25   8763  10013  986477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:cy_dffe_1\/clock_0                                     macrocell25         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for \Camera:PCLK(0)_PAD\
**************************************************
Clock: \Camera:PCLK(0)_PAD\
Frequency: 49.86 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:M:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_3
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -10056p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           22112

Launch Clock Arrival Time                       0
+ Clock path delay                      16361
+ Data path delay                       15808
-------------------------------------   ----- 
End-of-path arrival time (ps)           32168
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\Camera:M:dp\/cl0_comb           datapathcell6   6510  22871  -10056  RISE       1
\Camera:Net_154_3\/main_0        macrocell6      2305  25176  -10056  RISE       1
\Camera:Net_154_3\/q             macrocell6      3350  28526  -10056  RISE       1
\Camera:FIFO_Colours:dp\/p_in_3  datapathcell7   3643  32168  -10056  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -4130
----------------------------------------------   ----- 
End-of-path required time (ps)                    9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020    930  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   4809   8829    930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -47118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       58980
-------------------------------------   ----- 
End-of-path arrival time (ps)           58980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_7/main_0              macrocell9      5512   7562  -47118  RISE       1
Net_361_7/q                   macrocell9      3350  10912  -47118  RISE       1
D(7)/pin_input                iocell8         6417  17328  -47118  RISE       1
D(7)/pad_out                  iocell8        14874  32202  -47118  RISE       1
D(7)/pad_in                   iocell8            0  32202  -47118  RISE       1
D(7)/fb                       iocell8        12350  44552  -47118  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      6889  51442  -47118  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  54792  -47118  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   4189  58980  -47118  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1


5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_303/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 101472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   111111
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 106981

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_303/q           macrocell18     1250   1250  101472  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4259   5509  101472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/p_out_7
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -42631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13517
+ Cycle adjust (LCD_CLK:R#9 vs. \Camera:PCLK(0)_PAD\:R#90)    1111
- Setup time                                                 -2210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       55048
-------------------------------------   ----- 
End-of-path arrival time (ps)           55048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1

Data path
pin name                     model name     delay     AT   slack  edge  Fanout
---------------------------  -------------  -----  -----  ------  ----  ------
\LCD:dp\/p_out_7             datapathcell1    710    710  -42631  RISE       1
Net_361_7/main_1             macrocell9      2919   3629  -42631  RISE       1
Net_361_7/q                  macrocell9      3350   6979  -42631  RISE       1
D(7)/pin_input               iocell8         6417  13396  -42631  RISE       1
D(7)/pad_out                 iocell8        14874  28270  -42631  RISE       1
D(7)/pad_in                  iocell8            0  28270  -42631  RISE       1
D(7)/fb                      iocell8        12350  40620  -42631  RISE       1
\Camera:FIFO:p_in_7\/main_0  macrocell1      6889  47510  -42631  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  50860  -42631  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   4189  55048  -42631  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1


5.5::Critical Path Report for (SW_Clock:R vs. SW_Clock:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : \SW:cy_dffe_1\/main_1
Capture Clock  : \SW:cy_dffe_1\/clock_0
Path slack     : 986477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q           macrocell26   1250   1250  986477  RISE       1
\SW:cy_dffe_1\/main_1  macrocell25   8763  10013  986477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:cy_dffe_1\/clock_0                                     macrocell25         0      0  RISE       1


5.6::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:M:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_3
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -10056p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           22112

Launch Clock Arrival Time                       0
+ Clock path delay                      16361
+ Data path delay                       15808
-------------------------------------   ----- 
End-of-path arrival time (ps)           32168
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\Camera:M:dp\/cl0_comb           datapathcell6   6510  22871  -10056  RISE       1
\Camera:Net_154_3\/main_0        macrocell6      2305  25176  -10056  RISE       1
\Camera:Net_154_3\/q             macrocell6      3350  28526  -10056  RISE       1
\Camera:FIFO_Colours:dp\/p_in_3  datapathcell7   3643  32168  -10056  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -47118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       58980
-------------------------------------   ----- 
End-of-path arrival time (ps)           58980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_7/main_0              macrocell9      5512   7562  -47118  RISE       1
Net_361_7/q                   macrocell9      3350  10912  -47118  RISE       1
D(7)/pin_input                iocell8         6417  17328  -47118  RISE       1
D(7)/pad_out                  iocell8        14874  32202  -47118  RISE       1
D(7)/pad_in                   iocell8            0  32202  -47118  RISE       1
D(7)/fb                       iocell8        12350  44552  -47118  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      6889  51442  -47118  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  54792  -47118  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   4189  58980  -47118  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_7
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -38009p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50678
-------------------------------------   ----- 
End-of-path arrival time (ps)           50678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_7/main_0              macrocell9      5512   7562  -47118  RISE       1
Net_361_7/q                   macrocell9      3350  10912  -47118  RISE       1
D(7)/pin_input                iocell8         6417  17328  -47118  RISE       1
D(7)/pad_out                  iocell8        14874  32202  -47118  RISE       1
D(7)/pad_in                   iocell8            0  32202  -47118  RISE       1
D(7)/fb                       iocell8        12350  44552  -47118  RISE       1
\Camera:G:dp\/p_in_7          datapathcell4   6126  50678  -38009  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_7
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -36144p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49739
-------------------------------------   ----- 
End-of-path arrival time (ps)           49739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_7/main_0              macrocell9      5512   7562  -47118  RISE       1
Net_361_7/q                   macrocell9      3350  10912  -47118  RISE       1
D(7)/pin_input                iocell8         6417  17328  -47118  RISE       1
D(7)/pad_out                  iocell8        14874  32202  -47118  RISE       1
D(7)/pad_in                   iocell8            0  32202  -47118  RISE       1
D(7)/fb                       iocell8        12350  44552  -47118  RISE       1
\Camera:B:dp\/p_in_7          datapathcell3   5187  49739  -36144  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_7
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -36020p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50726
-------------------------------------   ----- 
End-of-path arrival time (ps)           50726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_7/main_0              macrocell9      5512   7562  -47118  RISE       1
Net_361_7/q                   macrocell9      3350  10912  -47118  RISE       1
D(7)/pin_input                iocell8         6417  17328  -47118  RISE       1
D(7)/pad_out                  iocell8        14874  32202  -47118  RISE       1
D(7)/pad_in                   iocell8            0  32202  -47118  RISE       1
D(7)/fb                       iocell8        12350  44552  -47118  RISE       1
\Camera:M:dp\/p_in_7          datapathcell6   6174  50726  -36020  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_7
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -35941p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50646
-------------------------------------   ----- 
End-of-path arrival time (ps)           50646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_7/main_0              macrocell9      5512   7562  -47118  RISE       1
Net_361_7/q                   macrocell9      3350  10912  -47118  RISE       1
D(7)/pin_input                iocell8         6417  17328  -47118  RISE       1
D(7)/pad_out                  iocell8        14874  32202  -47118  RISE       1
D(7)/pad_in                   iocell8            0  32202  -47118  RISE       1
D(7)/fb                       iocell8        12350  44552  -47118  RISE       1
\Camera:R:dp\/p_in_7          datapathcell5   6093  50646  -35941  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_0
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -35612p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47474
-------------------------------------   ----- 
End-of-path arrival time (ps)           47474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_0/main_0              macrocell16     5512   7562  -35612  RISE       1
Net_361_0/q                   macrocell16     3350  10912  -35612  RISE       1
D(0)/pin_input                iocell1         6446  17357  -35612  RISE       1
D(0)/pad_out                  iocell1        15667  33024  -35612  RISE       1
D(0)/pad_in                   iocell1            0  33024  -35612  RISE       1
D(0)/fb                       iocell1         7776  40800  -35612  RISE       1
\Camera:FIFO:dp\/p_in_0       datapathcell2   6674  47474  -35612  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_2
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -35440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47302
-------------------------------------   ----- 
End-of-path arrival time (ps)           47302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_2/main_0              macrocell14     5499   7549  -35440  RISE       1
Net_361_2/q                   macrocell14     3350  10899  -35440  RISE       1
D(2)/pin_input                iocell3         6427  17326  -35440  RISE       1
D(2)/pad_out                  iocell3        15787  33113  -35440  RISE       1
D(2)/pad_in                   iocell3            0  33113  -35440  RISE       1
D(2)/fb                       iocell3         7523  40636  -35440  RISE       1
\Camera:FIFO:dp\/p_in_2       datapathcell2   6667  47302  -35440  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_3
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -34564p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46426
-------------------------------------   ----- 
End-of-path arrival time (ps)           46426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_3/main_0              macrocell13     4420   6470  -34564  RISE       1
Net_361_3/q                   macrocell13     3350   9820  -34564  RISE       1
D(3)/pin_input                iocell4         6207  16026  -34564  RISE       1
D(3)/pad_out                  iocell4        15437  31463  -34564  RISE       1
D(3)/pad_in                   iocell4            0  31463  -34564  RISE       1
D(3)/fb                       iocell4         7659  39122  -34564  RISE       1
\Camera:FIFO:dp\/p_in_3       datapathcell2   7304  46426  -34564  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_0
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -33937p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46606
-------------------------------------   ----- 
End-of-path arrival time (ps)           46606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_0/main_0              macrocell16     5512   7562  -35612  RISE       1
Net_361_0/q                   macrocell16     3350  10912  -35612  RISE       1
D(0)/pin_input                iocell1         6446  17357  -35612  RISE       1
D(0)/pad_out                  iocell1        15667  33024  -35612  RISE       1
D(0)/pad_in                   iocell1            0  33024  -35612  RISE       1
D(0)/fb                       iocell1         7776  40800  -35612  RISE       1
\Camera:G:dp\/p_in_0          datapathcell4   5806  46606  -33937  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_2
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -33717p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46386
-------------------------------------   ----- 
End-of-path arrival time (ps)           46386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_2/main_0              macrocell14     5499   7549  -35440  RISE       1
Net_361_2/q                   macrocell14     3350  10899  -35440  RISE       1
D(2)/pin_input                iocell3         6427  17326  -35440  RISE       1
D(2)/pad_out                  iocell3        15787  33113  -35440  RISE       1
D(2)/pad_in                   iocell3            0  33113  -35440  RISE       1
D(2)/fb                       iocell3         7523  40636  -35440  RISE       1
\Camera:G:dp\/p_in_2          datapathcell4   5751  46386  -33717  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_6
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -33383p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45245
-------------------------------------   ----- 
End-of-path arrival time (ps)           45245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_6/main_0              macrocell10     4433   6483  -33383  RISE       1
Net_361_6/q                   macrocell10     3350   9833  -33383  RISE       1
D(6)/pin_input                iocell7         6186  16019  -33383  RISE       1
D(6)/pad_out                  iocell7        15124  31143  -33383  RISE       1
D(6)/pad_in                   iocell7            0  31143  -33383  RISE       1
D(6)/fb                       iocell7         7338  38481  -33383  RISE       1
\Camera:FIFO:dp\/p_in_6       datapathcell2   6764  45245  -33383  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Data_Out:Sync:ctrl_reg\/control_5
Path End       : \Camera:FIFO:dp\/p_in_5
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -33306p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45168
-------------------------------------   ----- 
End-of-path arrival time (ps)           45168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Data_Out:Sync:ctrl_reg\/busclk                             controlcell3        0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\Data_Out:Sync:ctrl_reg\/control_5  controlcell3    2050   2050  -33306  RISE       1
Net_361_5/main_2                    macrocell11     2940   4990  -33306  RISE       1
Net_361_5/q                         macrocell11     3350   8340  -33306  RISE       1
D(5)/pin_input                      iocell6         7256  15597  -33306  RISE       1
D(5)/pad_out                        iocell6        15653  31250  -33306  RISE       1
D(5)/pad_in                         iocell6            0  31250  -33306  RISE       1
D(5)/fb                             iocell6         7735  38985  -33306  RISE       1
\Camera:FIFO:dp\/p_in_5             datapathcell2   6183  45168  -33306  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_1
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -33218p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45081
-------------------------------------   ----- 
End-of-path arrival time (ps)           45081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_1/main_0              macrocell15     3354   5404  -33218  RISE       1
Net_361_1/q                   macrocell15     3350   8754  -33218  RISE       1
D(1)/pin_input                iocell2         6589  15342  -33218  RISE       1
D(1)/pad_out                  iocell2        15891  31233  -33218  RISE       1
D(1)/pad_in                   iocell2            0  31233  -33218  RISE       1
D(1)/fb                       iocell2         7219  38452  -33218  RISE       1
\Camera:FIFO:dp\/p_in_1       datapathcell2   6628  45081  -33218  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_4
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -33029p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11862

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44891
-------------------------------------   ----- 
End-of-path arrival time (ps)           44891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_4/main_0              macrocell12     3341   5391  -33029  RISE       1
Net_361_4/q                   macrocell12     3350   8741  -33029  RISE       1
D(4)/pin_input                iocell5         6544  15285  -33029  RISE       1
D(4)/pad_out                  iocell5        15349  30634  -33029  RISE       1
D(4)/pad_in                   iocell5            0  30634  -33029  RISE       1
D(4)/fb                       iocell5         7454  38088  -33029  RISE       1
\Camera:FIFO:dp\/p_in_4       datapathcell2   6803  44891  -33029  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_3
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -32975p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45644
-------------------------------------   ----- 
End-of-path arrival time (ps)           45644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_3/main_0              macrocell13     4420   6470  -34564  RISE       1
Net_361_3/q                   macrocell13     3350   9820  -34564  RISE       1
D(3)/pin_input                iocell4         6207  16026  -34564  RISE       1
D(3)/pad_out                  iocell4        15437  31463  -34564  RISE       1
D(3)/pad_in                   iocell4            0  31463  -34564  RISE       1
D(3)/fb                       iocell4         7659  39122  -34564  RISE       1
\Camera:G:dp\/p_in_3          datapathcell4   6522  45644  -32975  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_4
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -32265p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44934
-------------------------------------   ----- 
End-of-path arrival time (ps)           44934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_4/main_0              macrocell12     3341   5391  -33029  RISE       1
Net_361_4/q                   macrocell12     3350   8741  -33029  RISE       1
D(4)/pin_input                iocell5         6544  15285  -33029  RISE       1
D(4)/pad_out                  iocell5        15349  30634  -33029  RISE       1
D(4)/pad_in                   iocell5            0  30634  -33029  RISE       1
D(4)/fb                       iocell5         7454  38088  -33029  RISE       1
\Camera:G:dp\/p_in_4          datapathcell4   6846  44934  -32265  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_0
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -32249p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45845
-------------------------------------   ----- 
End-of-path arrival time (ps)           45845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_0/main_0              macrocell16     5512   7562  -35612  RISE       1
Net_361_0/q                   macrocell16     3350  10912  -35612  RISE       1
D(0)/pin_input                iocell1         6446  17357  -35612  RISE       1
D(0)/pad_out                  iocell1        15667  33024  -35612  RISE       1
D(0)/pad_in                   iocell1            0  33024  -35612  RISE       1
D(0)/fb                       iocell1         7776  40800  -35612  RISE       1
\Camera:B:dp\/p_in_0          datapathcell3   5044  45845  -32249  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_0
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -32210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46915
-------------------------------------   ----- 
End-of-path arrival time (ps)           46915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_0/main_0              macrocell16     5512   7562  -35612  RISE       1
Net_361_0/q                   macrocell16     3350  10912  -35612  RISE       1
D(0)/pin_input                iocell1         6446  17357  -35612  RISE       1
D(0)/pad_out                  iocell1        15667  33024  -35612  RISE       1
D(0)/pad_in                   iocell1            0  33024  -35612  RISE       1
D(0)/fb                       iocell1         7776  40800  -35612  RISE       1
\Camera:R:dp\/p_in_0          datapathcell5   6115  46915  -32210  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_0
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -32208p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46915
-------------------------------------   ----- 
End-of-path arrival time (ps)           46915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_0/main_0              macrocell16     5512   7562  -35612  RISE       1
Net_361_0/q                   macrocell16     3350  10912  -35612  RISE       1
D(0)/pin_input                iocell1         6446  17357  -35612  RISE       1
D(0)/pad_out                  iocell1        15667  33024  -35612  RISE       1
D(0)/pad_in                   iocell1            0  33024  -35612  RISE       1
D(0)/fb                       iocell1         7776  40800  -35612  RISE       1
\Camera:M:dp\/p_in_0          datapathcell6   6114  46915  -32208  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_2
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -32111p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45707
-------------------------------------   ----- 
End-of-path arrival time (ps)           45707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_2/main_0              macrocell14     5499   7549  -35440  RISE       1
Net_361_2/q                   macrocell14     3350  10899  -35440  RISE       1
D(2)/pin_input                iocell3         6427  17326  -35440  RISE       1
D(2)/pad_out                  iocell3        15787  33113  -35440  RISE       1
D(2)/pad_in                   iocell3            0  33113  -35440  RISE       1
D(2)/fb                       iocell3         7523  40636  -35440  RISE       1
\Camera:B:dp\/p_in_2          datapathcell3   5071  45707  -32111  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_2
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -32076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46780
-------------------------------------   ----- 
End-of-path arrival time (ps)           46780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_2/main_0              macrocell14     5499   7549  -35440  RISE       1
Net_361_2/q                   macrocell14     3350  10899  -35440  RISE       1
D(2)/pin_input                iocell3         6427  17326  -35440  RISE       1
D(2)/pad_out                  iocell3        15787  33113  -35440  RISE       1
D(2)/pad_in                   iocell3            0  33113  -35440  RISE       1
D(2)/fb                       iocell3         7523  40636  -35440  RISE       1
\Camera:R:dp\/p_in_2          datapathcell5   6145  46780  -32076  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_2
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -32074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46781
-------------------------------------   ----- 
End-of-path arrival time (ps)           46781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_2/main_0              macrocell14     5499   7549  -35440  RISE       1
Net_361_2/q                   macrocell14     3350  10899  -35440  RISE       1
D(2)/pin_input                iocell3         6427  17326  -35440  RISE       1
D(2)/pad_out                  iocell3        15787  33113  -35440  RISE       1
D(2)/pad_in                   iocell3            0  33113  -35440  RISE       1
D(2)/fb                       iocell3         7523  40636  -35440  RISE       1
\Camera:M:dp\/p_in_2          datapathcell6   6145  46781  -32074  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_1
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -31838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44507
-------------------------------------   ----- 
End-of-path arrival time (ps)           44507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_1/main_0              macrocell15     3354   5404  -33218  RISE       1
Net_361_1/q                   macrocell15     3350   8754  -33218  RISE       1
D(1)/pin_input                iocell2         6589  15342  -33218  RISE       1
D(1)/pad_out                  iocell2        15891  31233  -33218  RISE       1
D(1)/pad_in                   iocell2            0  31233  -33218  RISE       1
D(1)/fb                       iocell2         7219  38452  -33218  RISE       1
\Camera:G:dp\/p_in_1          datapathcell4   6055  44507  -31838  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:G:dp\/p_in_6
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -31680p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44350
-------------------------------------   ----- 
End-of-path arrival time (ps)           44350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_6/main_0              macrocell10     4433   6483  -33383  RISE       1
Net_361_6/q                   macrocell10     3350   9833  -33383  RISE       1
D(6)/pin_input                iocell7         6186  16019  -33383  RISE       1
D(6)/pad_out                  iocell7        15124  31143  -33383  RISE       1
D(6)/pad_in                   iocell7            0  31143  -33383  RISE       1
D(6)/fb                       iocell7         7338  38481  -33383  RISE       1
\Camera:G:dp\/p_in_6          datapathcell4   5869  44350  -31680  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Data_Out:Sync:ctrl_reg\/control_5
Path End       : \Camera:G:dp\/p_in_5
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -31590p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14324
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12669

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44259
-------------------------------------   ----- 
End-of-path arrival time (ps)           44259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Data_Out:Sync:ctrl_reg\/busclk                             controlcell3        0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\Data_Out:Sync:ctrl_reg\/control_5  controlcell3    2050   2050  -33306  RISE       1
Net_361_5/main_2                    macrocell11     2940   4990  -33306  RISE       1
Net_361_5/q                         macrocell11     3350   8340  -33306  RISE       1
D(5)/pin_input                      iocell6         7256  15597  -33306  RISE       1
D(5)/pad_out                        iocell6        15653  31250  -33306  RISE       1
D(5)/pad_in                         iocell6            0  31250  -33306  RISE       1
D(5)/fb                             iocell6         7735  38985  -33306  RISE       1
\Camera:G:dp\/p_in_5                datapathcell4   5275  44259  -31590  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Data_Out:Sync:ctrl_reg\/control_5
Path End       : \Camera:B:dp\/p_in_5
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -31562p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45157
-------------------------------------   ----- 
End-of-path arrival time (ps)           45157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Data_Out:Sync:ctrl_reg\/busclk                             controlcell3        0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\Data_Out:Sync:ctrl_reg\/control_5  controlcell3    2050   2050  -33306  RISE       1
Net_361_5/main_2                    macrocell11     2940   4990  -33306  RISE       1
Net_361_5/q                         macrocell11     3350   8340  -33306  RISE       1
D(5)/pin_input                      iocell6         7256  15597  -33306  RISE       1
D(5)/pad_out                        iocell6        15653  31250  -33306  RISE       1
D(5)/pad_in                         iocell6            0  31250  -33306  RISE       1
D(5)/fb                             iocell6         7735  38985  -33306  RISE       1
\Camera:B:dp\/p_in_5                datapathcell3   6173  45157  -31562  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_3
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -31188p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44784
-------------------------------------   ----- 
End-of-path arrival time (ps)           44784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_3/main_0              macrocell13     4420   6470  -34564  RISE       1
Net_361_3/q                   macrocell13     3350   9820  -34564  RISE       1
D(3)/pin_input                iocell4         6207  16026  -34564  RISE       1
D(3)/pad_out                  iocell4        15437  31463  -34564  RISE       1
D(3)/pad_in                   iocell4            0  31463  -34564  RISE       1
D(3)/fb                       iocell4         7659  39122  -34564  RISE       1
\Camera:B:dp\/p_in_3          datapathcell3   5662  44784  -31188  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_3
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -31159p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45863
-------------------------------------   ----- 
End-of-path arrival time (ps)           45863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_3/main_0              macrocell13     4420   6470  -34564  RISE       1
Net_361_3/q                   macrocell13     3350   9820  -34564  RISE       1
D(3)/pin_input                iocell4         6207  16026  -34564  RISE       1
D(3)/pad_out                  iocell4        15437  31463  -34564  RISE       1
D(3)/pad_in                   iocell4            0  31463  -34564  RISE       1
D(3)/fb                       iocell4         7659  39122  -34564  RISE       1
\Camera:R:dp\/p_in_3          datapathcell5   6741  45863  -31159  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_3
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -31153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45859
-------------------------------------   ----- 
End-of-path arrival time (ps)           45859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_3/main_0              macrocell13     4420   6470  -34564  RISE       1
Net_361_3/q                   macrocell13     3350   9820  -34564  RISE       1
D(3)/pin_input                iocell4         6207  16026  -34564  RISE       1
D(3)/pad_out                  iocell4        15437  31463  -34564  RISE       1
D(3)/pad_in                   iocell4            0  31463  -34564  RISE       1
D(3)/fb                       iocell4         7659  39122  -34564  RISE       1
\Camera:M:dp\/p_in_3          datapathcell6   6737  45859  -31153  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_4
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -30481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44077
-------------------------------------   ----- 
End-of-path arrival time (ps)           44077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_4/main_0              macrocell12     3341   5391  -33029  RISE       1
Net_361_4/q                   macrocell12     3350   8741  -33029  RISE       1
D(4)/pin_input                iocell5         6544  15285  -33029  RISE       1
D(4)/pad_out                  iocell5        15349  30634  -33029  RISE       1
D(4)/pad_in                   iocell5            0  30634  -33029  RISE       1
D(4)/fb                       iocell5         7454  38088  -33029  RISE       1
\Camera:B:dp\/p_in_4          datapathcell3   5989  44077  -30481  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_4
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -30472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45179
-------------------------------------   ----- 
End-of-path arrival time (ps)           45179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_4/main_0              macrocell12     3341   5391  -33029  RISE       1
Net_361_4/q                   macrocell12     3350   8741  -33029  RISE       1
D(4)/pin_input                iocell5         6544  15285  -33029  RISE       1
D(4)/pad_out                  iocell5        15349  30634  -33029  RISE       1
D(4)/pad_in                   iocell5            0  30634  -33029  RISE       1
D(4)/fb                       iocell5         7454  38088  -33029  RISE       1
\Camera:M:dp\/p_in_4          datapathcell6   7091  45179  -30472  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_4
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -30472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45177
-------------------------------------   ----- 
End-of-path arrival time (ps)           45177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_4/main_0              macrocell12     3341   5391  -33029  RISE       1
Net_361_4/q                   macrocell12     3350   8741  -33029  RISE       1
D(4)/pin_input                iocell5         6544  15285  -33029  RISE       1
D(4)/pad_out                  iocell5        15349  30634  -33029  RISE       1
D(4)/pad_in                   iocell5            0  30634  -33029  RISE       1
D(4)/fb                       iocell5         7454  38088  -33029  RISE       1
\Camera:R:dp\/p_in_4          datapathcell5   7089  45177  -30472  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_6
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -29991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43587
-------------------------------------   ----- 
End-of-path arrival time (ps)           43587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_6/main_0              macrocell10     4433   6483  -33383  RISE       1
Net_361_6/q                   macrocell10     3350   9833  -33383  RISE       1
D(6)/pin_input                iocell7         6186  16019  -33383  RISE       1
D(6)/pad_out                  iocell7        15124  31143  -33383  RISE       1
D(6)/pad_in                   iocell7            0  31143  -33383  RISE       1
D(6)/fb                       iocell7         7338  38481  -33383  RISE       1
\Camera:B:dp\/p_in_6          datapathcell3   5106  43587  -29991  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Data_Out:Sync:ctrl_reg\/control_5
Path End       : \Camera:M:dp\/p_in_5
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -29951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44657
-------------------------------------   ----- 
End-of-path arrival time (ps)           44657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Data_Out:Sync:ctrl_reg\/busclk                             controlcell3        0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\Data_Out:Sync:ctrl_reg\/control_5  controlcell3    2050   2050  -33306  RISE       1
Net_361_5/main_2                    macrocell11     2940   4990  -33306  RISE       1
Net_361_5/q                         macrocell11     3350   8340  -33306  RISE       1
D(5)/pin_input                      iocell6         7256  15597  -33306  RISE       1
D(5)/pad_out                        iocell6        15653  31250  -33306  RISE       1
D(5)/pad_in                         iocell6            0  31250  -33306  RISE       1
D(5)/fb                             iocell6         7735  38985  -33306  RISE       1
\Camera:M:dp\/p_in_5                datapathcell6   5672  44657  -29951  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Data_Out:Sync:ctrl_reg\/control_5
Path End       : \Camera:R:dp\/p_in_5
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -29950p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44655
-------------------------------------   ----- 
End-of-path arrival time (ps)           44655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Data_Out:Sync:ctrl_reg\/busclk                             controlcell3        0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\Data_Out:Sync:ctrl_reg\/control_5  controlcell3    2050   2050  -33306  RISE       1
Net_361_5/main_2                    macrocell11     2940   4990  -33306  RISE       1
Net_361_5/q                         macrocell11     3350   8340  -33306  RISE       1
D(5)/pin_input                      iocell6         7256  15597  -33306  RISE       1
D(5)/pad_out                        iocell6        15653  31250  -33306  RISE       1
D(5)/pad_in                         iocell6            0  31250  -33306  RISE       1
D(5)/fb                             iocell6         7735  38985  -33306  RISE       1
\Camera:R:dp\/p_in_5                datapathcell5   5670  44655  -29950  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:B:dp\/p_in_1
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -29885p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15250
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13596

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43481
-------------------------------------   ----- 
End-of-path arrival time (ps)           43481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_1/main_0              macrocell15     3354   5404  -33218  RISE       1
Net_361_1/q                   macrocell15     3350   8754  -33218  RISE       1
D(1)/pin_input                iocell2         6589  15342  -33218  RISE       1
D(1)/pad_out                  iocell2        15891  31233  -33218  RISE       1
D(1)/pad_in                   iocell2            0  31233  -33218  RISE       1
D(1)/fb                       iocell2         7219  38452  -33218  RISE       1
\Camera:B:dp\/p_in_1          datapathcell3   5028  43481  -29885  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_6
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -29788p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44493
-------------------------------------   ----- 
End-of-path arrival time (ps)           44493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_6/main_0              macrocell10     4433   6483  -33383  RISE       1
Net_361_6/q                   macrocell10     3350   9833  -33383  RISE       1
D(6)/pin_input                iocell7         6186  16019  -33383  RISE       1
D(6)/pad_out                  iocell7        15124  31143  -33383  RISE       1
D(6)/pad_in                   iocell7            0  31143  -33383  RISE       1
D(6)/fb                       iocell7         7338  38481  -33383  RISE       1
\Camera:R:dp\/p_in_6          datapathcell5   6012  44493  -29788  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:R:dp\/p_in_1
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -29698p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16359
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14705

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44403
-------------------------------------   ----- 
End-of-path arrival time (ps)           44403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_1/main_0              macrocell15     3354   5404  -33218  RISE       1
Net_361_1/q                   macrocell15     3350   8754  -33218  RISE       1
D(1)/pin_input                iocell2         6589  15342  -33218  RISE       1
D(1)/pad_out                  iocell2        15891  31233  -33218  RISE       1
D(1)/pad_in                   iocell2            0  31233  -33218  RISE       1
D(1)/fb                       iocell2         7219  38452  -33218  RISE       1
\Camera:R:dp\/p_in_1          datapathcell5   5950  44403  -29698  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_6
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -29643p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44350
-------------------------------------   ----- 
End-of-path arrival time (ps)           44350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_6/main_0              macrocell10     4433   6483  -33383  RISE       1
Net_361_6/q                   macrocell10     3350   9833  -33383  RISE       1
D(6)/pin_input                iocell7         6186  16019  -33383  RISE       1
D(6)/pad_out                  iocell7        15124  31143  -33383  RISE       1
D(6)/pad_in                   iocell7            0  31143  -33383  RISE       1
D(6)/fb                       iocell7         7338  38481  -33383  RISE       1
\Camera:M:dp\/p_in_6          datapathcell6   5869  44350  -29643  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:M:dp\/p_in_1
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -29356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            16361
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14706

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44062
-------------------------------------   ----- 
End-of-path arrival time (ps)           44062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -47118  RISE       1
Net_361_1/main_0              macrocell15     3354   5404  -33218  RISE       1
Net_361_1/q                   macrocell15     3350   8754  -33218  RISE       1
D(1)/pin_input                iocell2         6589  15342  -33218  RISE       1
D(1)/pad_out                  iocell2        15891  31233  -33218  RISE       1
D(1)/pad_in                   iocell2            0  31233  -33218  RISE       1
D(1)/fb                       iocell2         7219  38452  -33218  RISE       1
\Camera:M:dp\/p_in_1          datapathcell6   5610  44062  -29356  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:M:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_3
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -10056p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           22112

Launch Clock Arrival Time                       0
+ Clock path delay                      16361
+ Data path delay                       15808
-------------------------------------   ----- 
End-of-path arrival time (ps)           32168
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\Camera:M:dp\/cl0_comb           datapathcell6   6510  22871  -10056  RISE       1
\Camera:Net_154_3\/main_0        macrocell6      2305  25176  -10056  RISE       1
\Camera:Net_154_3\/q             macrocell6      3350  28526  -10056  RISE       1
\Camera:FIFO_Colours:dp\/p_in_3  datapathcell7   3643  32168  -10056  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:R:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_0
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -10041p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           22112

Launch Clock Arrival Time                       0
+ Clock path delay                      16359
+ Data path delay                       15794
-------------------------------------   ----- 
End-of-path arrival time (ps)           32153
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\Camera:R:dp\/cl0_comb           datapathcell5   6510  22869  -10041  RISE       1
\Camera:Net_154_0\/main_0        macrocell5      2290  25159  -10041  RISE       1
\Camera:Net_154_0\/q             macrocell5      3350  28509  -10041  RISE       1
\Camera:FIFO_Colours:dp\/p_in_0  datapathcell7   3644  32153  -10041  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:FIFO_Colours:dp\/f0_load
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -8670p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24322

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                       19476
-------------------------------------   ----- 
End-of-path arrival time (ps)           32992
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q                macrocell21     1250  14767  -8670  RISE       1
\Camera:sample\/main_5            macrocell8      8180  22946  -8670  RISE       1
\Camera:sample\/q                 macrocell8      3350  26296  -8670  RISE       1
\Camera:FIFO_Colours:dp\/f0_load  datapathcell7   6696  32992  -8670  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:B:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_2
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -8197p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           22112

Launch Clock Arrival Time                       0
+ Clock path delay                      15250
+ Data path delay                       15060
-------------------------------------   ----- 
End-of-path arrival time (ps)           30310
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:B:dp\/cl0_comb           datapathcell3   6510  21760  -8197  RISE       1
\Camera:Net_154_2\/main_0        macrocell2      2301  24061  -8197  RISE       1
\Camera:Net_154_2\/q             macrocell2      3350  27411  -8197  RISE       1
\Camera:FIFO_Colours:dp\/p_in_2  datapathcell7   2899  30310  -8197  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:G:dp\/cl0_comb
Path End       : \Camera:FIFO_Colours:dp\/p_in_1
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -6687p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           22112

Launch Clock Arrival Time                       0
+ Clock path delay                      14324
+ Data path delay                       14476
-------------------------------------   ----- 
End-of-path arrival time (ps)           28799
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:G:dp\/cl0_comb           datapathcell4   6510  20834  -6687  RISE       1
\Camera:Net_154_1\/main_0        macrocell4      2290  23123  -6687  RISE       1
\Camera:Net_154_1\/q             macrocell4      3350  26473  -6687  RISE       1
\Camera:FIFO_Colours:dp\/p_in_1  datapathcell7   2326  28799  -6687  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:B:dp\/f0_load
Capture Clock  : \Camera:B:dp\/clock
Path slack     : -3611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15250
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           25250

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                       15345
-------------------------------------   ----- 
End-of-path arrival time (ps)           28861
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q         macrocell21     1250  14767  -8670  RISE       1
\Camera:B:f0_load\/main_1  macrocell3      6186  20952  -3611  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  24302  -3611  RISE       1
\Camera:B:dp\/f0_load      datapathcell3   4559  28861  -3611  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:R:dp\/f0_load
Capture Clock  : \Camera:R:dp\/clock
Path slack     : -3421p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       16359
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           26359

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                       16263
-------------------------------------   ----- 
End-of-path arrival time (ps)           29780
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q         macrocell21     1250  14767  -8670  RISE       1
\Camera:B:f0_load\/main_1  macrocell3      6186  20952  -3611  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  24302  -3611  RISE       1
\Camera:R:dp\/f0_load      datapathcell5   5477  29780  -3421  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:G:dp\/f0_load
Capture Clock  : \Camera:G:dp\/clock
Path slack     : -3209p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14324
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24324

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           27533
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q         macrocell21     1250  14767  -8670  RISE       1
\Camera:B:f0_load\/main_1  macrocell3      6186  20952  -3611  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  24302  -3611  RISE       1
\Camera:G:dp\/f0_load      datapathcell4   3231  27533  -3209  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:M:dp\/f0_load
Capture Clock  : \Camera:M:dp\/clock
Path slack     : -2554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       16361
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                                 0
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           26361

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                       15398
-------------------------------------   ----- 
End-of-path arrival time (ps)           28915
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q         macrocell21     1250  14767  -8670  RISE       1
\Camera:B:f0_load\/main_1  macrocell3      6186  20952  -3611  RISE       1
\Camera:B:f0_load\/q       macrocell3      3350  24302  -3611  RISE       1
\Camera:M:dp\/f0_load      datapathcell6   4613  28915  -2554  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO_Colours:parity\/q
Path End       : \Camera:FIFO_Colours:dp\/p_in_7
Capture Clock  : \Camera:FIFO_Colours:dp\/clock
Path slack     : -1982p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14322
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           22112

Launch Clock Arrival Time                       0
+ Clock path delay                      15262
+ Data path delay                        8832
-------------------------------------   ----- 
End-of-path arrival time (ps)           24094
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell23   7789  15262  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:FIFO_Colours:parity\/q   macrocell23     1250  16512  -1982  RISE       1
\Camera:FIFO_Colours:dp\/p_in_7  datapathcell7   7582  24094  -1982  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO_Colours:dp\/clock                            datapathcell7   6849  14322  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:FIFO_Colours:parity\/main_5
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : -1204p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15262
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21752

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        9440
-------------------------------------   ----- 
End-of-path arrival time (ps)           22956
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Camera:phase_0\/q                   macrocell21   1250  14767  -8670  RISE       1
\Camera:FIFO_Colours:parity\/main_5  macrocell23   8190  22956  -1204  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell23   7789  15262  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:phase_0\/main_4
Capture Clock  : \Camera:phase_0\/clock_0
Path slack     : -700p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13517
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20007

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        7190
-------------------------------------   ----- 
End-of-path arrival time (ps)           20707
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\Camera:phase_0\/q       macrocell21   1250  14767  -8670  RISE       1
\Camera:phase_0\/main_4  macrocell21   5940  20707   -700  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:Threshold:Sync:ctrl_reg\/control_0
Path End       : \Camera:FIFO:dp\/f0_load
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            13517
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                14072

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14683
-------------------------------------   ----- 
End-of-path arrival time (ps)           14683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Camera:Threshold:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Camera:Threshold:Sync:ctrl_reg\/control_0  controlcell2    2050   2050   -611  RISE       1
\Camera:Net_37\/main_4                      macrocell7      2936   4986   -611  RISE       1
\Camera:Net_37\/q                           macrocell7      3350   8336   -611  RISE       1
\Camera:FIFO:dp\/f0_load                    datapathcell2   6346  14683   -611  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6044  13517  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:FIFO_Colours:parity\/main_4
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : 14p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15262
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21752

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        8221
-------------------------------------   ----- 
End-of-path arrival time (ps)           21738
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Camera:phase_1\/q                   macrocell20   1250  14767  -7474  RISE       1
\Camera:FIFO_Colours:parity\/main_4  macrocell23   6971  21738     14  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell23   7789  15262  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:phase_1\/main_5
Capture Clock  : \Camera:phase_1\/clock_0
Path slack     : 838p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13517
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20007

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        5652
-------------------------------------   ----- 
End-of-path arrival time (ps)           19168
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\Camera:phase_0\/q       macrocell21   1250  14767  -8670  RISE       1
\Camera:phase_1\/main_5  macrocell20   4402  19168    838  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -4130
----------------------------------------------   ----- 
End-of-path required time (ps)                    9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020    930  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   4809   8829    930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_303/main_1
Capture Clock  : Net_303/clock_0
Path slack     : 992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020    930  RISE       1
Net_303/main_1             macrocell18     5367   9387    992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO_Colours:parity\/q
Path End       : \Camera:FIFO_Colours:parity\/main_6
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : 1013p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15262
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21752

Launch Clock Arrival Time                       0
+ Clock path delay                      15262
+ Data path delay                        5477
-------------------------------------   ----- 
End-of-path arrival time (ps)           20739
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell23   7789  15262  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Camera:FIFO_Colours:parity\/q       macrocell23   1250  16512  -1982  RISE       1
\Camera:FIFO_Colours:parity\/main_6  macrocell23   4227  20739   1013  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell23   7789  15262  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:M:dp\/cs_addr_0
Capture Clock  : \Camera:M:dp\/clock
Path slack     : 1542p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       16361
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           26231

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                       11172
-------------------------------------   ----- 
End-of-path arrival time (ps)           24689
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q       macrocell21     1250  14767  -8670  RISE       1
\Camera:M:dp\/cs_addr_0  datapathcell6   9922  24689   1542  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:parity\/main_4
Capture Clock  : \Camera:FIFO:parity\/clock_0
Path slack     : 1822p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15262
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21752

Launch Clock Arrival Time                       0
+ Clock path delay                      15262
+ Data path delay                        4668
-------------------------------------   ----- 
End-of-path arrival time (ps)           19930
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell19   7789  15262  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell19   1250  16512  -9432  RISE       1
\Camera:FIFO:parity\/main_4  macrocell19   3418  19930   1822  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell19   7789  15262  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:phase_1\/main_4
Capture Clock  : \Camera:phase_1\/clock_0
Path slack     : 1830p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13517
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20007

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        4660
-------------------------------------   ----- 
End-of-path arrival time (ps)           18176
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\Camera:phase_1\/q       macrocell20   1250  14767  -7474  RISE       1
\Camera:phase_1\/main_4  macrocell20   3410  18176   1830  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:R:dp\/cs_addr_0
Capture Clock  : \Camera:R:dp\/clock
Path slack     : 2091p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       16359
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           26229

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                       10621
-------------------------------------   ----- 
End-of-path arrival time (ps)           24138
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q       macrocell21     1250  14767  -8670  RISE       1
\Camera:R:dp\/cs_addr_0  datapathcell5   9371  24138   2091  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:RowSync_1:href_\/q
Path End       : \Camera:phase_1\/main_6
Capture Clock  : \Camera:phase_1\/clock_0
Path slack     : 2456p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13517
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20007

Launch Clock Arrival Time                       0
+ Clock path delay                      13512
+ Data path delay                        4038
-------------------------------------   ----- 
End-of-path arrival time (ps)           17550
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:RowSync_1:href_\/clock_0                          macrocell22   6039  13512  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\Camera:RowSync_1:href_\/q  macrocell22   1250  14762   2456  RISE       1
\Camera:phase_1\/main_6     macrocell20   2788  17550   2456  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:RowSync_1:href_\/q
Path End       : \Camera:phase_0\/main_5
Capture Clock  : \Camera:phase_0\/clock_0
Path slack     : 2465p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13517
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           20007

Launch Clock Arrival Time                       0
+ Clock path delay                      13512
+ Data path delay                        4030
-------------------------------------   ----- 
End-of-path arrival time (ps)           17542
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:RowSync_1:href_\/clock_0                          macrocell22   6039  13512  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\Camera:RowSync_1:href_\/q  macrocell22   1250  14762   2456  RISE       1
\Camera:phase_0\/main_5     macrocell21   2780  17542   2465  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:B:dp\/cs_addr_0
Capture Clock  : \Camera:B:dp\/clock
Path slack     : 2828p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15250
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           25120

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        8776
-------------------------------------   ----- 
End-of-path arrival time (ps)           22292
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q       macrocell21     1250  14767  -8670  RISE       1
\Camera:B:dp\/cs_addr_0  datapathcell3   7526  22292   2828  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f1_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_2
Capture Clock  : \LCD:dp\/clock
Path slack     : 3440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. LCD_CLK:R#2)   13889
- Setup time                                     -4130
----------------------------------------------   ----- 
End-of-path required time (ps)                    9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f1_blk_stat_comb  datapathcell1   4020   4020   3440  RISE       1
\LCD:dp\/cs_addr_2         datapathcell1   2299   6319   3440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_0\/q
Path End       : \Camera:G:dp\/cs_addr_0
Capture Clock  : \Camera:G:dp\/clock
Path slack     : 3497p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14324
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24194

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        7180
-------------------------------------   ----- 
End-of-path arrival time (ps)           20697
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_0\/clock_0                                  macrocell21   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_0\/q       macrocell21     1250  14767  -8670  RISE       1
\Camera:G:dp\/cs_addr_0  datapathcell4   5930  20697   3497  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:G:dp\/cs_addr_1
Capture Clock  : \Camera:G:dp\/clock
Path slack     : 4933p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14324
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           24194

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        5745
-------------------------------------   ----- 
End-of-path arrival time (ps)           19261
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_1\/q       macrocell20     1250  14767  -7474  RISE       1
\Camera:G:dp\/cs_addr_1  datapathcell4   4495  19261   4933  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:G:dp\/clock                                       datapathcell4   6851  14324  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:B:dp\/cs_addr_1
Capture Clock  : \Camera:B:dp\/clock
Path slack     : 4941p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       15250
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           25120

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        6663
-------------------------------------   ----- 
End-of-path arrival time (ps)           20180
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_1\/q       macrocell20     1250  14767  -7474  RISE       1
\Camera:B:dp\/cs_addr_1  datapathcell3   5413  20180   4941  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:B:dp\/clock                                       datapathcell3   7777  15250  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:R:dp\/cs_addr_1
Capture Clock  : \Camera:R:dp\/clock
Path slack     : 4957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       16359
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           26229

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        7755
-------------------------------------   ----- 
End-of-path arrival time (ps)           21272
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_1\/q       macrocell20     1250  14767  -7474  RISE       1
\Camera:R:dp\/cs_addr_1  datapathcell5   6505  21272   4957  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:R:dp\/clock                                       datapathcell5   8886  16359  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:phase_1\/q
Path End       : \Camera:M:dp\/cs_addr_1
Capture Clock  : \Camera:M:dp\/clock
Path slack     : 4958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       16361
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                              -130
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           26231

Launch Clock Arrival Time                       0
+ Clock path delay                      13517
+ Data path delay                        7756
-------------------------------------   ----- 
End-of-path arrival time (ps)           21272
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:phase_1\/clock_0                                  macrocell20   6044  13517  RISE       1

Data path
pin name                 model name     delay     AT  slack  edge  Fanout
-----------------------  -------------  -----  -----  -----  ----  ------
\Camera:phase_1\/q       macrocell20     1250  14767  -7474  RISE       1
\Camera:M:dp\/cs_addr_1  datapathcell6   6506  21272   4958  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:M:dp\/clock                                       datapathcell6   8888  16361  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:Threshold:Sync:ctrl_reg\/control_0
Path End       : \Camera:FIFO_Colours:parity\/main_7
Capture Clock  : \Camera:FIFO_Colours:parity\/clock_0
Path slack     : 7318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15262
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Camera:Threshold:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Camera:Threshold:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   -611  RISE       1
\Camera:FIFO_Colours:parity\/main_7         macrocell23    2940   4990   7318  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO_Colours:parity\/clock_0                      macrocell23   7789  15262  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:Threshold:Sync:ctrl_reg\/control_0
Path End       : \Camera:FIFO:parity\/main_5
Capture Clock  : \Camera:FIFO:parity\/clock_0
Path slack     : 7337p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            15262
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Camera:Threshold:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Camera:Threshold:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   -611  RISE       1
\Camera:FIFO:parity\/main_5                 macrocell19    2921   4971   7337  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell19   7789  15262  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_303/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 101472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   111111
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 106981

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_303/q           macrocell18     1250   1250  101472  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4259   5509  101472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_303/q
Path End       : Net_303/main_0
Capture Clock  : Net_303/clock_0
Path slack     : 102763p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   111111
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 107601

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_303/q       macrocell18   1250   1250  101472  RISE       1
Net_303/main_0  macrocell18   3588   4838  102763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_303/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : \SW:cy_dffe_1\/main_1
Capture Clock  : \SW:cy_dffe_1\/clock_0
Path slack     : 986477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q           macrocell26   1250   1250  986477  RISE       1
\SW:cy_dffe_1\/main_1  macrocell25   8763  10013  986477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:cy_dffe_1\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : Net_400/main_2
Capture Clock  : Net_400/clock_0
Path slack     : 986873p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9617
-------------------------------------   ---- 
End-of-path arrival time (ps)           9617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell26         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q    macrocell26   1250   1250  986477  RISE       1
Net_400/main_2  macrocell27   8367   9617  986873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : Net_400/main_3
Capture Clock  : Net_400/clock_0
Path slack     : 987947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q    macrocell24   1250   1250  987947  RISE       1
Net_400/main_3  macrocell27   7293   8543  987947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : Net_430/main_2
Capture Clock  : Net_430/clock_0
Path slack     : 987947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q    macrocell24   1250   1250  987947  RISE       1
Net_430/main_2  macrocell28   7293   8543  987947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_430/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : \SW:mux_2\/main_0
Capture Clock  : \SW:mux_2\/clock_0
Path slack     : 990577p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell24         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q       macrocell24   1250   1250  987947  RISE       1
\SW:mux_2\/main_0  macrocell26   4663   5913  990577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_2\/q
Path End       : \SW:mux_1\/main_0
Capture Clock  : \SW:mux_1\/clock_0
Path slack     : 990862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_2\/clock_0                                         macrocell26         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
\SW:mux_2\/q       macrocell26   1250   1250  986477  RISE       1
\SW:mux_1\/main_0  macrocell24   4378   5628  990862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:mux_1\/q
Path End       : \SW:mux_1\/main_1
Capture Clock  : \SW:mux_1\/clock_0
Path slack     : 991492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell24         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
\SW:mux_1\/q       macrocell24   1250   1250  987947  RISE       1
\SW:mux_1\/main_1  macrocell24   3748   4998  991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:mux_1\/clock_0                                         macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_400/q
Path End       : Net_400/main_0
Capture Clock  : Net_400/clock_0
Path slack     : 991615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_400/q       macrocell27   1250   1250  991615  RISE       1
Net_400/main_0  macrocell27   3625   4875  991615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_430/q
Path End       : Net_430/main_0
Capture Clock  : Net_430/clock_0
Path slack     : 992441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_430/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_430/q       macrocell28   1250   1250  992441  RISE       1
Net_430/main_0  macrocell28   2799   4049  992441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_430/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SW:cy_dffe_1\/q
Path End       : \SW:cy_dffe_1\/main_2
Capture Clock  : \SW:cy_dffe_1\/clock_0
Path slack     : 992958p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SW_Clock:R#1 vs. SW_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:cy_dffe_1\/clock_0                                     macrocell25         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SW:cy_dffe_1\/q       macrocell25   1250   1250  992958  RISE       1
\SW:cy_dffe_1\/main_2  macrocell25   2282   3532  992958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SW:cy_dffe_1\/clock_0                                     macrocell25         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

