Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:10:34	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	788	12	1	false	0	0		0	
2019-04-12 16:10:38	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2198	212	1	false	0	0		0	
2019-04-12 16:10:42	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	640	9	3	false	0	0		0	
2019-04-12 16:10:46	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1858	242	0	false	0	0		0	
2019-04-12 16:10:50	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	892	9	1	false	0	0		0	
2019-04-12 16:10:54	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2092	103	1	false	0	0		0	
2019-04-12 16:10:58	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3612	158	0	false	0	0		0	
2019-04-12 16:11:03	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	738	12	1	false	0	0		0	
2019-04-12 16:11:07	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3418	284	4	false	0	0		0	
2019-04-12 16:11:11	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3332	243	4	false	0	0		0	
2019-04-12 16:11:15	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2772	56	1	false	0	0		0	
2019-04-12 16:11:19	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2836	59	1	false	0	0		0	
2019-04-12 16:11:23	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2788	145	1	false	0	0		0	
2019-04-12 16:11:27	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1860	59	0	false	0	0		0	
2019-04-12 16:11:32	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3636	149	0	false	0	0		0	
2019-04-12 16:11:36	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1560	65	0	false	0	0		0	
2019-04-12 16:11:40	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3022	147	0	false	0	0		0	
2019-04-12 16:11:44	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1962	65	0	false	0	0		0	
2019-04-12 16:11:48	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6464	133	1	false	0	0		0	
2019-04-12 16:11:53	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1258	10	0	false	0	0		0	
2019-04-12 16:11:56	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2048	105	0	false	0	0		0	
2019-04-12 16:12:03	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	788	12	1	false	0	0		0	
2019-04-12 16:12:08	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2198	212	1	false	0	0		0	
2019-04-12 16:12:12	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	640	9	3	false	0	0		0	
2019-04-12 16:12:17	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1858	242	0	false	0	0		0	
2019-04-12 16:12:21	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	892	9	1	false	0	0		0	
2019-04-12 16:12:25	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2092	103	1	false	0	0		0	
2019-04-12 16:12:29	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3612	158	0	false	0	0		0	
2019-04-12 16:12:34	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	738	12	1	false	0	0		0	
2019-04-12 16:12:38	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3418	284	4	false	0	0		0	
2019-04-12 16:12:43	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3332	243	4	false	0	0		0	
2019-04-12 16:12:47	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2772	56	1	false	0	0		0	
2019-04-12 16:12:52	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2836	59	1	false	0	0		0	
2019-04-12 16:12:56	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2788	145	1	false	0	0		0	
2019-04-12 16:13:01	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1860	59	0	false	0	0		0	
2019-04-12 16:13:06	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3636	149	0	false	0	0		0	
2019-04-12 16:13:10	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1560	65	0	false	0	0		0	
2019-04-12 16:13:15	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3022	147	0	false	0	0		0	
2019-04-12 16:13:19	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1962	65	0	false	0	0		0	
2019-04-12 16:13:24	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6464	133	1	false	0	0		0	
2019-04-12 16:13:28	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1258	10	0	false	0	0		0	
2019-04-12 16:13:33	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2048	105	0	false	0	0		0	
2019-04-12 16:13:40	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	790	12	1	false	0	0		0	
2019-04-12 16:13:45	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2166	212	1	false	0	0		0	
2019-04-12 16:13:49	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	638	9	3	false	0	0		0	
2019-04-12 16:13:54	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1842	242	0	false	0	0		0	
2019-04-12 16:13:58	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	886	9	1	false	0	0		0	
2019-04-12 16:14:03	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2066	103	1	false	0	0		0	
2019-04-12 16:14:07	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3636	158	0	false	0	0		0	
2019-04-12 16:14:12	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	740	12	1	false	0	0		0	
2019-04-12 16:14:17	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3384	284	4	false	0	0		0	
2019-04-12 16:14:22	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3298	243	4	false	0	0		0	
2019-04-12 16:14:27	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2760	56	1	false	0	0		0	
2019-04-12 16:14:31	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2822	59	1	false	0	0		0	
2019-04-12 16:14:36	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2766	145	1	false	0	0		0	
2019-04-12 16:14:41	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1852	59	0	false	0	0		0	
2019-04-12 16:14:46	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3602	149	0	false	0	0		0	
2019-04-12 16:14:51	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1550	65	0	false	0	0		0	
2019-04-12 16:14:55	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2998	147	0	false	0	0		0	
2019-04-12 16:15:00	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1952	65	0	false	0	0		0	
2019-04-12 16:15:05	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6492	133	1	false	0	0		0	
2019-04-12 16:15:09	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1256	10	0	false	0	0		0	
2019-04-12 16:15:14	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2022	105	0	false	0	0		0	
2019-04-12 16:15:19	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	790	12	1	false	0	0		0	
2019-04-12 16:15:22	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2160	206	1	false	0	0		0	
2019-04-12 16:15:25	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	638	9	3	false	0	0		0	
2019-04-12 16:15:28	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1836	236	0	false	0	0		0	
2019-04-12 16:15:31	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	886	9	1	false	0	0		0	
2019-04-12 16:15:34	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2060	97	1	false	0	0		0	
2019-04-12 16:15:37	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3630	152	0	false	0	0		0	
2019-04-12 16:15:40	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	740	12	1	false	0	0		0	
2019-04-12 16:15:44	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3378	278	4	false	0	0		0	
2019-04-12 16:15:47	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3292	237	4	false	0	0		0	
2019-04-12 16:15:50	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2756	52	1	false	0	0		0	
2019-04-12 16:15:53	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2818	55	1	false	0	0		0	
2019-04-12 16:15:56	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2760	139	1	false	0	0		0	
2019-04-12 16:16:00	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1852	59	0	false	0	0		0	
2019-04-12 16:16:03	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3596	143	0	false	0	0		0	
2019-04-12 16:16:06	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1550	65	0	false	0	0		0	
2019-04-12 16:16:09	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2992	141	0	false	0	0		0	
2019-04-12 16:16:13	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1952	65	0	false	0	0		0	
2019-04-12 16:16:16	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6492	133	1	false	0	0		0	
2019-04-12 16:16:19	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1256	10	0	false	0	0		0	
2019-04-12 16:16:22	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2016	99	0	false	0	0		0	
2019-04-12 16:16:28	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	790	12	1	false	0	0		0	
2019-04-12 16:16:31	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2162	206	1	false	0	0		0	
2019-04-12 16:16:33	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	626	9	3	false	0	0		0	
2019-04-12 16:16:36	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1812	236	0	false	0	0		0	
2019-04-12 16:16:39	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	874	9	1	false	0	0		0	
2019-04-12 16:16:42	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2060	97	1	false	0	0		0	
2019-04-12 16:16:44	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3644	152	0	false	0	0		0	
2019-04-12 16:16:47	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	740	12	1	false	0	0		0	
2019-04-12 16:16:50	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3358	278	4	false	0	0		0	
2019-04-12 16:16:53	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3272	237	4	false	0	0		0	
2019-04-12 16:16:56	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2530	52	1	false	0	0		0	
2019-04-12 16:16:59	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2592	55	1	false	0	0		0	
2019-04-12 16:17:02	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2750	139	1	false	0	0		0	
2019-04-12 16:17:05	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1852	59	0	false	0	0		0	
2019-04-12 16:17:08	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3600	143	0	false	0	0		0	
2019-04-12 16:17:11	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1536	65	0	false	0	0		0	
2019-04-12 16:17:14	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2992	141	0	false	0	0		0	
2019-04-12 16:17:17	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1952	65	0	false	0	0		0	
2019-04-12 16:17:20	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6448	133	1	false	0	0		0	
2019-04-12 16:17:23	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1244	10	0	false	0	0		0	
2019-04-12 16:17:25	44	44.61	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304828	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=8internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2020	99	0	false	0	0		0	
