set ::env(PROJECT_NAME) avr_core
set ::env(DESIGN_TOP) AVR_Core
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/avr_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/avr_core/rtl/avr_core.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
