// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_2_din,
        connect_2_num_data_valid,
        connect_2_fifo_cap,
        connect_2_full_n,
        connect_2_write,
        B_COL_5_load,
        conv3_i_i,
        conv3_i_i_1,
        conv3_i_i_2,
        conv3_i_i_3,
        conv3_i_i_4,
        conv3_i_i_5,
        conv3_i_i_6,
        conv3_i_i_7,
        conv3_i_i_8,
        conv3_i_i_9,
        conv3_i_i_10,
        conv3_i_i_11,
        conv3_i_i_12,
        conv3_i_i_13,
        conv3_i_i_14,
        conv3_i_i_15,
        conv3_i_i_16,
        conv3_i_i_17,
        conv3_i_i_18,
        conv3_i_i_19,
        conv3_i_i_20,
        conv3_i_i_21,
        conv3_i_i_22,
        conv3_i_i_23,
        conv3_i_i_24,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_q0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0,
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] connect_2_din;
input  [2:0] connect_2_num_data_valid;
input  [2:0] connect_2_fifo_cap;
input   connect_2_full_n;
output   connect_2_write;
input  [31:0] B_COL_5_load;
input  [7:0] conv3_i_i;
input  [7:0] conv3_i_i_1;
input  [7:0] conv3_i_i_2;
input  [7:0] conv3_i_i_3;
input  [7:0] conv3_i_i_4;
input  [7:0] conv3_i_i_5;
input  [7:0] conv3_i_i_6;
input  [7:0] conv3_i_i_7;
input  [7:0] conv3_i_i_8;
input  [7:0] conv3_i_i_9;
input  [7:0] conv3_i_i_10;
input  [7:0] conv3_i_i_11;
input  [7:0] conv3_i_i_12;
input  [7:0] conv3_i_i_13;
input  [7:0] conv3_i_i_14;
input  [7:0] conv3_i_i_15;
input  [7:0] conv3_i_i_16;
input  [7:0] conv3_i_i_17;
input  [7:0] conv3_i_i_18;
input  [7:0] conv3_i_i_19;
input  [7:0] conv3_i_i_20;
input  [7:0] conv3_i_i_21;
input  [7:0] conv3_i_i_22;
input  [7:0] conv3_i_i_23;
input  [7:0] conv3_i_i_24;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0;
output  [4:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_q0;
output  [4:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address0;
output   p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0;
input  [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_q0;

reg ap_idle;
reg connect_2_write;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0;
reg p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
reg    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln121_fu_750_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_2_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [15:0] conv3_i_i_24_cast_fu_642_p1;
reg  signed [15:0] conv3_i_i_24_cast_reg_1212;
reg    ap_block_pp0_stage0_11001;
wire  signed [15:0] conv3_i_i_23_cast_fu_646_p1;
reg  signed [15:0] conv3_i_i_23_cast_reg_1217;
wire  signed [15:0] conv3_i_i_22_cast_fu_650_p1;
reg  signed [15:0] conv3_i_i_22_cast_reg_1222;
wire  signed [15:0] conv3_i_i_21_cast_fu_654_p1;
reg  signed [15:0] conv3_i_i_21_cast_reg_1227;
wire  signed [15:0] conv3_i_i_20_cast_fu_658_p1;
reg  signed [15:0] conv3_i_i_20_cast_reg_1232;
wire  signed [15:0] conv3_i_i_19_cast_fu_662_p1;
reg  signed [15:0] conv3_i_i_19_cast_reg_1237;
wire  signed [15:0] conv3_i_i_18_cast_fu_666_p1;
reg  signed [15:0] conv3_i_i_18_cast_reg_1242;
wire  signed [15:0] conv3_i_i_17_cast_fu_670_p1;
reg  signed [15:0] conv3_i_i_17_cast_reg_1247;
wire  signed [15:0] conv3_i_i_16_cast_fu_674_p1;
reg  signed [15:0] conv3_i_i_16_cast_reg_1252;
wire  signed [15:0] conv3_i_i_15_cast_fu_678_p1;
reg  signed [15:0] conv3_i_i_15_cast_reg_1257;
wire  signed [15:0] conv3_i_i_14_cast_fu_682_p1;
reg  signed [15:0] conv3_i_i_14_cast_reg_1262;
wire  signed [15:0] conv3_i_i_13_cast_fu_686_p1;
reg  signed [15:0] conv3_i_i_13_cast_reg_1267;
wire  signed [15:0] conv3_i_i_12_cast_fu_690_p1;
reg  signed [15:0] conv3_i_i_12_cast_reg_1272;
wire  signed [15:0] conv3_i_i_11_cast_fu_694_p1;
reg  signed [15:0] conv3_i_i_11_cast_reg_1277;
wire  signed [15:0] conv3_i_i_10_cast_fu_698_p1;
reg  signed [15:0] conv3_i_i_10_cast_reg_1282;
wire  signed [15:0] conv3_i_i_9_cast_fu_702_p1;
reg  signed [15:0] conv3_i_i_9_cast_reg_1287;
wire  signed [15:0] conv3_i_i_8_cast_fu_706_p1;
reg  signed [15:0] conv3_i_i_8_cast_reg_1292;
wire  signed [15:0] conv3_i_i_7_cast_fu_710_p1;
reg  signed [15:0] conv3_i_i_7_cast_reg_1297;
wire  signed [15:0] conv3_i_i_6_cast_fu_714_p1;
reg  signed [15:0] conv3_i_i_6_cast_reg_1302;
wire  signed [15:0] conv3_i_i_5_cast_fu_718_p1;
reg  signed [15:0] conv3_i_i_5_cast_reg_1307;
wire  signed [15:0] conv3_i_i_4_cast_fu_722_p1;
reg  signed [15:0] conv3_i_i_4_cast_reg_1312;
wire  signed [15:0] conv3_i_i_3_cast_fu_726_p1;
reg  signed [15:0] conv3_i_i_3_cast_reg_1317;
wire  signed [15:0] conv3_i_i_2_cast_fu_730_p1;
reg  signed [15:0] conv3_i_i_2_cast_reg_1322;
wire  signed [15:0] conv3_i_i_1_cast_fu_734_p1;
reg  signed [15:0] conv3_i_i_1_cast_reg_1327;
wire  signed [15:0] conv3_i_i_cast_fu_738_p1;
reg  signed [15:0] conv3_i_i_cast_reg_1332;
wire   [63:0] zext_ln121_fu_762_p1;
reg   [63:0] zext_ln121_reg_1341;
reg   [63:0] zext_ln121_reg_1341_pp0_iter1_reg;
reg   [63:0] zext_ln121_reg_1341_pp0_iter2_reg;
reg   [63:0] zext_ln121_reg_1341_pp0_iter3_reg;
reg   [63:0] zext_ln121_reg_1341_pp0_iter4_reg;
reg  signed [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_load_reg_1414;
reg  signed [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_reg_1464;
reg  signed [7:0] void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_493_reg_1524;
wire  signed [16:0] grp_fu_1079_p3;
reg  signed [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_reg_1574;
reg  signed [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_reg_1579;
wire  signed [16:0] grp_fu_1094_p3;
reg  signed [7:0] void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_495_reg_1614;
reg  signed [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_load_reg_1619;
reg  signed [7:0] void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_496_reg_1634;
wire  signed [16:0] grp_fu_1117_p3;
wire  signed [18:0] grp_fu_1124_p3;
reg  signed [18:0] add_ln127_30_reg_1674;
wire  signed [16:0] grp_fu_1131_p3;
reg  signed [16:0] add_ln127_31_reg_1679;
wire   [17:0] add_ln127_36_fu_949_p2;
reg   [17:0] add_ln127_36_reg_1684;
wire  signed [16:0] grp_fu_1161_p3;
wire  signed [16:0] grp_fu_1154_p3;
wire  signed [16:0] grp_fu_1168_p3;
wire  signed [19:0] grp_fu_1191_p3;
reg  signed [19:0] add_ln130_1_reg_1719;
wire  signed [16:0] grp_fu_1198_p3;
reg  signed [16:0] add_ln130_3_reg_1724;
wire   [17:0] add_ln130_9_fu_990_p2;
reg   [17:0] add_ln130_9_reg_1729;
reg   [0:0] tmp_reg_1734;
reg   [12:0] trunc_ln130_5_reg_1739;
reg   [12:0] trunc_ln130_6_reg_1744;
reg   [31:0] ib_fu_150;
wire   [31:0] add_ln121_fu_756_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_ib_1;
reg    ap_block_pp0_stage0_01001;
wire  signed [7:0] mul_ln127_fu_787_p1;
wire  signed [15:0] mul_ln127_fu_787_p2;
wire  signed [7:0] mul_ln127_29_fu_811_p1;
wire  signed [15:0] mul_ln127_29_fu_811_p2;
wire  signed [7:0] mul_ln127_37_fu_839_p1;
wire  signed [16:0] grp_fu_1086_p3;
wire  signed [15:0] mul_ln127_37_fu_839_p2;
wire  signed [7:0] mul_ln127_32_fu_866_p1;
wire  signed [7:0] mul_ln127_34_fu_874_p1;
wire  signed [16:0] grp_fu_1109_p3;
wire  signed [17:0] sext_ln127_109_fu_895_p1;
wire  signed [17:0] grp_fu_1101_p3;
(* use_dsp48 = "no" *) wire  signed [17:0] add_ln127_29_fu_898_p2;
wire  signed [15:0] mul_ln127_32_fu_866_p2;
wire  signed [15:0] mul_ln127_34_fu_874_p2;
wire  signed [7:0] mul_ln127_39_fu_918_p1;
wire  signed [7:0] mul_ln127_41_fu_926_p1;
wire  signed [7:0] mul_ln127_45_fu_934_p1;
wire  signed [15:0] mul_ln127_39_fu_918_p2;
wire  signed [16:0] grp_fu_1138_p3;
wire  signed [16:0] grp_fu_1146_p3;
wire  signed [17:0] sext_ln127_121_fu_946_p1;
wire  signed [17:0] sext_ln127_120_fu_943_p1;
wire  signed [15:0] mul_ln127_41_fu_926_p2;
wire  signed [15:0] mul_ln127_45_fu_934_p2;
wire  signed [18:0] sext_ln127_119_fu_963_p1;
wire  signed [18:0] sext_ln127_122_fu_971_p1;
(* use_dsp48 = "no" *) wire   [18:0] add_ln127_32_fu_966_p2;
wire  signed [18:0] add_ln127_37_fu_974_p2;
wire  signed [16:0] grp_fu_1183_p3;
wire  signed [16:0] grp_fu_1175_p3;
wire  signed [17:0] sext_ln130_5_fu_987_p1;
wire  signed [17:0] sext_ln130_4_fu_984_p1;
wire  signed [19:0] sext_ln130_3_fu_996_p1;
wire  signed [19:0] sext_ln130_6_fu_1004_p1;
(* use_dsp48 = "no" *) wire   [19:0] add_ln130_4_fu_999_p2;
wire   [19:0] add_ln130_fu_1007_p2;
wire   [19:0] sub_ln130_fu_1021_p2;
wire  signed [13:0] sext_ln130_7_fu_1047_p1;
wire   [14:0] zext_ln130_fu_1050_p1;
wire  signed [13:0] sext_ln130_8_fu_1060_p1;
wire   [14:0] sub_ln130_2_fu_1054_p2;
wire   [14:0] zext_ln130_2_fu_1063_p1;
wire   [14:0] output_data_fu_1067_p3;
wire  signed [7:0] grp_fu_1079_p1;
wire  signed [7:0] grp_fu_1086_p1;
wire  signed [7:0] grp_fu_1094_p1;
wire  signed [7:0] grp_fu_1101_p1;
wire  signed [7:0] grp_fu_1109_p1;
wire  signed [7:0] grp_fu_1117_p1;
wire  signed [7:0] grp_fu_1124_p1;
wire  signed [7:0] grp_fu_1131_p1;
wire  signed [7:0] grp_fu_1138_p1;
wire  signed [7:0] grp_fu_1146_p1;
wire  signed [7:0] grp_fu_1154_p1;
wire  signed [7:0] grp_fu_1161_p1;
wire  signed [7:0] grp_fu_1168_p1;
wire  signed [7:0] grp_fu_1175_p1;
wire  signed [7:0] grp_fu_1183_p1;
wire  signed [7:0] grp_fu_1191_p1;
wire  signed [7:0] grp_fu_1198_p1;
reg    grp_fu_1079_ce;
reg    grp_fu_1086_ce;
reg    grp_fu_1094_ce;
reg    grp_fu_1101_ce;
reg    grp_fu_1109_ce;
reg    grp_fu_1117_ce;
reg    grp_fu_1124_ce;
reg    grp_fu_1131_ce;
reg    grp_fu_1138_ce;
reg    grp_fu_1146_ce;
reg    grp_fu_1154_ce;
reg    grp_fu_1161_ce;
reg    grp_fu_1168_ce;
reg    grp_fu_1175_ce;
reg    grp_fu_1183_ce;
reg    grp_fu_1191_ce;
reg    grp_fu_1198_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ib_fu_150 = 32'd0;
#0 ap_done_reg = 1'b0;
end

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U34(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_load_reg_1414),
    .din1(mul_ln127_fu_787_p1),
    .dout(mul_ln127_fu_787_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U35(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_reg_1464),
    .din1(mul_ln127_29_fu_811_p1),
    .dout(mul_ln127_29_fu_811_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U36(
    .din0(void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_493_reg_1524),
    .din1(mul_ln127_37_fu_839_p1),
    .dout(mul_ln127_37_fu_839_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U37(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_reg_1574),
    .din1(mul_ln127_32_fu_866_p1),
    .dout(mul_ln127_32_fu_866_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U38(
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_reg_1579),
    .din1(mul_ln127_34_fu_874_p1),
    .dout(mul_ln127_34_fu_874_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U39(
    .din0(void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_495_reg_1614),
    .din1(mul_ln127_39_fu_918_p1),
    .dout(mul_ln127_39_fu_918_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U40(
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_load_reg_1619),
    .din1(mul_ln127_41_fu_926_p1),
    .dout(mul_ln127_41_fu_926_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U41(
    .din0(void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_496_reg_1634),
    .din1(mul_ln127_45_fu_934_p1),
    .dout(mul_ln127_45_fu_934_p2)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_q0),
    .din1(grp_fu_1079_p1),
    .din2(mul_ln127_fu_787_p2),
    .ce(grp_fu_1079_ce),
    .dout(grp_fu_1079_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_q0),
    .din1(grp_fu_1086_p1),
    .din2(grp_fu_1079_p3),
    .ce(grp_fu_1086_ce),
    .dout(grp_fu_1086_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0),
    .din1(grp_fu_1094_p1),
    .din2(mul_ln127_29_fu_811_p2),
    .ce(grp_fu_1094_ce),
    .dout(grp_fu_1094_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_8s_8s_17s_18_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .din1(grp_fu_1101_p1),
    .din2(grp_fu_1086_p3),
    .ce(grp_fu_1101_ce),
    .dout(grp_fu_1101_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .din1(grp_fu_1109_p1),
    .din2(grp_fu_1094_p3),
    .ce(grp_fu_1109_ce),
    .dout(grp_fu_1109_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0),
    .din1(grp_fu_1117_p1),
    .din2(mul_ln127_37_fu_839_p2),
    .ce(grp_fu_1117_ce),
    .dout(grp_fu_1117_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
mac_muladd_8s_8s_18s_19_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0),
    .din1(grp_fu_1124_p1),
    .din2(add_ln127_29_fu_898_p2),
    .ce(grp_fu_1124_ce),
    .dout(grp_fu_1124_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .din1(grp_fu_1131_p1),
    .din2(mul_ln127_32_fu_866_p2),
    .ce(grp_fu_1131_ce),
    .dout(grp_fu_1131_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0),
    .din1(grp_fu_1138_p1),
    .din2(mul_ln127_34_fu_874_p2),
    .ce(grp_fu_1138_ce),
    .dout(grp_fu_1138_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0),
    .din1(grp_fu_1146_p1),
    .din2(grp_fu_1117_p3),
    .ce(grp_fu_1146_ce),
    .dout(grp_fu_1146_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0),
    .din1(grp_fu_1154_p1),
    .din2(mul_ln127_39_fu_918_p2),
    .ce(grp_fu_1154_ce),
    .dout(grp_fu_1154_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_q0),
    .din1(grp_fu_1161_p1),
    .din2(mul_ln127_45_fu_934_p2),
    .ce(grp_fu_1161_ce),
    .dout(grp_fu_1161_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_q0),
    .din1(grp_fu_1168_p1),
    .din2(mul_ln127_41_fu_926_p2),
    .ce(grp_fu_1168_ce),
    .dout(grp_fu_1168_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_q0),
    .din1(grp_fu_1175_p1),
    .din2(grp_fu_1168_p3),
    .ce(grp_fu_1175_ce),
    .dout(grp_fu_1175_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_q0),
    .din1(grp_fu_1183_p1),
    .din2(grp_fu_1154_p3),
    .ce(grp_fu_1183_ce),
    .dout(grp_fu_1183_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
mac_muladd_8s_8s_19s_20_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_q0),
    .din1(grp_fu_1191_p1),
    .din2(add_ln127_37_fu_974_p2),
    .ce(grp_fu_1191_ce),
    .dout(grp_fu_1191_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_q0),
    .din1(grp_fu_1198_p1),
    .din2(grp_fu_1161_p3),
    .ce(grp_fu_1198_ce),
    .dout(grp_fu_1198_p3)
);

LeNet_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln121_fu_750_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            ib_fu_150 <= add_ln121_fu_756_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ib_fu_150 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        add_ln127_30_reg_1674 <= grp_fu_1124_p3;
        add_ln127_31_reg_1679 <= grp_fu_1131_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln127_36_reg_1684 <= add_ln127_36_fu_949_p2;
        add_ln130_9_reg_1729 <= add_ln130_9_fu_990_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_reg_1579 <= p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0;
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_load_reg_1619 <= p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_q0;
        tmp_reg_1734 <= add_ln130_fu_1007_p2[32'd19];
        trunc_ln130_5_reg_1739 <= {{sub_ln130_fu_1021_p2[19:7]}};
        trunc_ln130_6_reg_1744 <= {{add_ln130_fu_1007_p2[19:7]}};
        void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_493_reg_1524 <= p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0;
        void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_495_reg_1614 <= p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0;
        void_SMM_1u_25u_20u_hls_stream_ap_int_32_0_hls_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_496_reg_1634 <= p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_q0;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_reg_1574 <= void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_reg_1464 <= void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_load_reg_1414 <= void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_q0;
        zext_ln121_reg_1341_pp0_iter2_reg[31 : 0] <= zext_ln121_reg_1341_pp0_iter1_reg[31 : 0];
        zext_ln121_reg_1341_pp0_iter3_reg[31 : 0] <= zext_ln121_reg_1341_pp0_iter2_reg[31 : 0];
        zext_ln121_reg_1341_pp0_iter4_reg[31 : 0] <= zext_ln121_reg_1341_pp0_iter3_reg[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        add_ln130_1_reg_1719 <= grp_fu_1191_p3;
        add_ln130_3_reg_1724 <= grp_fu_1198_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv3_i_i_10_cast_reg_1282 <= conv3_i_i_10_cast_fu_698_p1;
        conv3_i_i_11_cast_reg_1277 <= conv3_i_i_11_cast_fu_694_p1;
        conv3_i_i_12_cast_reg_1272 <= conv3_i_i_12_cast_fu_690_p1;
        conv3_i_i_13_cast_reg_1267 <= conv3_i_i_13_cast_fu_686_p1;
        conv3_i_i_14_cast_reg_1262 <= conv3_i_i_14_cast_fu_682_p1;
        conv3_i_i_15_cast_reg_1257 <= conv3_i_i_15_cast_fu_678_p1;
        conv3_i_i_16_cast_reg_1252 <= conv3_i_i_16_cast_fu_674_p1;
        conv3_i_i_17_cast_reg_1247 <= conv3_i_i_17_cast_fu_670_p1;
        conv3_i_i_18_cast_reg_1242 <= conv3_i_i_18_cast_fu_666_p1;
        conv3_i_i_19_cast_reg_1237 <= conv3_i_i_19_cast_fu_662_p1;
        conv3_i_i_1_cast_reg_1327 <= conv3_i_i_1_cast_fu_734_p1;
        conv3_i_i_20_cast_reg_1232 <= conv3_i_i_20_cast_fu_658_p1;
        conv3_i_i_21_cast_reg_1227 <= conv3_i_i_21_cast_fu_654_p1;
        conv3_i_i_22_cast_reg_1222 <= conv3_i_i_22_cast_fu_650_p1;
        conv3_i_i_23_cast_reg_1217 <= conv3_i_i_23_cast_fu_646_p1;
        conv3_i_i_24_cast_reg_1212 <= conv3_i_i_24_cast_fu_642_p1;
        conv3_i_i_2_cast_reg_1322 <= conv3_i_i_2_cast_fu_730_p1;
        conv3_i_i_3_cast_reg_1317 <= conv3_i_i_3_cast_fu_726_p1;
        conv3_i_i_4_cast_reg_1312 <= conv3_i_i_4_cast_fu_722_p1;
        conv3_i_i_5_cast_reg_1307 <= conv3_i_i_5_cast_fu_718_p1;
        conv3_i_i_6_cast_reg_1302 <= conv3_i_i_6_cast_fu_714_p1;
        conv3_i_i_7_cast_reg_1297 <= conv3_i_i_7_cast_fu_710_p1;
        conv3_i_i_8_cast_reg_1292 <= conv3_i_i_8_cast_fu_706_p1;
        conv3_i_i_9_cast_reg_1287 <= conv3_i_i_9_cast_fu_702_p1;
        conv3_i_i_cast_reg_1332 <= conv3_i_i_cast_fu_738_p1;
        zext_ln121_reg_1341[31 : 0] <= zext_ln121_fu_762_p1[31 : 0];
        zext_ln121_reg_1341_pp0_iter1_reg[31 : 0] <= zext_ln121_reg_1341[31 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln121_fu_750_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ib_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_ib_1 = ib_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_2_blk_n = connect_2_full_n;
    end else begin
        connect_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_2_write = 1'b1;
    end else begin
        connect_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1079_ce = 1'b1;
    end else begin
        grp_fu_1079_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1086_ce = 1'b1;
    end else begin
        grp_fu_1086_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1094_ce = 1'b1;
    end else begin
        grp_fu_1094_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1101_ce = 1'b1;
    end else begin
        grp_fu_1101_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1109_ce = 1'b1;
    end else begin
        grp_fu_1109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1117_ce = 1'b1;
    end else begin
        grp_fu_1117_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1124_ce = 1'b1;
    end else begin
        grp_fu_1124_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1131_ce = 1'b1;
    end else begin
        grp_fu_1131_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1138_ce = 1'b1;
    end else begin
        grp_fu_1138_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1146_ce = 1'b1;
    end else begin
        grp_fu_1146_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1154_ce = 1'b1;
    end else begin
        grp_fu_1154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1161_ce = 1'b1;
    end else begin
        grp_fu_1161_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1168_ce = 1'b1;
    end else begin
        grp_fu_1168_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1175_ce = 1'b1;
    end else begin
        grp_fu_1175_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1183_ce = 1'b1;
    end else begin
        grp_fu_1183_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1191_ce = 1'b1;
    end else begin
        grp_fu_1191_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1198_ce = 1'b1;
    end else begin
        grp_fu_1198_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln121_fu_756_p2 = (ap_sig_allocacmp_ib_1 + 32'd1);

assign add_ln127_29_fu_898_p2 = ($signed(sext_ln127_109_fu_895_p1) + $signed(grp_fu_1101_p3));

assign add_ln127_32_fu_966_p2 = ($signed(sext_ln127_119_fu_963_p1) + $signed(add_ln127_30_reg_1674));

assign add_ln127_36_fu_949_p2 = ($signed(sext_ln127_121_fu_946_p1) + $signed(sext_ln127_120_fu_943_p1));

assign add_ln127_37_fu_974_p2 = ($signed(sext_ln127_122_fu_971_p1) + $signed(add_ln127_32_fu_966_p2));

assign add_ln130_4_fu_999_p2 = ($signed(sext_ln130_3_fu_996_p1) + $signed(add_ln130_1_reg_1719));

assign add_ln130_9_fu_990_p2 = ($signed(sext_ln130_5_fu_987_p1) + $signed(sext_ln130_4_fu_984_p1));

assign add_ln130_fu_1007_p2 = ($signed(sext_ln130_6_fu_1004_p1) + $signed(add_ln130_4_fu_999_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter11 = (connect_2_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign connect_2_din = $signed(output_data_fu_1067_p3);

assign conv3_i_i_10_cast_fu_698_p1 = $signed(conv3_i_i_10);

assign conv3_i_i_11_cast_fu_694_p1 = $signed(conv3_i_i_11);

assign conv3_i_i_12_cast_fu_690_p1 = $signed(conv3_i_i_12);

assign conv3_i_i_13_cast_fu_686_p1 = $signed(conv3_i_i_13);

assign conv3_i_i_14_cast_fu_682_p1 = $signed(conv3_i_i_14);

assign conv3_i_i_15_cast_fu_678_p1 = $signed(conv3_i_i_15);

assign conv3_i_i_16_cast_fu_674_p1 = $signed(conv3_i_i_16);

assign conv3_i_i_17_cast_fu_670_p1 = $signed(conv3_i_i_17);

assign conv3_i_i_18_cast_fu_666_p1 = $signed(conv3_i_i_18);

assign conv3_i_i_19_cast_fu_662_p1 = $signed(conv3_i_i_19);

assign conv3_i_i_1_cast_fu_734_p1 = $signed(conv3_i_i_1);

assign conv3_i_i_20_cast_fu_658_p1 = $signed(conv3_i_i_20);

assign conv3_i_i_21_cast_fu_654_p1 = $signed(conv3_i_i_21);

assign conv3_i_i_22_cast_fu_650_p1 = $signed(conv3_i_i_22);

assign conv3_i_i_23_cast_fu_646_p1 = $signed(conv3_i_i_23);

assign conv3_i_i_24_cast_fu_642_p1 = $signed(conv3_i_i_24);

assign conv3_i_i_2_cast_fu_730_p1 = $signed(conv3_i_i_2);

assign conv3_i_i_3_cast_fu_726_p1 = $signed(conv3_i_i_3);

assign conv3_i_i_4_cast_fu_722_p1 = $signed(conv3_i_i_4);

assign conv3_i_i_5_cast_fu_718_p1 = $signed(conv3_i_i_5);

assign conv3_i_i_6_cast_fu_714_p1 = $signed(conv3_i_i_6);

assign conv3_i_i_7_cast_fu_710_p1 = $signed(conv3_i_i_7);

assign conv3_i_i_8_cast_fu_706_p1 = $signed(conv3_i_i_8);

assign conv3_i_i_9_cast_fu_702_p1 = $signed(conv3_i_i_9);

assign conv3_i_i_cast_fu_738_p1 = $signed(conv3_i_i);

assign grp_fu_1079_p1 = conv3_i_i_2_cast_reg_1322;

assign grp_fu_1086_p1 = conv3_i_i_1_cast_reg_1327;

assign grp_fu_1094_p1 = conv3_i_i_6_cast_reg_1302;

assign grp_fu_1101_p1 = conv3_i_i_3_cast_reg_1317;

assign grp_fu_1109_p1 = conv3_i_i_4_cast_reg_1312;

assign grp_fu_1117_p1 = conv3_i_i_14_cast_reg_1262;

assign grp_fu_1124_p1 = conv3_i_i_7_cast_reg_1297;

assign grp_fu_1131_p1 = conv3_i_i_9_cast_reg_1287;

assign grp_fu_1138_p1 = conv3_i_i_11_cast_reg_1277;

assign grp_fu_1146_p1 = conv3_i_i_12_cast_reg_1272;

assign grp_fu_1154_p1 = conv3_i_i_16_cast_reg_1252;

assign grp_fu_1161_p1 = conv3_i_i_20_cast_reg_1232;

assign grp_fu_1168_p1 = conv3_i_i_24_cast_reg_1212;

assign grp_fu_1175_p1 = conv3_i_i_18_cast_reg_1242;

assign grp_fu_1183_p1 = conv3_i_i_19_cast_reg_1237;

assign grp_fu_1191_p1 = conv3_i_i_22_cast_reg_1222;

assign grp_fu_1198_p1 = conv3_i_i_23_cast_reg_1217;

assign icmp_ln121_fu_750_p2 = ((ap_sig_allocacmp_ib_1 == B_COL_5_load) ? 1'b1 : 1'b0);

assign mul_ln127_29_fu_811_p1 = conv3_i_i_5_cast_reg_1307;

assign mul_ln127_32_fu_866_p1 = conv3_i_i_8_cast_reg_1292;

assign mul_ln127_34_fu_874_p1 = conv3_i_i_10_cast_reg_1282;

assign mul_ln127_37_fu_839_p1 = conv3_i_i_13_cast_reg_1267;

assign mul_ln127_39_fu_918_p1 = conv3_i_i_15_cast_reg_1257;

assign mul_ln127_41_fu_926_p1 = conv3_i_i_17_cast_reg_1247;

assign mul_ln127_45_fu_934_p1 = conv3_i_i_21_cast_reg_1227;

assign mul_ln127_fu_787_p1 = conv3_i_i_cast_reg_1332;

assign output_data_fu_1067_p3 = ((tmp_reg_1734[0:0] == 1'b1) ? sub_ln130_2_fu_1054_p2 : zext_ln130_2_fu_1063_p1);

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln121_reg_1341_pp0_iter3_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0 = zext_ln121_reg_1341_pp0_iter2_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0 = zext_ln121_reg_1341_pp0_iter2_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0 = zext_ln121_reg_1341_pp0_iter2_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0 = zext_ln121_reg_1341_pp0_iter1_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0 = zext_ln121_reg_1341_pp0_iter4_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0 = zext_ln121_reg_1341_pp0_iter3_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address0 = zext_ln121_reg_1341_pp0_iter4_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address0 = zext_ln121_reg_1341_pp0_iter4_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address0 = zext_ln121_reg_1341_pp0_iter4_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address0 = zext_ln121_reg_1341_pp0_iter3_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address0 = zext_ln121_reg_1341_pp0_iter4_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address0 = zext_ln121_reg_1341_pp0_iter4_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address0 = zext_ln121_reg_1341_pp0_iter4_reg;

assign p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address0 = zext_ln121_reg_1341_pp0_iter3_reg;

assign sext_ln127_109_fu_895_p1 = grp_fu_1109_p3;

assign sext_ln127_119_fu_963_p1 = add_ln127_31_reg_1679;

assign sext_ln127_120_fu_943_p1 = grp_fu_1138_p3;

assign sext_ln127_121_fu_946_p1 = grp_fu_1146_p3;

assign sext_ln127_122_fu_971_p1 = $signed(add_ln127_36_reg_1684);

assign sext_ln130_3_fu_996_p1 = add_ln130_3_reg_1724;

assign sext_ln130_4_fu_984_p1 = grp_fu_1183_p3;

assign sext_ln130_5_fu_987_p1 = grp_fu_1175_p3;

assign sext_ln130_6_fu_1004_p1 = $signed(add_ln130_9_reg_1729);

assign sext_ln130_7_fu_1047_p1 = $signed(trunc_ln130_5_reg_1739);

assign sext_ln130_8_fu_1060_p1 = $signed(trunc_ln130_6_reg_1744);

assign sub_ln130_2_fu_1054_p2 = (15'd0 - zext_ln130_fu_1050_p1);

assign sub_ln130_fu_1021_p2 = (20'd0 - add_ln130_fu_1007_p2);

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 = zext_ln121_reg_1341_pp0_iter2_reg;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 = zext_ln121_reg_1341_pp0_iter3_reg;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 = zext_ln121_reg_1341_pp0_iter2_reg;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 = zext_ln121_reg_1341;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 = zext_ln121_reg_1341_pp0_iter1_reg;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 = zext_ln121_reg_1341_pp0_iter1_reg;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 = zext_ln121_reg_1341_pp0_iter1_reg;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address0 = zext_ln121_fu_762_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address0 = zext_ln121_reg_1341;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address0 = zext_ln121_reg_1341;

assign zext_ln121_fu_762_p1 = ap_sig_allocacmp_ib_1;

assign zext_ln130_2_fu_1063_p1 = $unsigned(sext_ln130_8_fu_1060_p1);

assign zext_ln130_fu_1050_p1 = $unsigned(sext_ln130_7_fu_1047_p1);

always @ (posedge ap_clk) begin
    zext_ln121_reg_1341[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln121_reg_1341_pp0_iter1_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln121_reg_1341_pp0_iter2_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln121_reg_1341_pp0_iter3_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln121_reg_1341_pp0_iter4_reg[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2
