{"vcs1":{"timestamp_begin":1700140051.833852252, "rt":8.71, "ut":7.53, "st":0.52}}
{"vcselab":{"timestamp_begin":1700140060.627161913, "rt":1.43, "ut":0.38, "st":0.18}}
{"link":{"timestamp_begin":1700140062.138198993, "rt":0.37, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700140051.170422589}
{"VCS_COMP_START_TIME": 1700140051.170422589}
{"VCS_COMP_END_TIME": 1700140070.554478498}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369540}}
{"stitch_vcselab": {"peak_mem": 240000}}
