module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  always @(posedge (id_5) or posedge id_4) begin
    id_3[id_1] <= id_4;
  end
  assign id_6 = id_6;
  id_7 id_8 (
      .id_6(id_6),
      .id_6(id_9),
      .id_9(id_10)
  );
endmodule
