
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000215    1.182863 v _292_/A (sg13g2_inv_1)
     1    0.006285    0.033947    0.038561    1.221425 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033947    0.000025    1.221449 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.221449   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.123879    4.773294   library recovery time
                                              4.773294   data required time
---------------------------------------------------------------------------------------------
                                              4.773294   data required time
                                             -1.221449   data arrival time
---------------------------------------------------------------------------------------------
                                              3.551845   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000202    0.558485 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190730    0.174840    0.733325 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190730    0.000010    0.733335 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079516    0.126001    0.859336 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079516    0.000010    0.859346 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003395    0.074761    0.106196    0.965542 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.074761    0.000005    0.965547 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004364    0.053835    0.076096    1.041643 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053835    0.000017    1.041660 v _273_/A (sg13g2_nor2_1)
     1    0.004316    0.061212    0.072526    1.114186 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.061212    0.000015    1.114201 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005597    0.064340    0.073782    1.187983 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.064340    0.000048    1.188031 v output15/A (sg13g2_buf_1)
     1    0.011208    0.044162    0.097387    1.285418 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.044162    0.000158    1.285576 v sine_out[1] (out)
                                              1.285576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.285576   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464424   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
