// Seed: 838561663
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  assign id_1[1] = 1'b0 + id_0;
  logic id_3;
  type_6 id_4 (
      .id_0(1),
      .id_1(id_0),
      .id_2(1)
  );
endmodule
