<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Coverage Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    name = ((elem).closest('table')).id;
    console.log("Hi");
    console.log(name);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex), name);
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras();
    hide_all_extras1();

};

function sort_table(clicked, key_func, tname) {
    var rows = find_all('.'+tname+'-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById(tname+"-head");
    document.getElementById(tname).remove();
    var parent = document.createElement("table");
    parent.id = tname;
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName(tname+"-BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

</script>
    <h1></h1>
    <p>Report generated on 2022-05-15 17:33 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v1.23.4</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.23.4</td></tr>
      <tr>
        <td>Riscv-arch-test Version/Commit Id</td>
        <td>79904f8d89fdcb1b4990b315c8abfda181fa7992</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32IMCPZicsr_Zifencei</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/scratch/git-repo/riscof/riscof_run/riscof_work/spike_isa32_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">hart_ids: [0]
hart0:
    ISA: RV32IMCPZicsr_Zifencei
    physical_addr_sz: 32
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    misa:
        reset-val: 0x40009104
        rv32:
            accessible: true
            mxl:
                implemented: true
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mxl[1:0] in [0x1]
                        wr_illegal:
                          - Unchanged
                description: Encodes the native base integer ISA width.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 30
            extensions:
                implemented: true
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - extensions[25:0] bitmask [0x0001104, 0x0000000]
                        wr_illegal:
                          - Unchanged

                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                shadow_type: rw
                msb: 25
                lsb: 0
            fields:
              - extensions
              - mxl
              -
                  -
                      - 26
                      - 29
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        rv64:
            accessible: false
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    pmp_granularity: 0
    custom_exceptions:
    custom_interrupts:
    mstatus:
        rv32:
            accessible: true
            fields:
              - uie
              - sie
              - mie
              - upie
              - spie
              - mpie
              - spp
              - vs
              - mpp
              - fs
              - xs
              - mprv
              - sum
              - mxr
              - tvm
              - tw
              - tsr
              - sd
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 23
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 11
                type: {ro_constant: 0}
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                shadow_type: rw
                msb: 14
                lsb: 13
            vs:
                implemented: true
                description: Encodes the status of the vector/packed-SIMD unit. The
                    status of the vector-extension includes the vector registers and
                    CSR vcsr, vxrm, vxsat, vstart, vl, vtype, and vlenb. The status
                    of the packed-SIMD extension includes only CSR vxsat.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 9
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - vs[1:0] in [0x0:0x3]
                        wr_illegal:
                          - unchanged
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                shadow_type: rw
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                shadow_type: rw
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                shadow_type: rw
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                shadow_type: rw
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                shadow_type: rw
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                shadow_type: rw
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                shadow_type: rw
                msb: 22
                lsb: 22
            sd:
                implemented: true
                description: Read-only bit that summarizes whether either the FS field
                    or VS field or XS field signals the presence of some dirty state.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0:1
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hart’s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mstatush:
        rv32:
            accessible: true
            fields:
              - sbe
              - mbe
              - gva
              - mpv
              -
                  -
                      - 0
                      - 3
                  -
                      - 8
                      - 31
            mpv:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
            gva:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for machine mode
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            sbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for supervisor mode
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
        rv64:
            accessible: false
        description: The mstatush register keeps track of and controls the hart’s
            current operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mvendorid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mtvec:
        rv32:
            accessible: true
            fields:
              - mode
              - base
            base:
                implemented: true
                description: Vector base address.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 2
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - base[29:0] bitmask [0x3FFFFFFF, 0x00000000]
                        wr_illegal:
                          - Unchanged
            mode:
                implemented: true
                description: Vector mode.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mode[1:0] in [0x0,0x1]
                        wr_illegal:
                          - Unchanged
        rv64:
            accessible: false
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - vssip
              - msip
              - utip
              - stip
              - vstip
              - mtip
              - ueip
              - seip
              - vseip
              - meip
              - sgeip
              -
                  -
                      - 13
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssip:
                implemented: false
                description: VS-level Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstip:
                implemented: false
                description: VS-level Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseip:
                implemented: false
                description: VS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
            sgeip:
                implemented: false
                description: HS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    hie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hie register is an HSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x604
        priv_mode: H
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - usie
              - ssie
              - vssie
              - msie
              - utie
              - stie
              - vstie
              - mtie
              - ueie
              - seie
              - vseie
              - meie
              - sgeie
              -
                  -
                      - 13
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssie:
                implemented: false
                description: VS-level Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstie:
                implemented: false
                description: VS-level Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseie:
                implemented: false
                description: VS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
            sgeie:
                implemented: false
                description: HS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - exception_code
              - interrupt
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                shadow_type: rw
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A2
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A3
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A4
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A5
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A6
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A7
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A8
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A9
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AA
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AB
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AC
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AD
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AE
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AF
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycle[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycleh[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstret[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstreth[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmevent3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id001
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id002
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmevent4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
    sedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sedeleg
        address: 258
        priv_mode: S
        reset-val: 0
    sideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sideleg
        priv_mode: S
        address: 259
        reset-val: 0
    fflags:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold floating point accrued exceptions.
        address: 001
        priv_mode: U
        reset-val: 0
    frm:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Dynamic Rounding Mode.
        address: 002
        priv_mode: U
        reset-val: 0
    fcsr:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Control and Status Register.
        address: 003
        priv_mode: U
        reset-val: 0
    cycle:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of cycles executed from an arbitrary point
            in time.
        priv_mode: U
        address: 0xC00
        reset-val: 0
    cycleh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the mcycle counter; only for rv32.
        address: 0xC80
        priv_mode: U
        reset-val: 0
    time:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Timer for RDTIME instruction and RTC in the processor.
        priv_mode: U
        address: 0xC01
        reset-val: 0
    timeh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the Timer for RDTIME instruction and RTC in
            the processor; only for rv32.
        address: 0xC81
        priv_mode: U
        reset-val: 0
    instret:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of instructions executed from an arbitrary
            point in time.
        priv_mode: U
        address: 0xC02
        reset-val: 0
    instreth:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the minstret counter; only for rv32.
        address: 0xC82
        priv_mode: U
        reset-val: 0
    hpmcounter3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC03
    hpmcounter4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC04
    hpmcounter5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC05
    hpmcounter6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC06
    hpmcounter7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC07
    hpmcounter8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC08
    hpmcounter9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC09
    hpmcounter10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0A
    hpmcounter11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0B
    hpmcounter12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0C
    hpmcounter13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0D
    hpmcounter14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0E
    hpmcounter15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0F
    hpmcounter16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC10
    hpmcounter17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC11
    hpmcounter18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC12
    hpmcounter19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC13
    hpmcounter20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC14
    hpmcounter21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC15
    hpmcounter22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC16
    hpmcounter23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC17
    hpmcounter24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC18
    hpmcounter25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC19
    hpmcounter26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1A
    hpmcounter27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1B
    hpmcounter28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1C
    hpmcounter29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1D
    hpmcounter30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1E
    hpmcounter31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1F
    hpmcounter3h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3h returns the upper half word in RV32I systems.
        address: 0xC83
    hpmcounter4h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4h returns the upper half word in RV32I systems.
        address: 0xC84
    hpmcounter5h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5h returns the upper half word in RV32I systems.
        address: 0xC85
    hpmcounter6h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6h returns the upper half word in RV32I systems.
        address: 0xC86
    hpmcounter7h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7h returns the upper half word in RV32I systems.
        address: 0xC87
    hpmcounter8h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8h returns the upper half word in RV32I systems.
        address: 0xC88
    hpmcounter9h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9h returns the upper half word in RV32I systems.
        address: 0xC89
    hpmcounter10h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10h returns the upper half word in RV32I systems.
        address: 0xC8A
    hpmcounter11h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11h returns the upper half word in RV32I systems.
        address: 0xC8B
    hpmcounter12h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12h returns the upper half word in RV32I systems.
        address: 0xC8C
    hpmcounter13h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13h returns the upper half word in RV32I systems.
        address: 0xC8D
    hpmcounter14h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14h returns the upper half word in RV32I systems.
        address: 0xC8E
    hpmcounter15h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15h returns the upper half word in RV32I systems.
        address: 0xC8F
    hpmcounter16h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16h returns the upper half word in RV32I systems.
        address: 0xC90
    hpmcounter17h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17h returns the upper half word in RV32I systems.
        address: 0xC91
    hpmcounter18h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18h returns the upper half word in RV32I systems.
        address: 0xC92
    hpmcounter19h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19h returns the upper half word in RV32I systems.
        address: 0xC93
    hpmcounter20h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20h returns the upper half word in RV32I systems.
        address: 0xC94
    hpmcounter21h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21h returns the upper half word in RV32I systems.
        address: 0xC95
    hpmcounter22h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22h returns the upper half word in RV32I systems.
        address: 0xC96
    hpmcounter23h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23h returns the upper half word in RV32I systems.
        address: 0xC97
    hpmcounter24h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24h returns the upper half word in RV32I systems.
        address: 0xC98
    hpmcounter25h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25h returns the upper half word in RV32I systems.
        address: 0xC99
    hpmcounter26h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26h returns the upper half word in RV32I systems.
        address: 0xC9A
    hpmcounter27h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27h returns the upper half word in RV32I systems.
        address: 0xC9B
    hpmcounter28h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28h returns the upper half word in RV32I systems.
        address: 0xC9C
    hpmcounter29h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29h returns the upper half word in RV32I systems.
        address: 0xC9D
    hpmcounter30h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30h returns the upper half word in RV32I systems.
        address: 0xC9E
    hpmcounter31h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31h returns the upper half word in RV32I systems.
        address: 0xC9F
    sstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sstatus register keeps track of the processor’s current operating
            state.
        address: 0x100
        priv_mode: S
        reset-val: 0
    sie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sie register is an SXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x104
        priv_mode: S
        reset-val: 0
    sip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sip register is an SXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x144
        priv_mode: S
        reset-val: 0
    sscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x140
        priv_mode: S
        reset-val: 0
    sepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x141
        priv_mode: S
        reset-val: 0
    stval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The stval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x143
        priv_mode: S
        reset-val: 0
    scause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x142
        priv_mode: S
        reset-val: 0
    stvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x105
        priv_mode: S
        reset-val: 0
    satp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x180
        priv_mode: S
        reset-val: 0
    ustatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ustatus register keeps track of the processor’s current operating
            state.
        address: 0x000
        priv_mode: U
        reset-val: 0
    uie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uie register is an UXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x004
        priv_mode: U
        reset-val: 0
    uip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uip register is an UXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x044
        priv_mode: U
        reset-val: 0
    uscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uscratch register is an UXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x040
        priv_mode: U
        reset-val: 0
    uepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x041
        priv_mode: U
        reset-val: 0
    utval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The utval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x043
        priv_mode: U
        reset-val: 0
    ucause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ucause register stores the information regarding the trap.
        address: 0x042
        priv_mode: U
        reset-val: 0
    utvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: UXLEN-bit read/write register that holds trap vector configuration.
        address: 0x005
        priv_mode: U
        reset-val: 0
    scounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x106
        priv_mode: S
        reset-val: 0
    hstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hstatus register keeps track of and controls the hart’s current
            operating state.
        address: 1536
        priv_mode: H
        reset-val: 0
    hideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Interrupt delegation Register.
        address: 1539
        priv_mode: H
        reset-val: 0
    hedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Exception delegation Register.
        address: 1538
        priv_mode: H
        reset-val: 0
    hip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hip register is an HXLEN-bit read/write register containing
            information on pending interrupts.
        address: 1604
        priv_mode: H
        reset-val: 0
    hvip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hvip register is an HSXLEN-bit read/write register that a
            hypervisor can write to indicate virtual interrupts intended for VS-mode.
        address: 1605
        priv_mode: H
        reset-val: 0
    hgeip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeip register is an HSXLEN-bit read-only register that indicates
            pending guest external interrupts for this hart.
        address: 0xE12
        priv_mode: H
        reset-val: 0
    hgeie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeie register is an HSXLEN-bit read/write register that
            contains enable bits for the guest external interrupts at this hart.
        address: 0x607
        priv_mode: H
        reset-val: 0
    htval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x643
        priv_mode: H
        reset-val: 0
    htinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x64A
        priv_mode: H
        reset-val: 0
    mtval2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: When a trap is taken into M-mode, mtval2 is written with additional
            exception-specific information to assist software in handling the trap.
        address: 0x34B
        priv_mode: M
        reset-val: 0
    mtinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mtinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x34A
        priv_mode: M
        reset-val: 0
    hgatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: HSXLEN-bit register which controls G-stage address translation
            and protection
        address: 0x680
        priv_mode: H
        reset-val: 0
    hcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x606
        priv_mode: H
        reset-val: 0
    htimedelta:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htimedelta CSR is a read/write register that contains the
            delta between the value of the time CSR and the value returned in VS-mode
            or VU-mode.
        priv_mode: H
        address: 0x605
        reset-val: 0
    htimedeltah:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of htimedelta
        address: 0x615
        priv_mode: H
        reset-val: 0
    vsstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsstatus register keeps track of the processor’s current
            operating state.
        address: 0x200
        priv_mode: S
        reset-val: 0
    vsie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsie register is an VSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x204
        priv_mode: S
        reset-val: 0
    vsip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsip register is an VSXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x244
        priv_mode: S
        reset-val: 0
    vsscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsscratch register is an VSXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x240
        priv_mode: S
        reset-val: 0
    vsepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x241
        priv_mode: S
        reset-val: 0
    vstval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vstval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x243
        priv_mode: S
        reset-val: 0
    vscause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x242
        priv_mode: S
        reset-val: 0
    vstvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x205
        priv_mode: S
        reset-val: 0
    vsatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: VSXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x280
        priv_mode: S
        reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/scratch/git-repo/riscof/riscof_run/riscof_work/spike_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">mtime:
    implemented: true
    address: 0xbff8
mtimecmp:
    implemented: true
    address: 0x4000
nmi:
    label: nmi_vector
reset:
    label: reset_vector
mtval_condition_writes:
    implemented: false
scause_non_standard:
    implemented: false
stval_condition_writes:
    implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>
    
    <sizes-table-body>
    <h2>Test Stats</h2>
    <table id ="sizes-table">
      <thead id="sizes-table-head">
        <tr>
          <th class="sortable name initial-sort" col="tname">Test Name</th>
          <th class="sortable numeric initial-sort" col="tfprint">Mem Footprint (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tcode">Code size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tdata">Data size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tsign">Sign size (Bytes)</th>
          <th col="tcov">Covergroups</th>
        </tr>
      </thead>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add16-01.S</td>
          <td class="col-tfprint">7020</td>          
          <td class="col-tcode">1800</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'add16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add64-01.S</td>
          <td class="col-tfprint">12220</td>          
          <td class="col-tcode">5816</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1488</td>          
          <td class="col-tcov">{'add64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add8-01.S</td>
          <td class="col-tfprint">6820</td>          
          <td class="col-tcode">1656</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'add8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ave-01.S</td>
          <td class="col-tfprint">7532</td>          
          <td class="col-tcode">2168</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">448</td>          
          <td class="col-tcov">{'ave'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs16-01.S</td>
          <td class="col-tfprint">5948</td>          
          <td class="col-tcode">824</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'clrs16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs32-01.S</td>
          <td class="col-tfprint">6152</td>          
          <td class="col-tcode">968</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">288</td>          
          <td class="col-tcov">{'clrs32'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs8-01.S</td>
          <td class="col-tfprint">5876</td>          
          <td class="col-tcode">792</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'clrs8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz16-01.S</td>
          <td class="col-tfprint">6000</td>          
          <td class="col-tcode">872</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">224</td>          
          <td class="col-tcov">{'clz16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz8-01.S</td>
          <td class="col-tfprint">5956</td>          
          <td class="col-tcode">840</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'clz8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq16-01.S</td>
          <td class="col-tfprint">7248</td>          
          <td class="col-tcode">1992</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">352</td>          
          <td class="col-tcov">{'cmpeq16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq8-01.S</td>
          <td class="col-tfprint">6776</td>          
          <td class="col-tcode">1608</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'cmpeq8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cras16-01.S</td>
          <td class="col-tfprint">6936</td>          
          <td class="col-tcode">1720</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'cras16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/crsa16-01.S</td>
          <td class="col-tfprint">7020</td>          
          <td class="col-tcode">1784</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'crsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/insb-01.S</td>
          <td class="col-tfprint">5472</td>          
          <td class="col-tcode">440</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'insb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs16-01.S</td>
          <td class="col-tfprint">6664</td>          
          <td class="col-tcode">1320</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">448</td>          
          <td class="col-tcov">{'kabs16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs8-01.S</td>
          <td class="col-tfprint">6356</td>          
          <td class="col-tcode">1096</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">352</td>          
          <td class="col-tcov">{'kabs8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabsw-01.S</td>
          <td class="col-tfprint">7012</td>          
          <td class="col-tcode">1544</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">560</td>          
          <td class="col-tcov">{'kabsw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd16-01.S</td>
          <td class="col-tfprint">8048</td>          
          <td class="col-tcode">2520</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'kadd16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd64-01.S</td>
          <td class="col-tfprint">14428</td>          
          <td class="col-tcode">7288</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">2224</td>          
          <td class="col-tcov">{'kadd64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd8-01.S</td>
          <td class="col-tfprint">7268</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">464</td>          
          <td class="col-tcov">{'kadd8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddh-01.S</td>
          <td class="col-tfprint">7892</td>          
          <td class="col-tcode">2392</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'kaddh'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddw-01.S</td>
          <td class="col-tfprint">8476</td>          
          <td class="col-tcode">2760</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">816</td>          
          <td class="col-tcov">{'kaddw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcras16-01.S</td>
          <td class="col-tfprint">7320</td>          
          <td class="col-tcode">1784</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'kcras16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcrsa16-01.S</td>
          <td class="col-tfprint">7332</td>          
          <td class="col-tcode">1800</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'kcrsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabb-01.S</td>
          <td class="col-tfprint">7920</td>          
          <td class="col-tcode">2408</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'kdmabb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabt-01.S</td>
          <td class="col-tfprint">7692</td>          
          <td class="col-tcode">2200</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">576</td>          
          <td class="col-tcov">{'kdmabt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmatt-01.S</td>
          <td class="col-tfprint">7860</td>          
          <td class="col-tcode">2360</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'kdmatt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbb-01.S</td>
          <td class="col-tfprint">8072</td>          
          <td class="col-tcode">2520</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'kdmbb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbt-01.S</td>
          <td class="col-tfprint">8044</td>          
          <td class="col-tcode">2504</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'kdmbt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmtt-01.S</td>
          <td class="col-tfprint">8040</td>          
          <td class="col-tcode">2488</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'kdmtt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm16-01.S</td>
          <td class="col-tfprint">8096</td>          
          <td class="col-tcode">2552</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'khm16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm8-01.S</td>
          <td class="col-tfprint">7656</td>          
          <td class="col-tcode">2200</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">544</td>          
          <td class="col-tcov">{'khm8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbb-01.S</td>
          <td class="col-tfprint">7932</td>          
          <td class="col-tcode">2392</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'khmbb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbt-01.S</td>
          <td class="col-tfprint">8052</td>          
          <td class="col-tcode">2504</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'khmbt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmtt-01.S</td>
          <td class="col-tfprint">8092</td>          
          <td class="col-tcode">2520</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'khmtt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx16-01.S</td>
          <td class="col-tfprint">7860</td>          
          <td class="col-tcode">2360</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'khmx16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx8-01.S</td>
          <td class="col-tfprint">7636</td>          
          <td class="col-tcode">2184</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">544</td>          
          <td class="col-tcov">{'khmx8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabb-01.S</td>
          <td class="col-tfprint">8124</td>          
          <td class="col-tcode">2552</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'kmabb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabt-01.S</td>
          <td class="col-tfprint">8128</td>          
          <td class="col-tcode">2584</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'kmabt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmada-01.S</td>
          <td class="col-tfprint">8284</td>          
          <td class="col-tcode">2680</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">688</td>          
          <td class="col-tcov">{'kmada'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmadrs-01.S</td>
          <td class="col-tfprint">7960</td>          
          <td class="col-tcode">2424</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'kmadrs'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmads-01.S</td>
          <td class="col-tfprint">7848</td>          
          <td class="col-tcode">2328</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'kmads'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmar64-01.S</td>
          <td class="col-tfprint">9364</td>          
          <td class="col-tcode">3208</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1248</td>          
          <td class="col-tcov">{'kmar64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmatt-01.S</td>
          <td class="col-tfprint">8120</td>          
          <td class="col-tcode">2552</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'kmatt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxda-01.S</td>
          <td class="col-tfprint">7856</td>          
          <td class="col-tcode">2344</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'kmaxda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxds-01.S</td>
          <td class="col-tfprint">7968</td>          
          <td class="col-tcode">2456</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'kmaxds'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmda-01.S</td>
          <td class="col-tfprint">7928</td>          
          <td class="col-tcode">2392</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'kmda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac-01.S</td>
          <td class="col-tfprint">8636</td>          
          <td class="col-tcode">2888</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">848</td>          
          <td class="col-tcov">{'kmmac'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac.u-01.S</td>
          <td class="col-tfprint">8796</td>          
          <td class="col-tcode">3000</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">880</td>          
          <td class="col-tcov">{'kmmac.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb-01.S</td>
          <td class="col-tfprint">8308</td>          
          <td class="col-tcode">2664</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">736</td>          
          <td class="col-tcov">{'kmmawb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb.u-01.S</td>
          <td class="col-tfprint">8352</td>          
          <td class="col-tcode">2696</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">752</td>          
          <td class="col-tcov">{'kmmawb.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2-01.S</td>
          <td class="col-tfprint">8464</td>          
          <td class="col-tcode">2808</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">768</td>          
          <td class="col-tcov">{'kmmawb2'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2.u-01.S</td>
          <td class="col-tfprint">8296</td>          
          <td class="col-tcode">2648</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">736</td>          
          <td class="col-tcov">{'kmmawb2.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt-01.S</td>
          <td class="col-tfprint">8144</td>          
          <td class="col-tcode">2536</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">704</td>          
          <td class="col-tcov">{'kmmawt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt.u-01.S</td>
          <td class="col-tfprint">8296</td>          
          <td class="col-tcode">2664</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">736</td>          
          <td class="col-tcov">{'kmmawt.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2-01.S</td>
          <td class="col-tfprint">8468</td>          
          <td class="col-tcode">2792</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">768</td>          
          <td class="col-tcov">{'kmmawt2'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2.u-01.S</td>
          <td class="col-tfprint">8296</td>          
          <td class="col-tcode">2648</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">736</td>          
          <td class="col-tcov">{'kmmawt2.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb-01.S</td>
          <td class="col-tfprint">8792</td>          
          <td class="col-tcode">3000</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">880</td>          
          <td class="col-tcov">{'kmmsb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb.u-01.S</td>
          <td class="col-tfprint">8352</td>          
          <td class="col-tcode">2680</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">784</td>          
          <td class="col-tcov">{'kmmsb.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2-01.S</td>
          <td class="col-tfprint">8380</td>          
          <td class="col-tcode">2712</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">752</td>          
          <td class="col-tcov">{'kmmwb2'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2.u-01.S</td>
          <td class="col-tfprint">8460</td>          
          <td class="col-tcode">2776</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">768</td>          
          <td class="col-tcov">{'kmmwb2.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2-01.S</td>
          <td class="col-tfprint">8224</td>          
          <td class="col-tcode">2616</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">720</td>          
          <td class="col-tcov">{'kmmwt2'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2.u-01.S</td>
          <td class="col-tfprint">8252</td>          
          <td class="col-tcode">2632</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">720</td>          
          <td class="col-tcov">{'kmmwt2.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsda-01.S</td>
          <td class="col-tfprint">7964</td>          
          <td class="col-tcode">2440</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'kmsda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsr64-01.S</td>
          <td class="col-tfprint">9308</td>          
          <td class="col-tcode">3160</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1232</td>          
          <td class="col-tcov">{'kmsr64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsxda-01.S</td>
          <td class="col-tfprint">8016</td>          
          <td class="col-tcode">2472</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'kmsxda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmxda-01.S</td>
          <td class="col-tfprint">8124</td>          
          <td class="col-tcode">2552</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'kmxda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll16-01.S</td>
          <td class="col-tfprint">7104</td>          
          <td class="col-tcode">1720</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">496</td>          
          <td class="col-tcov">{'ksll16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll8-01.S</td>
          <td class="col-tfprint">6768</td>          
          <td class="col-tcode">1464</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'ksll8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli16-01.S</td>
          <td class="col-tfprint">6528</td>          
          <td class="col-tcode">1160</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">464</td>          
          <td class="col-tcov">{'kslli16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli8-01.S</td>
          <td class="col-tfprint">6280</td>          
          <td class="col-tcode">984</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">384</td>          
          <td class="col-tcov">{'kslli8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslliw-01.S</td>
          <td class="col-tfprint">6908</td>          
          <td class="col-tcode">1368</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'kslliw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksllw-01.S</td>
          <td class="col-tfprint">7416</td>          
          <td class="col-tcode">1912</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">592</td>          
          <td class="col-tcov">{'ksllw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16-01.S</td>
          <td class="col-tfprint">8136</td>          
          <td class="col-tcode">2536</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">704</td>          
          <td class="col-tcov">{'kslra16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16.u-01.S</td>
          <td class="col-tfprint">8308</td>          
          <td class="col-tcode">2680</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">736</td>          
          <td class="col-tcov">{'kslra16.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8-01.S</td>
          <td class="col-tfprint">7912</td>          
          <td class="col-tcode">2360</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'kslra8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8.u-01.S</td>
          <td class="col-tfprint">8028</td>          
          <td class="col-tcode">2456</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'kslra8.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw-01.S</td>
          <td class="col-tfprint">8484</td>          
          <td class="col-tcode">2776</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">816</td>          
          <td class="col-tcov">{'kslraw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw.u-01.S</td>
          <td class="col-tfprint">8396</td>          
          <td class="col-tcode">2696</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">800</td>          
          <td class="col-tcov">{'kslraw.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstas16-01.S</td>
          <td class="col-tfprint">8132</td>          
          <td class="col-tcode">2568</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'kstas16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstsa16-01.S</td>
          <td class="col-tfprint">8044</td>          
          <td class="col-tcode">2504</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'kstsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub16-01.S</td>
          <td class="col-tfprint">7888</td>          
          <td class="col-tcode">2376</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'ksub16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub64-01.S</td>
          <td class="col-tfprint">14912</td>          
          <td class="col-tcode">7672</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">2352</td>          
          <td class="col-tcov">{'ksub64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub8-01.S</td>
          <td class="col-tfprint">6996</td>          
          <td class="col-tcode">1576</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">512</td>          
          <td class="col-tcov">{'ksub8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubh-01.S</td>
          <td class="col-tfprint">7836</td>          
          <td class="col-tcode">2328</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">592</td>          
          <td class="col-tcov">{'ksubh'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubw-01.S</td>
          <td class="col-tfprint">8264</td>          
          <td class="col-tcode">2600</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">768</td>          
          <td class="col-tcov">{'ksubw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul-01.S</td>
          <td class="col-tfprint">8560</td>          
          <td class="col-tcode">2840</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">832</td>          
          <td class="col-tcov">{'kwmmul'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul.u-01.S</td>
          <td class="col-tfprint">8752</td>          
          <td class="col-tcode">2984</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">864</td>          
          <td class="col-tcov">{'kwmmul.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/maddr32-01.S</td>
          <td class="col-tfprint">7356</td>          
          <td class="col-tcode">2024</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">432</td>          
          <td class="col-tcov">{'maddr32'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/msubr32-01.S</td>
          <td class="col-tfprint">7252</td>          
          <td class="col-tcode">1928</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'msubr32'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulr64-01.S</td>
          <td class="col-tfprint">7940</td>          
          <td class="col-tcode">2248</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">784</td>          
          <td class="col-tcov">{'mulr64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulsr64-01.S</td>
          <td class="col-tfprint">8100</td>          
          <td class="col-tcode">2392</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">816</td>          
          <td class="col-tcov">{'mulsr64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsad-01.S</td>
          <td class="col-tfprint">6980</td>          
          <td class="col-tcode">1784</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'pbsad'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsada-01.S</td>
          <td class="col-tfprint">6852</td>          
          <td class="col-tcode">1672</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'pbsada'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pkbt16-01.S</td>
          <td class="col-tfprint">7136</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">336</td>          
          <td class="col-tcov">{'pkbt16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pktb16-01.S</td>
          <td class="col-tfprint">6944</td>          
          <td class="col-tcode">1736</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'pktb16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd16-01.S</td>
          <td class="col-tfprint">7024</td>          
          <td class="col-tcode">1816</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'radd16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd64-01.S</td>
          <td class="col-tfprint">12028</td>          
          <td class="col-tcode">5672</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1456</td>          
          <td class="col-tcov">{'radd64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd8-01.S</td>
          <td class="col-tfprint">6788</td>          
          <td class="col-tcode">1624</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'radd8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/raddw-01.S</td>
          <td class="col-tfprint">7236</td>          
          <td class="col-tcode">1944</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'raddw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcras16-01.S</td>
          <td class="col-tfprint">7020</td>          
          <td class="col-tcode">1784</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'rcras16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcrsa16-01.S</td>
          <td class="col-tfprint">7192</td>          
          <td class="col-tcode">1960</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">336</td>          
          <td class="col-tcov">{'rcrsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstas16-01.S</td>
          <td class="col-tfprint">7052</td>          
          <td class="col-tcode">1832</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'rstas16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstsa16-01.S</td>
          <td class="col-tfprint">7016</td>          
          <td class="col-tcode">1784</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'rstsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub16-01.S</td>
          <td class="col-tfprint">7172</td>          
          <td class="col-tcode">1944</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">336</td>          
          <td class="col-tcov">{'rsub16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub64-01.S</td>
          <td class="col-tfprint">12236</td>          
          <td class="col-tcode">5832</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1504</td>          
          <td class="col-tcov">{'rsub64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub8-01.S</td>
          <td class="col-tfprint">6564</td>          
          <td class="col-tcode">1416</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'rsub8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsubw-01.S</td>
          <td class="col-tfprint">7224</td>          
          <td class="col-tcode">1912</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'rsubw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip16-01.S</td>
          <td class="col-tfprint">6568</td>          
          <td class="col-tcode">1176</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">480</td>          
          <td class="col-tcov">{'sclip16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip32-01.S</td>
          <td class="col-tfprint">6952</td>          
          <td class="col-tcode">1400</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'sclip32'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip8-01.S</td>
          <td class="col-tfprint">6252</td>          
          <td class="col-tcode">968</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">384</td>          
          <td class="col-tcov">{'sclip8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple16-01.S</td>
          <td class="col-tfprint">7028</td>          
          <td class="col-tcode">1816</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'scmple16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple8-01.S</td>
          <td class="col-tfprint">6620</td>          
          <td class="col-tcode">1480</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'scmple8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt16-01.S</td>
          <td class="col-tfprint">6944</td>          
          <td class="col-tcode">1752</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'scmplt16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt8-01.S</td>
          <td class="col-tfprint">6844</td>          
          <td class="col-tcode">1656</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'scmplt8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll16-01.S</td>
          <td class="col-tfprint">6444</td>          
          <td class="col-tcode">1272</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'sll16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll8-01.S</td>
          <td class="col-tfprint">6068</td>          
          <td class="col-tcode">968</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'sll8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli16-01.S</td>
          <td class="col-tfprint">6072</td>          
          <td class="col-tcode">936</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'slli16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli8-01.S</td>
          <td class="col-tfprint">5956</td>          
          <td class="col-tcode">840</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'slli8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smal-01.S</td>
          <td class="col-tfprint">7256</td>          
          <td class="col-tcode">1848</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">496</td>          
          <td class="col-tcov">{'smal'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbb-01.S</td>
          <td class="col-tfprint">7520</td>          
          <td class="col-tcode">2024</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">592</td>          
          <td class="col-tcov">{'smalbb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbt-01.S</td>
          <td class="col-tfprint">7824</td>          
          <td class="col-tcode">2264</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">672</td>          
          <td class="col-tcov">{'smalbt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalda-01.S</td>
          <td class="col-tfprint">7804</td>          
          <td class="col-tcode">2232</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'smalda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaldrs-01.S</td>
          <td class="col-tfprint">7640</td>          
          <td class="col-tcode">2104</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'smaldrs'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalds-01.S</td>
          <td class="col-tfprint">7640</td>          
          <td class="col-tcode">2104</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'smalds'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaltt-01.S</td>
          <td class="col-tfprint">7692</td>          
          <td class="col-tcode">2152</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'smaltt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxda-01.S</td>
          <td class="col-tfprint">7676</td>          
          <td class="col-tcode">2136</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'smalxda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxds-01.S</td>
          <td class="col-tfprint">7780</td>          
          <td class="col-tcode">2216</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'smalxds'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa-01.S</td>
          <td class="col-tfprint">6620</td>          
          <td class="col-tcode">1480</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'smaqa'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa.su-01.S</td>
          <td class="col-tfprint">6788</td>          
          <td class="col-tcode">1608</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'smaqa.su'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smar64-01.S</td>
          <td class="col-tfprint">8136</td>          
          <td class="col-tcode">2392</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">832</td>          
          <td class="col-tcov">{'smar64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax16-01.S</td>
          <td class="col-tfprint">7016</td>          
          <td class="col-tcode">1784</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'smax16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax8-01.S</td>
          <td class="col-tfprint">6620</td>          
          <td class="col-tcode">1464</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'smax8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbb16-01.S</td>
          <td class="col-tfprint">7028</td>          
          <td class="col-tcode">1816</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'smbb16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbt16-01.S</td>
          <td class="col-tfprint">6892</td>          
          <td class="col-tcode">1704</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">288</td>          
          <td class="col-tcov">{'smbt16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smdrs-01.S</td>
          <td class="col-tfprint">6868</td>          
          <td class="col-tcode">1672</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">288</td>          
          <td class="col-tcov">{'smdrs'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smds-01.S</td>
          <td class="col-tfprint">7084</td>          
          <td class="col-tcode">1848</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'smds'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin16-01.S</td>
          <td class="col-tfprint">7220</td>          
          <td class="col-tcode">1976</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">352</td>          
          <td class="col-tcov">{'smin16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin8-01.S</td>
          <td class="col-tfprint">6820</td>          
          <td class="col-tcode">1656</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'smin8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul-01.S</td>
          <td class="col-tfprint">7316</td>          
          <td class="col-tcode">1992</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'smmul'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul.u-01.S</td>
          <td class="col-tfprint">7456</td>          
          <td class="col-tcode">2120</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">432</td>          
          <td class="col-tcov">{'smmul.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb-01.S</td>
          <td class="col-tfprint">7204</td>          
          <td class="col-tcode">1928</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">368</td>          
          <td class="col-tcov">{'smmwb'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb.u-01.S</td>
          <td class="col-tfprint">7228</td>          
          <td class="col-tcode">1944</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">368</td>          
          <td class="col-tcov">{'smmwb.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt-01.S</td>
          <td class="col-tfprint">7160</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">368</td>          
          <td class="col-tcov">{'smmwt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt.u-01.S</td>
          <td class="col-tfprint">7280</td>          
          <td class="col-tcode">1992</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">384</td>          
          <td class="col-tcov">{'smmwt.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslda-01.S</td>
          <td class="col-tfprint">7780</td>          
          <td class="col-tcode">2232</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'smslda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslxda-01.S</td>
          <td class="col-tfprint">7412</td>          
          <td class="col-tcode">1928</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">576</td>          
          <td class="col-tcov">{'smslxda'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smsr64-01.S</td>
          <td class="col-tfprint">8032</td>          
          <td class="col-tcode">2328</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">816</td>          
          <td class="col-tcov">{'smsr64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smtt16-01.S</td>
          <td class="col-tfprint">6976</td>          
          <td class="col-tcode">1784</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'smtt16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul16-01.S</td>
          <td class="col-tfprint">7648</td>          
          <td class="col-tcode">2136</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'smul16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul8-01.S</td>
          <td class="col-tfprint">7460</td>          
          <td class="col-tcode">2008</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">560</td>          
          <td class="col-tcov">{'smul8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx16-01.S</td>
          <td class="col-tfprint">7652</td>          
          <td class="col-tcode">2136</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'smulx16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx8-01.S</td>
          <td class="col-tfprint">7332</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">528</td>          
          <td class="col-tcov">{'smulx8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smxds-01.S</td>
          <td class="col-tfprint">6912</td>          
          <td class="col-tcode">1720</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'smxds'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra.u-01.S</td>
          <td class="col-tfprint">7580</td>          
          <td class="col-tcode">2200</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">464</td>          
          <td class="col-tcov">{'sra.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16-01.S</td>
          <td class="col-tfprint">6300</td>          
          <td class="col-tcode">1160</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'sra16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16.u-01.S</td>
          <td class="col-tfprint">6384</td>          
          <td class="col-tcode">1224</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'sra16.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8-01.S</td>
          <td class="col-tfprint">5976</td>          
          <td class="col-tcode">888</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">176</td>          
          <td class="col-tcov">{'sra8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8.u-01.S</td>
          <td class="col-tfprint">6224</td>          
          <td class="col-tcode">1096</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">224</td>          
          <td class="col-tcov">{'sra8.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai.u-01.S</td>
          <td class="col-tfprint">6164</td>          
          <td class="col-tcode">968</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">288</td>          
          <td class="col-tcov">{'srai.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16-01.S</td>
          <td class="col-tfprint">6072</td>          
          <td class="col-tcode">936</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'srai16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16.u-01.S</td>
          <td class="col-tfprint">6040</td>          
          <td class="col-tcode">904</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'srai16.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8-01.S</td>
          <td class="col-tfprint">5956</td>          
          <td class="col-tcode">856</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'srai8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8.u-01.S</td>
          <td class="col-tfprint">5912</td>          
          <td class="col-tcode">808</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'srai8.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16-01.S</td>
          <td class="col-tfprint">6260</td>          
          <td class="col-tcode">1128</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">224</td>          
          <td class="col-tcov">{'srl16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16.u-01.S</td>
          <td class="col-tfprint">6328</td>          
          <td class="col-tcode">1192</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'srl16.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8-01.S</td>
          <td class="col-tfprint">6180</td>          
          <td class="col-tcode">1080</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'srl8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8.u-01.S</td>
          <td class="col-tfprint">6176</td>          
          <td class="col-tcode">1064</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'srl8.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16-01.S</td>
          <td class="col-tfprint">6076</td>          
          <td class="col-tcode">920</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'srli16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16.u-01.S</td>
          <td class="col-tfprint">6052</td>          
          <td class="col-tcode">920</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">240</td>          
          <td class="col-tcov">{'srli16.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8-01.S</td>
          <td class="col-tfprint">5924</td>          
          <td class="col-tcode">824</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'srli8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8.u-01.S</td>
          <td class="col-tfprint">5956</td>          
          <td class="col-tcode">840</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'srli8.u'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stas16-01.S</td>
          <td class="col-tfprint">6972</td>          
          <td class="col-tcode">1752</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'stas16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stsa16-01.S</td>
          <td class="col-tfprint">7024</td>          
          <td class="col-tcode">1816</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'stsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub16-01.S</td>
          <td class="col-tfprint">7212</td>          
          <td class="col-tcode">1960</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">352</td>          
          <td class="col-tcov">{'sub16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub64-01.S</td>
          <td class="col-tfprint">12456</td>          
          <td class="col-tcode">6024</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1536</td>          
          <td class="col-tcov">{'sub64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub8-01.S</td>
          <td class="col-tfprint">6848</td>          
          <td class="col-tcode">1672</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'sub8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd810-01.S</td>
          <td class="col-tfprint">5716</td>          
          <td class="col-tcode">664</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">160</td>          
          <td class="col-tcov">{'sunpkd810'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd820-01.S</td>
          <td class="col-tfprint">5876</td>          
          <td class="col-tcode">776</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'sunpkd820'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd830-01.S</td>
          <td class="col-tfprint">5896</td>          
          <td class="col-tcode">792</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'sunpkd830'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd831-01.S</td>
          <td class="col-tfprint">5912</td>          
          <td class="col-tcode">808</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'sunpkd831'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd832-01.S</td>
          <td class="col-tfprint">5832</td>          
          <td class="col-tcode">744</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'sunpkd832'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip16-01.S</td>
          <td class="col-tfprint">6576</td>          
          <td class="col-tcode">1208</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">480</td>          
          <td class="col-tcov">{'uclip16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip32-01.S</td>
          <td class="col-tfprint">7004</td>          
          <td class="col-tcode">1448</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'uclip32'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip8-01.S</td>
          <td class="col-tfprint">6292</td>          
          <td class="col-tcode">1000</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">384</td>          
          <td class="col-tcov">{'uclip8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple16-01.S</td>
          <td class="col-tfprint">7084</td>          
          <td class="col-tcode">1864</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'ucmple16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple8-01.S</td>
          <td class="col-tfprint">6708</td>          
          <td class="col-tcode">1560</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'ucmple8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt16-01.S</td>
          <td class="col-tfprint">7024</td>          
          <td class="col-tcode">1800</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'ucmplt16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt8-01.S</td>
          <td class="col-tfprint">6740</td>          
          <td class="col-tcode">1576</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'ucmplt8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd16-01.S</td>
          <td class="col-tfprint">8016</td>          
          <td class="col-tcode">2488</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">640</td>          
          <td class="col-tcov">{'ukadd16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd64-01.S</td>
          <td class="col-tfprint">14728</td>          
          <td class="col-tcode">7512</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">2304</td>          
          <td class="col-tcov">{'ukadd64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd8-01.S</td>
          <td class="col-tfprint">6904</td>          
          <td class="col-tcode">1512</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">496</td>          
          <td class="col-tcov">{'ukadd8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddh-01.S</td>
          <td class="col-tfprint">7936</td>          
          <td class="col-tcode">2424</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'ukaddh'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddw-01.S</td>
          <td class="col-tfprint">8368</td>          
          <td class="col-tcode">2664</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">800</td>          
          <td class="col-tcov">{'ukaddw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcras16-01.S</td>
          <td class="col-tfprint">7528</td>          
          <td class="col-tcode">1960</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">672</td>          
          <td class="col-tcov">{'ukcras16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcrsa16-01.S</td>
          <td class="col-tfprint">8316</td>          
          <td class="col-tcode">2728</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">688</td>          
          <td class="col-tcov">{'ukcrsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmar64-01.S</td>
          <td class="col-tfprint">9256</td>          
          <td class="col-tcode">3144</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1216</td>          
          <td class="col-tcov">{'ukmar64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmsr64-01.S</td>
          <td class="col-tfprint">9140</td>          
          <td class="col-tcode">3048</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1184</td>          
          <td class="col-tcov">{'ukmsr64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstas16-01.S</td>
          <td class="col-tfprint">7452</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'ukstas16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstsa16-01.S</td>
          <td class="col-tfprint">7316</td>          
          <td class="col-tcode">1800</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">608</td>          
          <td class="col-tcov">{'ukstsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub16-01.S</td>
          <td class="col-tfprint">8180</td>          
          <td class="col-tcode">2616</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">672</td>          
          <td class="col-tcov">{'uksub16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub64-01.S</td>
          <td class="col-tfprint">14532</td>          
          <td class="col-tcode">7368</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">2256</td>          
          <td class="col-tcov">{'uksub64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub8-01.S</td>
          <td class="col-tfprint">7468</td>          
          <td class="col-tcode">2056</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">512</td>          
          <td class="col-tcov">{'uksub8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubh-01.S</td>
          <td class="col-tfprint">8120</td>          
          <td class="col-tcode">2568</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'uksubh'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubw-01.S</td>
          <td class="col-tfprint">8644</td>          
          <td class="col-tcode">2888</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">848</td>          
          <td class="col-tcov">{'uksubw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umaqa-01.S</td>
          <td class="col-tfprint">6788</td>          
          <td class="col-tcode">1624</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'umaqa'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umar64-01.S</td>
          <td class="col-tfprint">7984</td>          
          <td class="col-tcode">2296</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">800</td>          
          <td class="col-tcov">{'umar64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax16-01.S</td>
          <td class="col-tfprint">7136</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">336</td>          
          <td class="col-tcov">{'umax16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax8-01.S</td>
          <td class="col-tfprint">6820</td>          
          <td class="col-tcode">1656</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'umax8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin16-01.S</td>
          <td class="col-tfprint">7228</td>          
          <td class="col-tcode">1976</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">336</td>          
          <td class="col-tcov">{'umin16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin8-01.S</td>
          <td class="col-tfprint">6784</td>          
          <td class="col-tcode">1624</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'umin8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umsr64-01.S</td>
          <td class="col-tfprint">8040</td>          
          <td class="col-tcode">2328</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">800</td>          
          <td class="col-tcov">{'umsr64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul16-01.S</td>
          <td class="col-tfprint">7812</td>          
          <td class="col-tcode">2264</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">656</td>          
          <td class="col-tcov">{'umul16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul8-01.S</td>
          <td class="col-tfprint">7332</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">528</td>          
          <td class="col-tcov">{'umul8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx16-01.S</td>
          <td class="col-tfprint">7648</td>          
          <td class="col-tcode">2120</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">624</td>          
          <td class="col-tcov">{'umulx16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx8-01.S</td>
          <td class="col-tfprint">7216</td>          
          <td class="col-tcode">1800</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">512</td>          
          <td class="col-tcov">{'umulx8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd16-01.S</td>
          <td class="col-tfprint">7140</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">336</td>          
          <td class="col-tcov">{'uradd16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd64-01.S</td>
          <td class="col-tfprint">12272</td>          
          <td class="col-tcode">5864</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1504</td>          
          <td class="col-tcov">{'uradd64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd8-01.S</td>
          <td class="col-tfprint">6676</td>          
          <td class="col-tcode">1528</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'uradd8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uraddw-01.S</td>
          <td class="col-tfprint">7204</td>          
          <td class="col-tcode">1896</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'uraddw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcras16-01.S</td>
          <td class="col-tfprint">7092</td>          
          <td class="col-tcode">1864</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'urcras16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcrsa16-01.S</td>
          <td class="col-tfprint">7112</td>          
          <td class="col-tcode">1880</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'urcrsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstas16-01.S</td>
          <td class="col-tfprint">7308</td>          
          <td class="col-tcode">2056</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">352</td>          
          <td class="col-tcov">{'urstas16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstsa16-01.S</td>
          <td class="col-tfprint">7048</td>          
          <td class="col-tcode">1832</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'urstsa16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub16-01.S</td>
          <td class="col-tfprint">7020</td>          
          <td class="col-tcode">1800</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'ursub16'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub64-01.S</td>
          <td class="col-tfprint">12240</td>          
          <td class="col-tcode">5848</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">1504</td>          
          <td class="col-tcov">{'ursub64'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub8-01.S</td>
          <td class="col-tfprint">6776</td>          
          <td class="col-tcode">1592</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">272</td>          
          <td class="col-tcov">{'ursub8'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursubw-01.S</td>
          <td class="col-tfprint">7308</td>          
          <td class="col-tcode">1976</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'ursubw'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd810-01.S</td>
          <td class="col-tfprint">5832</td>          
          <td class="col-tcode">744</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'zunpkd810'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd820-01.S</td>
          <td class="col-tfprint">5912</td>          
          <td class="col-tcode">808</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'zunpkd820'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd830-01.S</td>
          <td class="col-tfprint">5876</td>          
          <td class="col-tcode">792</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'zunpkd830'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd831-01.S</td>
          <td class="col-tfprint">5956</td>          
          <td class="col-tcode">840</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">208</td>          
          <td class="col-tcov">{'zunpkd831'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd832-01.S</td>
          <td class="col-tfprint">5876</td>          
          <td class="col-tcode">776</td>          
          <td class="col-tdata">16</td>          
          <td class="col-tsign">192</td>          
          <td class="col-tcov">{'zunpkd832'}</td>          
        </tr></tbody>
        
      </table>

    </sizes-table-body>
    <results-table-body>
    <h2>Coverage Report ( Total Coverpoints: 54489 )</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable name initial-sort" col="name">Coverage Label</th>
          <th col="result">(Covered-points)/(Total-points)</th>
          <th class="sortable numeric initial-sort" col="percentage">Percentage</th>
          </tr>
        </thead>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">add16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     add16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 70
     rs1_h1_val == rs2_h1_val: 7
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 15
     rs1_h0_val < 0 and rs2_h0_val < 0: 24
     rs1_h0_val > 0 and rs2_h0_val < 0: 14
     rs1_h0_val > 0 and rs2_h0_val > 0: 20
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 4
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 4
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 4
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">add64</td>
          <td class="col-result">323/323</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*32.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 182
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     add64: 186
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 172
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 172
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 172
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val: 182
     rs2_val == 9223372036854775807: 1
     rs2_val == -4611686018427387905: 3
     rs2_val == -2305843009213693953: 1
     rs2_val == -1152921504606846977: 2
     rs2_val == -576460752303423489: 1
     rs2_val == -288230376151711745: 2
     rs2_val == -144115188075855873: 1
     rs2_val == -72057594037927937: 1
     rs2_val == -36028797018963969: 3
     rs2_val == -18014398509481985: 1
     rs2_val == -9007199254740993: 1
     rs2_val == -4503599627370497: 3
     rs2_val == -2251799813685249: 1
     rs2_val == -1125899906842625: 1
     rs2_val == -562949953421313: 2
     rs2_val == -281474976710657: 1
     rs2_val == -140737488355329: 2
     rs2_val == -70368744177665: 1
     rs2_val == -35184372088833: 1
     rs2_val == -17592186044417: 1
     rs2_val == -8796093022209: 1
     rs2_val == -4398046511105: 1
     rs2_val == -2199023255553: 2
     rs2_val == -1099511627777: 1
     rs2_val == -549755813889: 2
     rs2_val == -274877906945: 1
     rs2_val == -137438953473: 1
     rs2_val == -68719476737: 1
     rs2_val == -34359738369: 2
     rs2_val == -17179869185: 2
     rs2_val == -8589934593: 1
     rs2_val == -4294967297: 3
     rs2_val == -2147483649: 1
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 1
     rs2_val == -268435457: 1
     rs2_val == -134217729: 1
     rs2_val == -67108865: 2
     rs2_val == -33554433: 1
     rs2_val == -16777217: 2
     rs2_val == -8388609: 1
     rs2_val == -4194305: 1
     rs2_val == -2097153: 2
     rs2_val == -1048577: 3
     rs2_val == -524289: 2
     rs2_val == -262145: 2
     rs2_val == -131073: 2
     rs2_val == -65537: 2
     rs2_val == -32769: 1
     rs2_val == -16385: 1
     rs2_val == -8193: 1
     rs2_val == -4097: 2
     rs2_val == -2049: 1
     rs2_val == -1025: 1
     rs2_val == -513: 2
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 1
     rs2_val == -33: 2
     rs2_val == -17: 2
     rs2_val == -9: 2
     rs2_val == -5: 2
     rs2_val == -3: 2
     rs2_val == -2: 2
     rs1_val == 9223372036854775807: 1
     rs1_val == -4611686018427387905: 1
     rs1_val == -2305843009213693953: 2
     rs1_val == -1152921504606846977: 1
     rs1_val == -576460752303423489: 2
     rs1_val == -288230376151711745: 2
     rs1_val == -144115188075855873: 2
     rs1_val == -72057594037927937: 1
     rs1_val == -36028797018963969: 1
     rs1_val == -18014398509481985: 2
     rs1_val == -9007199254740993: 1
     rs1_val == -4503599627370497: 3
     rs1_val == -2251799813685249: 1
     rs1_val == -1125899906842625: 1
     rs1_val == -562949953421313: 2
     rs1_val == -281474976710657: 1
     rs1_val == -140737488355329: 2
     rs1_val == -70368744177665: 1
     rs1_val == -35184372088833: 2
     rs1_val == -17592186044417: 1
     rs1_val == -8796093022209: 2
     rs1_val == -4398046511105: 1
     rs1_val == -2199023255553: 2
     rs1_val == -1099511627777: 2
     rs1_val == -549755813889: 1
     rs1_val == -274877906945: 1
     rs1_val == -137438953473: 2
     rs1_val == -68719476737: 1
     rs1_val == -34359738369: 2
     rs1_val == -17179869185: 1
     rs1_val == -8589934593: 3
     rs1_val == -4294967297: 2
     rs1_val == -2147483649: 2
     rs1_val == -1073741825: 1
     rs1_val == -536870913: 1
     rs1_val == -268435457: 1
     rs1_val == -134217729: 1
     rs1_val == -67108865: 1
     rs1_val == -33554433: 1
     rs1_val == -16777217: 1
     rs1_val == -8388609: 2
     rs1_val == -4194305: 1
     rs1_val == -2097153: 1
     rs1_val == -1048577: 2
     rs1_val == -524289: 1
     rs1_val == -262145: 1
     rs1_val == -131073: 2
     rs1_val == -65537: 2
     rs1_val == -32769: 1
     rs1_val == -16385: 2
     rs1_val == -8193: 1
     rs1_val == -4097: 1
     rs1_val == -2049: 2
     rs1_val == -1025: 1
     rs1_val == -513: 1
     rs1_val == -257: 2
     rs1_val == -129: 1
     rs1_val == -65: 1
     rs1_val == -33: 2
     rs1_val == -17: 1
     rs1_val == -9: 2
     rs1_val == -5: 2
     rs1_val == -3: 2
     rs1_val == -2: 1
     rs2_val == -9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 2
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 1
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 1
     rs2_val == 1125899906842624: 2
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 4
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 2
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 2
     rs2_val == 68719476736: 2
     rs2_val == 34359738368: 1
     rs2_val == 17179869184: 1
     rs2_val == 8589934592: 1
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 2
     rs2_val == 33554432: 1
     rs2_val == 16777216: 1
     rs2_val == 8388608: 2
     rs2_val == 4194304: 2
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 2
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 3
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 2
     rs2_val == 1024: 1
     rs2_val == 512: 2
     rs2_val == 256: 2
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 2
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_val == -9223372036854775808: 1
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 1
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 2
     rs1_val == 17592186044416: 1
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 4
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 2
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 1
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 4
     rs1_val == 268435456: 1
     rs1_val == 134217728: 2
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 2
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 2
     rs1_val == 32768: 1
     rs1_val == 16384: 2
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 2
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 2
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 1
     rs1_val == 2: 1
     rs1_val == 1: 1
     rs2_val == -6148914691236517206: 1
     rs2_val == 6148914691236517205: 2
     rs1_val == -6148914691236517206: 2
     rs1_val == 6148914691236517205: 1
     rs1_val < 0 and rs2_val < 0: 54
     rs1_val < 0 and rs2_val > 0: 48
     rs1_val == (-2**63): 1
     rs1_val == (2**63-1): 1
     rs1_val == 0: 2
     rs1_val == rs2_val: 4
     rs1_val > 0 and rs2_val < 0: 44
     rs1_val > 0 and rs2_val > 0: 37
     rs2_val == (-2**63): 1
     rs2_val == (2**63-1): 1
     rs2_val == 0: 1
     coverage: 272/272
total_coverage: 323/323
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">add8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 63
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     add8: 67
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 2
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 2
     x30: 1
     x31: 34
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 2
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 2
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 34
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 2
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 2
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 34
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 5
     rs1_b3_val != rs2_b3_val: 63
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 15
     rs1_b3_val < 0 and rs2_b3_val < 0: 19
     rs1_b3_val > 0 and rs2_b3_val < 0: 12
     rs1_b3_val > 0 and rs2_b3_val > 0: 15
     rs1_b2_val != rs2_b2_val: 61
     rs1_b2_val == rs2_b2_val: 6
     rs1_b2_val < 0 and rs2_b2_val > 0: 16
     rs1_b2_val < 0 and rs2_b2_val < 0: 19
     rs1_b2_val > 0 and rs2_b2_val < 0: 14
     rs1_b2_val > 0 and rs2_b2_val > 0: 14
     rs1_b1_val != rs2_b1_val: 60
     rs1_b1_val == rs2_b1_val: 7
     rs1_b1_val < 0 and rs2_b1_val > 0: 12
     rs1_b1_val < 0 and rs2_b1_val < 0: 18
     rs1_b1_val > 0 and rs2_b1_val < 0: 15
     rs1_b1_val > 0 and rs2_b1_val > 0: 17
     rs1_b0_val != rs2_b0_val: 64
     rs1_b0_val == rs2_b0_val: 3
     rs1_b0_val < 0 and rs2_b0_val > 0: 17
     rs1_b0_val < 0 and rs2_b0_val < 0: 22
     rs1_b0_val > 0 and rs2_b0_val < 0: 11
     rs1_b0_val > 0 and rs2_b0_val > 0: 13
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 2
     rs2_b3_val == -65: 2
     rs2_b3_val == -33: 4
     rs2_b3_val == -17: 1
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 2
     rs2_b3_val == -3: 2
     rs2_b3_val == -2: 4
     rs2_b3_val == -128: 2
     rs2_b3_val == 64: 7
     rs2_b3_val == 32: 3
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 1
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 2
     rs2_b3_val == 0: 4
     rs2_b3_val == -1: 1
     rs2_b2_val == -86: 2
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 1
     rs2_b2_val == -65: 3
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 4
     rs2_b2_val == -3: 1
     rs2_b2_val == -2: 5
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 4
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 4
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 2
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 5
     rs2_b1_val == -86: 3
     rs2_b1_val == 85: 4
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 2
     rs2_b1_val == -33: 2
     rs2_b1_val == -17: 1
     rs2_b1_val == -9: 3
     rs2_b1_val == -5: 5
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 2
     rs2_b1_val == -128: 5
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 4
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 1
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 3
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 2
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 1
     rs2_b0_val == -5: 3
     rs2_b0_val == -3: 2
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 3
     rs2_b0_val == 64: 3
     rs2_b0_val == 32: 3
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 3
     rs2_b0_val == 4: 1
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 1
     rs2_b0_val == 0: 2
     rs2_b0_val == -1: 4
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 3
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 2
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 3
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 2
     rs1_b2_val == -86: 3
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 3
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 2
     rs1_b2_val == -2: 3
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 3
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 3
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 4
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 4
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 4
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 3
     rs1_b0_val == -86: 5
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 4
     rs1_b0_val == -5: 4
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 3
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 4
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 3
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ave</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 107
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ave: 111
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 80
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 80
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 80
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_val != rs2_val: 107
     rs2_val == 2147483647: 4
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 1
     rs2_val == -268435457: 1
     rs2_val == -134217729: 1
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 2
     rs2_val == -8388609: 4
     rs2_val == -4194305: 1
     rs2_val == -2097153: 1
     rs2_val == -1048577: 1
     rs2_val == -524289: 1
     rs2_val == -262145: 2
     rs2_val == -131073: 2
     rs2_val == -65537: 1
     rs2_val == -32769: 1
     rs2_val == -16385: 1
     rs2_val == -8193: 4
     rs2_val == -4097: 1
     rs2_val == -2049: 2
     rs2_val == -1025: 2
     rs2_val == -513: 2
     rs2_val == -257: 2
     rs2_val == -129: 1
     rs2_val == -65: 2
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 1
     rs2_val == -5: 1
     rs2_val == -3: 1
     rs2_val == -2: 1
     rs1_val == 2147483647: 2
     rs1_val == -1073741825: 1
     rs1_val == -536870913: 1
     rs1_val == -268435457: 2
     rs1_val == -134217729: 1
     rs1_val == -67108865: 1
     rs1_val == -33554433: 1
     rs1_val == -16777217: 1
     rs1_val == -8388609: 2
     rs1_val == -4194305: 2
     rs1_val == -2097153: 2
     rs1_val == -1048577: 1
     rs1_val == -524289: 2
     rs1_val == -262145: 2
     rs1_val == -131073: 1
     rs1_val == -65537: 1
     rs1_val == -32769: 2
     rs1_val == -16385: 3
     rs1_val == -8193: 1
     rs1_val == -4097: 2
     rs1_val == -2049: 1
     rs1_val == -1025: 1
     rs1_val == -513: 1
     rs1_val == -257: 1
     rs1_val == -129: 2
     rs1_val == -65: 1
     rs1_val == -33: 1
     rs1_val == -17: 1
     rs1_val == -9: 1
     rs1_val == -5: 1
     rs1_val == -3: 2
     rs1_val == -2: 1
     rs2_val == -2147483648: 2
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 1
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 2
     rs2_val == 65536: 1
     rs2_val == 32768: 3
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 3
     rs2_val == 1: 1
     rs1_val == -2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 4
     rs1_val == 4096: 3
     rs1_val == 2048: 3
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 2
     rs1_val == 2: 1
     rs1_val == 1: 1
     rs2_val == -1431655766: 1
     rs2_val == 1431655765: 1
     rs1_val == -1431655766: 1
     rs1_val == 1431655765: 1
     rs1_val < 0 and rs2_val < 0: 21
     rs1_val < 0 and rs2_val > 0: 30
     rs1_val == (-2**(xlen-1)): 1
     rs1_val == (2**(xlen-1)-1): 2
     rs1_val == 0: 7
     rs1_val == rs2_val: 4
     rs1_val > 0 and rs2_val < 0: 28
     rs1_val > 0 and rs2_val > 0: 22
     rs2_val == (-2**(xlen-1)): 2
     rs2_val == (2**(xlen-1)-1): 4
     rs2_val == 0: 4
     coverage: 144/144
total_coverage: 246/246
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">clrs16</td>
          <td class="col-result">137/137</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     clrs16: 51
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 20
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 20
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 72/72
total_coverage: 137/137
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">clrs32</td>
          <td class="col-result">133/133</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     clrs32: 70
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 39
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 39
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 68/68
total_coverage: 133/133
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">clrs8</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     clrs8: 47
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 16
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 16
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 4
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 3
     rs1_b3_val == -9: 3
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 3
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 2
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 4
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 3
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 3
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 3
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 3
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 2
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">clz16</td>
          <td class="col-result">137/137</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     clz16: 54
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 23
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 23
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 3
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 2
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 2
     coverage: 72/72
total_coverage: 137/137
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">clz8</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     clz8: 50
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 19
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 19
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 4
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 3
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 2
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 3
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 2
     rs1_b2_val == 223: 2
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 2
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 2
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 4
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 6
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 5
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 2
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 2
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 4
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 1
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">cmpeq16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 81
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     cmpeq16: 85
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 54
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 54
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 54
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 82
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 24
     rs1_h1_val > 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val > 0: 19
     rs1_h0_val != rs2_h0_val: 79
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 19
     rs1_h0_val < 0 and rs2_h0_val < 0: 23
     rs1_h0_val > 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 5
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 3
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 3
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 5
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 5
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 4
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 6
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 4
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 3
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 4
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 3
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">cmpeq8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 62
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     cmpeq8: 66
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 35
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 35
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 35
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 5
     rs1_b3_val != rs2_b3_val: 62
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 15
     rs1_b3_val < 0 and rs2_b3_val < 0: 23
     rs1_b3_val > 0 and rs2_b3_val < 0: 11
     rs1_b3_val > 0 and rs2_b3_val > 0: 12
     rs1_b2_val != rs2_b2_val: 62
     rs1_b2_val == rs2_b2_val: 4
     rs1_b2_val < 0 and rs2_b2_val > 0: 11
     rs1_b2_val < 0 and rs2_b2_val < 0: 15
     rs1_b2_val > 0 and rs2_b2_val < 0: 12
     rs1_b2_val > 0 and rs2_b2_val > 0: 23
     rs1_b1_val != rs2_b1_val: 61
     rs1_b1_val == rs2_b1_val: 5
     rs1_b1_val < 0 and rs2_b1_val > 0: 16
     rs1_b1_val < 0 and rs2_b1_val < 0: 17
     rs1_b1_val > 0 and rs2_b1_val < 0: 14
     rs1_b1_val > 0 and rs2_b1_val > 0: 15
     rs1_b0_val != rs2_b0_val: 60
     rs1_b0_val == rs2_b0_val: 6
     rs1_b0_val < 0 and rs2_b0_val > 0: 18
     rs1_b0_val < 0 and rs2_b0_val < 0: 15
     rs1_b0_val > 0 and rs2_b0_val < 0: 12
     rs1_b0_val > 0 and rs2_b0_val > 0: 17
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 1
     rs2_b3_val == -65: 2
     rs2_b3_val == -33: 3
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 1
     rs2_b3_val == -3: 1
     rs2_b3_val == -2: 1
     rs2_b3_val == -128: 2
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 4
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 1
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 4
     rs2_b3_val == 0: 3
     rs2_b3_val == -1: 3
     rs2_b2_val == -86: 2
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 4
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 2
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 1
     rs2_b2_val == -3: 2
     rs2_b2_val == -2: 3
     rs2_b2_val == -128: 5
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 5
     rs2_b2_val == 4: 3
     rs2_b2_val == 2: 3
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 1
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 3
     rs2_b1_val == -33: 3
     rs2_b1_val == -17: 3
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 1
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 3
     rs2_b1_val == -128: 2
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 3
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 3
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 2
     rs2_b0_val == 85: 3
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 1
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 2
     rs2_b0_val == -9: 2
     rs2_b0_val == -5: 3
     rs2_b0_val == -3: 3
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 2
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 3
     rs2_b0_val == 16: 4
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 1
     rs2_b0_val == 2: 4
     rs2_b0_val == 1: 4
     rs2_b0_val == 0: 2
     rs2_b0_val == -1: 3
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 6
     rs1_b3_val == -9: 3
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 3
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 3
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 3
     rs1_b2_val == -33: 4
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 2
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 4
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 5
     rs1_b2_val == 1: 3
     rs1_b2_val == 0: 3
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 4
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 5
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 5
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 3
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 4
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 5
     rs1_b0_val == -9: 3
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 3
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">cras16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 69
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     cras16: 73
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 42
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 42
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 42
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 69
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 15
     rs1_h1_val < 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 70
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 13
     rs1_h0_val < 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 5
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 6
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 4
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 5
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">crsa16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     crsa16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val > 0: 13
     rs1_h0_val != rs2_h0_val: 73
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val > 0: 12
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 4
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 4
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 4
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 4
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 5
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">insb</td>
          <td class="col-result">75/75</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 32
     rs1 == rd: 1
     coverage: 2/2
opcode:
     insb: 33
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 2
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 2
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_val == (-2**(xlen-1)): 25
     imm_val == 3: 1
     imm_val == 2: 3
     imm_val == 1: 1
     imm_val == 0: 28
     rs1_val == (2**(xlen-1)-1): 2
     rs1_val == 0: 2
     rs1_val == 1: 1
     coverage: 8/8
total_coverage: 75/75
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kabs16</td>
          <td class="col-result">137/137</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
opcode:
     kabs16: 55
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 24
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 24
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 72/72
total_coverage: 137/137
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kabs8</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
opcode:
     kabs8: 44
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 13
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 13
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 1
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 4
     rs1_b3_val == -5: 4
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 5
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 3
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 3
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 4
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 3
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 2
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 3
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 3
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kabsw</td>
          <td class="col-result">133/133</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
opcode:
     kabsw: 70
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 39
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 39
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 2
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 68/68
total_coverage: 133/133
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kadd16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 76
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kadd16: 80
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 49
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 49
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 49
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 76
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 14
     rs1_h1_val < 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 23
     rs1_h0_val != rs2_h0_val: 76
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 16
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val > 0: 24
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 6
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 4
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 3
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 4
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 6
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 4
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 4
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 3
     rs1_h0_val == -65: 3
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kadd64</td>
          <td class="col-result">323/323</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 181
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kadd64: 185
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 171
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 171
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 171
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val: 182
     rs2_val == 9223372036854775807: 1
     rs2_val == -4611686018427387905: 1
     rs2_val == -2305843009213693953: 1
     rs2_val == -1152921504606846977: 2
     rs2_val == -576460752303423489: 1
     rs2_val == -288230376151711745: 1
     rs2_val == -144115188075855873: 1
     rs2_val == -72057594037927937: 1
     rs2_val == -36028797018963969: 2
     rs2_val == -18014398509481985: 1
     rs2_val == -9007199254740993: 2
     rs2_val == -4503599627370497: 2
     rs2_val == -2251799813685249: 2
     rs2_val == -1125899906842625: 1
     rs2_val == -562949953421313: 2
     rs2_val == -281474976710657: 2
     rs2_val == -140737488355329: 1
     rs2_val == -70368744177665: 2
     rs2_val == -35184372088833: 1
     rs2_val == -17592186044417: 2
     rs2_val == -8796093022209: 1
     rs2_val == -4398046511105: 1
     rs2_val == -2199023255553: 2
     rs2_val == -1099511627777: 1
     rs2_val == -549755813889: 1
     rs2_val == -274877906945: 3
     rs2_val == -137438953473: 1
     rs2_val == -68719476737: 1
     rs2_val == -34359738369: 2
     rs2_val == -17179869185: 2
     rs2_val == -8589934593: 1
     rs2_val == -4294967297: 1
     rs2_val == -2147483649: 1
     rs2_val == -1073741825: 4
     rs2_val == -536870913: 1
     rs2_val == -268435457: 1
     rs2_val == -134217729: 1
     rs2_val == -67108865: 2
     rs2_val == -33554433: 1
     rs2_val == -16777217: 2
     rs2_val == -8388609: 3
     rs2_val == -4194305: 2
     rs2_val == -2097153: 3
     rs2_val == -1048577: 2
     rs2_val == -524289: 1
     rs2_val == -262145: 1
     rs2_val == -131073: 1
     rs2_val == -65537: 2
     rs2_val == -32769: 1
     rs2_val == -16385: 3
     rs2_val == -8193: 1
     rs2_val == -4097: 2
     rs2_val == -2049: 2
     rs2_val == -1025: 1
     rs2_val == -513: 1
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 1
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 2
     rs2_val == -5: 1
     rs2_val == -3: 1
     rs2_val == -2: 1
     rs1_val == 9223372036854775807: 2
     rs1_val == -4611686018427387905: 2
     rs1_val == -2305843009213693953: 2
     rs1_val == -1152921504606846977: 1
     rs1_val == -576460752303423489: 1
     rs1_val == -288230376151711745: 1
     rs1_val == -144115188075855873: 1
     rs1_val == -72057594037927937: 1
     rs1_val == -36028797018963969: 1
     rs1_val == -18014398509481985: 1
     rs1_val == -9007199254740993: 2
     rs1_val == -4503599627370497: 1
     rs1_val == -2251799813685249: 1
     rs1_val == -1125899906842625: 2
     rs1_val == -562949953421313: 1
     rs1_val == -281474976710657: 1
     rs1_val == -140737488355329: 1
     rs1_val == -70368744177665: 1
     rs1_val == -35184372088833: 1
     rs1_val == -17592186044417: 4
     rs1_val == -8796093022209: 2
     rs1_val == -4398046511105: 1
     rs1_val == -2199023255553: 1
     rs1_val == -1099511627777: 1
     rs1_val == -549755813889: 1
     rs1_val == -274877906945: 2
     rs1_val == -137438953473: 1
     rs1_val == -68719476737: 1
     rs1_val == -34359738369: 2
     rs1_val == -17179869185: 1
     rs1_val == -8589934593: 2
     rs1_val == -4294967297: 1
     rs1_val == -2147483649: 1
     rs1_val == -1073741825: 3
     rs1_val == -536870913: 1
     rs1_val == -268435457: 1
     rs1_val == -134217729: 1
     rs1_val == -67108865: 2
     rs1_val == -33554433: 1
     rs1_val == -16777217: 1
     rs1_val == -8388609: 2
     rs1_val == -4194305: 1
     rs1_val == -2097153: 1
     rs1_val == -1048577: 1
     rs1_val == -524289: 2
     rs1_val == -262145: 1
     rs1_val == -131073: 2
     rs1_val == -65537: 1
     rs1_val == -32769: 1
     rs1_val == -16385: 1
     rs1_val == -8193: 2
     rs1_val == -4097: 1
     rs1_val == -2049: 3
     rs1_val == -1025: 4
     rs1_val == -513: 1
     rs1_val == -257: 1
     rs1_val == -129: 2
     rs1_val == -65: 1
     rs1_val == -33: 2
     rs1_val == -17: 3
     rs1_val == -9: 1
     rs1_val == -5: 3
     rs1_val == -3: 1
     rs1_val == -2: 2
     rs2_val == -9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 2
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 1
     rs2_val == 288230376151711744: 2
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 2
     rs2_val == 36028797018963968: 3
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 1
     rs2_val == 1125899906842624: 1
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 2
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 3
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 1
     rs2_val == 17179869184: 1
     rs2_val == 8589934592: 2
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 2
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 2
     rs2_val == 16777216: 2
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 2
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 2
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 2
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_val == -9223372036854775808: 2
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 3
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 2
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 1
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 1
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 2
     rs1_val == 68719476736: 2
     rs1_val == 34359738368: 3
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 4
     rs1_val == 65536: 1
     rs1_val == 32768: 2
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 2
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 3
     rs1_val == 16: 2
     rs1_val == 8: 1
     rs1_val == 4: 1
     rs1_val == 2: 2
     rs1_val == 1: 1
     rs2_val == -6148914691236517206: 1
     rs2_val == 6148914691236517205: 3
     rs1_val == -6148914691236517206: 1
     rs1_val == 6148914691236517205: 1
     rs1_val < 0 and rs2_val < 0: 54
     rs1_val < 0 and rs2_val > 0: 44
     rs1_val == (-2**63): 2
     rs1_val == (2**63-1): 2
     rs1_val == 0: 1
     rs1_val == rs2_val: 3
     rs1_val > 0 and rs2_val < 0: 45
     rs1_val > 0 and rs2_val > 0: 39
     rs2_val == (-2**63): 1
     rs2_val == (2**63-1): 1
     rs2_val == 0: 2
     coverage: 272/272
total_coverage: 323/323
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kadd8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 54
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kadd8: 58
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 27
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 27
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 27
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val != rs2_b3_val: 53
     rs1_b3_val == rs2_b3_val: 5
     rs1_b3_val < 0 and rs2_b3_val > 0: 10
     rs1_b3_val < 0 and rs2_b3_val < 0: 18
     rs1_b3_val > 0 and rs2_b3_val < 0: 11
     rs1_b3_val > 0 and rs2_b3_val > 0: 14
     rs1_b2_val != rs2_b2_val: 50
     rs1_b2_val == rs2_b2_val: 8
     rs1_b2_val < 0 and rs2_b2_val > 0: 13
     rs1_b2_val < 0 and rs2_b2_val < 0: 17
     rs1_b2_val > 0 and rs2_b2_val < 0: 11
     rs1_b2_val > 0 and rs2_b2_val > 0: 13
     rs1_b1_val != rs2_b1_val: 53
     rs1_b1_val == rs2_b1_val: 5
     rs1_b1_val < 0 and rs2_b1_val > 0: 14
     rs1_b1_val < 0 and rs2_b1_val < 0: 13
     rs1_b1_val > 0 and rs2_b1_val < 0: 14
     rs1_b1_val > 0 and rs2_b1_val > 0: 11
     rs1_b0_val != rs2_b0_val: 55
     rs1_b0_val == rs2_b0_val: 3
     rs1_b0_val < 0 and rs2_b0_val > 0: 14
     rs1_b0_val < 0 and rs2_b0_val < 0: 7
     rs1_b0_val > 0 and rs2_b0_val < 0: 12
     rs1_b0_val > 0 and rs2_b0_val > 0: 16
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 1
     rs2_b3_val == 127: 3
     rs2_b3_val == -65: 4
     rs2_b3_val == -33: 1
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 2
     rs2_b3_val == -5: 2
     rs2_b3_val == -3: 5
     rs2_b3_val == -2: 3
     rs2_b3_val == -128: 1
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 1
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 4
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 1
     rs2_b3_val == 0: 4
     rs2_b3_val == -1: 1
     rs2_b2_val == -86: 1
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 3
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 3
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 1
     rs2_b2_val == -3: 3
     rs2_b2_val == -2: 2
     rs2_b2_val == -128: 2
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 2
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 4
     rs2_b1_val == 85: 4
     rs2_b1_val == 127: 2
     rs2_b1_val == -65: 1
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 4
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 3
     rs2_b1_val == -3: 3
     rs2_b1_val == -2: 1
     rs2_b1_val == -128: 1
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 3
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 1
     rs2_b1_val == 0: 4
     rs2_b1_val == -1: 1
     rs2_b0_val == -86: 3
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 3
     rs2_b0_val == -65: 1
     rs2_b0_val == -33: 1
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 1
     rs2_b0_val == -5: 1
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 2
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 4
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 2
     rs2_b0_val == 8: 3
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 3
     rs2_b0_val == 1: 1
     rs2_b0_val == 0: 7
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 3
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 4
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 4
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 3
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 4
     rs1_b2_val == -9: 3
     rs1_b2_val == -5: 3
     rs1_b2_val == -3: 5
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 2
     rs1_b1_val == -17: 3
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 4
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 4
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 3
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 4
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 3
     rs1_b0_val == 4: 4
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kaddh</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 72
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kaddh: 76
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 45
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 45
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 45
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 73
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val > 0: 13
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 3
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 4
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 5
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 4
     rs2_h0_val == 128: 4
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 3
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 4
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kaddw</td>
          <td class="col-result">244/244</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 97
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kaddw: 101
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 70
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 70
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 70
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs1_w0_val != rs2_w0_val: 98
     rs1_w0_val == rs2_w0_val: 3
     rs1_w0_val < 0 and rs2_w0_val > 0: 24
     rs1_w0_val < 0 and rs2_w0_val < 0: 22
     rs1_w0_val > 0 and rs2_w0_val < 0: 26
     rs1_w0_val > 0 and rs2_w0_val > 0: 25
     rs2_w0_val == -1431655766: 1
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == -1073741825: 2
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 2
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 2
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 2
     rs2_w0_val == -16385: 3
     rs2_w0_val == -8193: 2
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 2
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 2
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 2
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 2
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 3
     rs2_w0_val == 2048: 2
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 2
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 2
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 2
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 4
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 2
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 2
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 2
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 3
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 3
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 2
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 2
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 2
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 2
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 142/142
total_coverage: 244/244
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kcras16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kcras16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 2
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 2
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 44
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 2
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 44
     x31: 1
     x4: 1
     x5: 1
     x6: 2
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 44
     x3: 2
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 2
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 24
     rs1_h1_val > 0 and rs2_h1_val < 0: 15
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 72
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 5
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 4
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 6
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 3
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 5
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 3
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 5
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 4
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 4
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kcrsa16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kcrsa16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 72
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val < 0: 14
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 73
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 11
     rs1_h0_val < 0 and rs2_h0_val < 0: 25
     rs1_h0_val > 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 4
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 5
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 4
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 4
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 4
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 4
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 4
     rs1_h1_val == -513: 3
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 4
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 4
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kdmabb</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 72
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kdmabb: 76
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 45
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 45
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 45
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 73
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 13
     rs1_h1_val > 0 and rs2_h1_val > 0: 20
     rs1_h0_val != rs2_h0_val: 70
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 25
     rs1_h0_val < 0 and rs2_h0_val < 0: 12
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 3
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 4
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 5
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 3
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kdmabt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 67
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kdmabt: 71
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 40
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 40
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 40
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 67
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 19
     rs1_h1_val < 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 12
     rs1_h0_val != rs2_h0_val: 65
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 14
     rs1_h0_val < 0 and rs2_h0_val < 0: 14
     rs1_h0_val > 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val > 0: 21
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 5
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 5
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 4
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 8
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 4
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 3
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kdmatt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 71
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kdmatt: 75
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 44
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 44
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 44
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 72
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 20
     rs1_h1_val < 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 15
     rs1_h0_val != rs2_h0_val: 72
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 23
     rs1_h0_val < 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val < 0: 13
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 4
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 4
     rs2_h0_val == -2049: 4
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 4
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 4
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 5
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 3
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 3
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 3
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 3
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kdmbb</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 76
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kdmbb: 80
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 49
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 49
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 49
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 4
     rs1_h1_val != rs2_h1_val: 75
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 21
     rs1_h0_val != rs2_h0_val: 75
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 19
     rs1_h0_val < 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val > 0: 23
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 3
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 4
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 4
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 4
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 4
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 3
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 4
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 4
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kdmbt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 76
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kdmbt: 80
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 49
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 49
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 49
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 15
     rs1_h1_val < 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val < 0: 28
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 9
     rs1_h0_val < 0 and rs2_h0_val > 0: 15
     rs1_h0_val < 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val < 0: 14
     rs1_h0_val > 0 and rs2_h0_val > 0: 22
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 4
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 5
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 3
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 4
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 4
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 5
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 4
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 3
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 4
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 4
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 3
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 4
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 3
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 5
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 3
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kdmtt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kdmtt: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 75
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 19
     rs1_h1_val < 0 and rs2_h1_val < 0: 23
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 11
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val > 0: 22
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 3
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 4
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 5
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 7
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 4
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 3
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 6
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 3
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 4
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 5
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 5
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">khm16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     khm16: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val > 0: 22
     rs1_h0_val != rs2_h0_val: 77
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 18
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 23
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 5
     rs2_h1_val == 32767: 3
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 4
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 4
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 3
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 4
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 4
     rs2_h0_val == -257: 5
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 4
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 4
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 3
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 5
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 5
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 6
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 3
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 5
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 4
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 4
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">khm8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 64
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     khm8: 68
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 2
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 36
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 2
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 2
     x29: 1
     x3: 1
     x30: 35
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 2
     x26: 1
     x27: 1
     x28: 2
     x29: 35
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val != rs2_b3_val: 64
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 21
     rs1_b3_val < 0 and rs2_b3_val < 0: 16
     rs1_b3_val > 0 and rs2_b3_val < 0: 15
     rs1_b3_val > 0 and rs2_b3_val > 0: 8
     rs1_b2_val != rs2_b2_val: 64
     rs1_b2_val == rs2_b2_val: 4
     rs1_b2_val < 0 and rs2_b2_val > 0: 21
     rs1_b2_val < 0 and rs2_b2_val < 0: 14
     rs1_b2_val > 0 and rs2_b2_val < 0: 14
     rs1_b2_val > 0 and rs2_b2_val > 0: 11
     rs1_b1_val != rs2_b1_val: 62
     rs1_b1_val == rs2_b1_val: 6
     rs1_b1_val < 0 and rs2_b1_val > 0: 17
     rs1_b1_val < 0 and rs2_b1_val < 0: 10
     rs1_b1_val > 0 and rs2_b1_val < 0: 21
     rs1_b1_val > 0 and rs2_b1_val > 0: 14
     rs1_b0_val != rs2_b0_val: 62
     rs1_b0_val == rs2_b0_val: 6
     rs1_b0_val < 0 and rs2_b0_val > 0: 14
     rs1_b0_val < 0 and rs2_b0_val < 0: 20
     rs1_b0_val > 0 and rs2_b0_val < 0: 11
     rs1_b0_val > 0 and rs2_b0_val > 0: 19
     rs2_b3_val == -86: 1
     rs2_b3_val == 85: 1
     rs2_b3_val == 127: 3
     rs2_b3_val == -65: 2
     rs2_b3_val == -33: 2
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 2
     rs2_b3_val == -5: 1
     rs2_b3_val == -3: 4
     rs2_b3_val == -2: 1
     rs2_b3_val == -128: 3
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 3
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 2
     rs2_b3_val == 0: 6
     rs2_b3_val == -1: 2
     rs2_b2_val == -86: 3
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 2
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 2
     rs2_b2_val == -5: 2
     rs2_b2_val == -3: 2
     rs2_b2_val == -2: 5
     rs2_b2_val == -128: 2
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 3
     rs2_b2_val == 4: 3
     rs2_b2_val == 2: 2
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 5
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 1
     rs2_b1_val == 85: 2
     rs2_b1_val == 127: 2
     rs2_b1_val == -65: 2
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 1
     rs2_b1_val == -9: 5
     rs2_b1_val == -5: 1
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 6
     rs2_b1_val == -128: 1
     rs2_b1_val == 64: 2
     rs2_b1_val == 32: 6
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 1
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 1
     rs2_b0_val == -86: 2
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 2
     rs2_b0_val == -33: 1
     rs2_b0_val == -17: 2
     rs2_b0_val == -9: 2
     rs2_b0_val == -5: 1
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 2
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 3
     rs2_b0_val == 4: 4
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 1
     rs2_b0_val == 0: 2
     rs2_b0_val == -1: 4
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 3
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 6
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 4
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 2
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 3
     rs1_b2_val == -65: 6
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 3
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 2
     rs1_b2_val == -2: 4
     rs1_b2_val == -128: 4
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 4
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 3
     rs1_b2_val == 0: 3
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 3
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 4
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 4
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 2
     rs1_b1_val == 0: 5
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 3
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 2
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 3
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 5
     rs1_b0_val == 32: 3
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">khmbb</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     khmbb: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 70
     rs1_h1_val == rs2_h1_val: 7
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val > 0: 15
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 18
     rs1_h0_val < 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 4
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 4
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 4
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 3
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 3
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">khmbt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 76
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     khmbt: 80
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 49
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 49
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 49
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 13
     rs1_h1_val < 0 and rs2_h1_val < 0: 29
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 19
     rs1_h0_val != rs2_h0_val: 76
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 4
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 5
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 3
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 4
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 3
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 4
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 5
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">khmtt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     khmtt: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 19
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val > 0: 17
     rs1_h0_val != rs2_h0_val: 75
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 5
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 7
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 4
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 4
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 4
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 5
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 4
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 5
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">khmx16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 71
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     khmx16: 75
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 44
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 44
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 44
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 71
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 19
     rs1_h0_val != rs2_h0_val: 72
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 5
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 4
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 4
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 3
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 3
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 5
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 3
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 4
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">khmx8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 63
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     khmx8: 67
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 36
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 36
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 36
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val != rs2_b3_val: 64
     rs1_b3_val == rs2_b3_val: 3
     rs1_b3_val < 0 and rs2_b3_val > 0: 14
     rs1_b3_val < 0 and rs2_b3_val < 0: 12
     rs1_b3_val > 0 and rs2_b3_val < 0: 14
     rs1_b3_val > 0 and rs2_b3_val > 0: 16
     rs1_b2_val != rs2_b2_val: 62
     rs1_b2_val == rs2_b2_val: 5
     rs1_b2_val < 0 and rs2_b2_val > 0: 14
     rs1_b2_val < 0 and rs2_b2_val < 0: 18
     rs1_b2_val > 0 and rs2_b2_val < 0: 12
     rs1_b2_val > 0 and rs2_b2_val > 0: 17
     rs1_b1_val != rs2_b1_val: 62
     rs1_b1_val == rs2_b1_val: 5
     rs1_b1_val < 0 and rs2_b1_val > 0: 12
     rs1_b1_val < 0 and rs2_b1_val < 0: 18
     rs1_b1_val > 0 and rs2_b1_val < 0: 16
     rs1_b1_val > 0 and rs2_b1_val > 0: 16
     rs1_b0_val != rs2_b0_val: 63
     rs1_b0_val == rs2_b0_val: 4
     rs1_b0_val < 0 and rs2_b0_val > 0: 16
     rs1_b0_val < 0 and rs2_b0_val < 0: 11
     rs1_b0_val > 0 and rs2_b0_val < 0: 16
     rs1_b0_val > 0 and rs2_b0_val > 0: 14
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 3
     rs2_b3_val == 127: 2
     rs2_b3_val == -65: 1
     rs2_b3_val == -33: 5
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 1
     rs2_b3_val == -3: 2
     rs2_b3_val == -2: 1
     rs2_b3_val == -128: 3
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 4
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 2
     rs2_b3_val == 0: 5
     rs2_b3_val == -1: 1
     rs2_b2_val == -86: 3
     rs2_b2_val == 85: 4
     rs2_b2_val == 127: 2
     rs2_b2_val == -65: 5
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 2
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 3
     rs2_b2_val == -3: 2
     rs2_b2_val == -2: 1
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 3
     rs2_b2_val == 32: 4
     rs2_b2_val == 16: 3
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 2
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 4
     rs2_b2_val == -1: 2
     rs2_b1_val == -86: 4
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 4
     rs2_b1_val == -65: 1
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 2
     rs2_b1_val == -9: 4
     rs2_b1_val == -5: 3
     rs2_b1_val == -3: 1
     rs2_b1_val == -2: 1
     rs2_b1_val == -128: 2
     rs2_b1_val == 64: 6
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 3
     rs2_b1_val == 0: 3
     rs2_b1_val == -1: 1
     rs2_b0_val == -86: 2
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 2
     rs2_b0_val == -65: 2
     rs2_b0_val == -33: 1
     rs2_b0_val == -17: 3
     rs2_b0_val == -9: 2
     rs2_b0_val == -5: 1
     rs2_b0_val == -3: 3
     rs2_b0_val == -2: 2
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 4
     rs2_b0_val == 32: 3
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 3
     rs2_b0_val == 0: 3
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 4
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 3
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 3
     rs1_b3_val == 0: 6
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 3
     rs1_b2_val == 85: 4
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 3
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 5
     rs1_b2_val == -5: 6
     rs1_b2_val == -3: 2
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 4
     rs1_b2_val == 4: 3
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 3
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 3
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 5
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 4
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 5
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 5
     rs1_b1_val == 16: 4
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 2
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 2
     rs1_b0_val == 85: 4
     rs1_b0_val == 127: 2
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 3
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 3
     rs1_b0_val == 0: 8
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmabb</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmabb: 82
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 2
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 2
     x30: 1
     x31: 49
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 2
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 49
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 2
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 2
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 4
     rs1_h1_val != rs2_h1_val: 78
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 13
     rs1_h1_val < 0 and rs2_h1_val < 0: 25
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 21
     rs1_h0_val != rs2_h0_val: 78
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 22
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 4
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 4
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 5
     rs1_h1_val == -33: 5
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 4
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 4
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 4
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmabt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmabt: 82
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 51
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 51
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 79
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 25
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 78
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 24
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 5
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 4
     rs2_h0_val == -21846: 3
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 4
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 4
     rs1_h1_val == -2: 5
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 4
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 3
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 5
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 5
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmada</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 82
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmada: 86
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 55
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 55
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 55
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 83
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 20
     rs1_h1_val < 0 and rs2_h1_val < 0: 24
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 19
     rs1_h0_val != rs2_h0_val: 81
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 22
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val > 0: 20
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 3
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 3
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 4
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 5
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 4
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 4
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 5
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 5
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 3
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 4
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 3
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 3
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 3
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 3
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 4
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 4
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmadrs</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmadrs: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 70
     rs1_h1_val == rs2_h1_val: 7
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 25
     rs1_h1_val > 0 and rs2_h1_val < 0: 12
     rs1_h1_val > 0 and rs2_h1_val > 0: 20
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 13
     rs1_h0_val < 0 and rs2_h0_val < 0: 23
     rs1_h0_val > 0 and rs2_h0_val < 0: 14
     rs1_h0_val > 0 and rs2_h0_val > 0: 23
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 4
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 4
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 4
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 5
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 3
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 3
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 4
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmads</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 71
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmads: 75
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 44
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 44
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 44
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 5
     rs1_h1_val != rs2_h1_val: 71
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 15
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 19
     rs1_h0_val != rs2_h0_val: 70
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 4
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 4
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 5
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 4
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 4
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmar64</td>
          <td class="col-result">227/227</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 99
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmar64: 103
     coverage: 1/1
rd:
     x10: 1
     x12: 2
     x14: 3
     x16: 1
     x18: 3
     x2: 2
     x20: 1
     x22: 4
     x24: 2
     x26: 3
     x28: 3
     x30: 75
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 72
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 72
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 3
     rs1_w0_val != rs2_w0_val: 100
     rs1_w0_val == rs2_w0_val: 3
     rs1_w0_val < 0 and rs2_w0_val > 0: 21
     rs1_w0_val < 0 and rs2_w0_val < 0: 32
     rs1_w0_val > 0 and rs2_w0_val < 0: 19
     rs1_w0_val > 0 and rs2_w0_val > 0: 27
     rs2_w0_val == -1431655766: 1
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 3
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 3
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 2
     rs2_w0_val == -65537: 2
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 4
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 2
     rs2_w0_val == -33: 2
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 3
     rs2_w0_val == 1073741824: 3
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 2
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 3
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 2
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 2
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 2
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 2
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 2
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 2
     rs1_w0_val == -1025: 2
     rs1_w0_val == -513: 2
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 3
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 2
     rs1_w0_val == 1048576: 2
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 2
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 3
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 142/142
total_coverage: 227/227
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmatt</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmatt: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 75
     rs1_h1_val == rs2_h1_val: 6
     rs1_h1_val < 0 and rs2_h1_val > 0: 15
     rs1_h1_val < 0 and rs2_h1_val < 0: 27
     rs1_h1_val > 0 and rs2_h1_val < 0: 12
     rs1_h1_val > 0 and rs2_h1_val > 0: 21
     rs1_h0_val != rs2_h0_val: 78
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 5
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 4
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 4
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 3
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 4
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 3
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 3
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 5
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 3
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 4
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 4
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmaxda</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 71
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmaxda: 75
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 44
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 44
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 44
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 70
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 21
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 13
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 70
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 13
     rs1_h0_val < 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val < 0: 23
     rs1_h0_val > 0 and rs2_h0_val > 0: 12
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 3
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 4
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 4
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 4
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 7
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 4
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmaxds</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmaxds: 78
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 47
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 75
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 25
     rs1_h1_val > 0 and rs2_h1_val < 0: 13
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 20
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 5
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 3
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 4
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 3
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 6
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 3
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmda</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmda: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 71
     rs1_h1_val == rs2_h1_val: 6
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 20
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 15
     rs1_h0_val < 0 and rs2_h0_val < 0: 24
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 19
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 4
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 4
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 5
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 4
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 4
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 4
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 3
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 5
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmac</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 102
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmac: 106
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 75
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 75
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 75
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 2
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 2
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 2
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 3
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 2
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 2
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 3
     rs2_w0_val == -257: 2
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 2
     rs2_w0_val == -9: 2
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 3
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 2
     rs2_w0_val == 32768: 2
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 3
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 3
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 2
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 2
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 2
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 2
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 3
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 2
     rs1_w0_val == 1048576: 2
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 3
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 3
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 4
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmac.u</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 105
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmac.u: 109
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 78
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 78
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 78
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 3
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 3
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 2
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 2
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 2
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 2
     rs2_w0_val == -8193: 3
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 3
     rs2_w0_val == -3: 3
     rs2_w0_val == -2: 2
     rs2_w0_val == -2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 2
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 2
     rs2_w0_val == 4096: 3
     rs2_w0_val == 2048: 2
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 2
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 6
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 4
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 2
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 2
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 2
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 3
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 4
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 3
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawb</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 87
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawb: 91
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 60
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 60
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 60
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 3
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 7
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 4
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 5
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 5
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 3
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 2
     rs1_w0_val == -8388609: 2
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 3
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 3
     rs1_w0_val == -3: 3
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 3
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawb.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 90
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawb.u: 94
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 63
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 63
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 63
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 4
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 4
     rs2_h1_val == -4097: 4
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 4
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 4
     rs2_h1_val == 4096: 4
     rs2_h1_val == 2048: 4
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 5
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 4
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 6
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 4
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 4
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 2
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 2
     rs1_w0_val == -129: 2
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 2
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 3
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 2
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawb2</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 92
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawb2: 96
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 65
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 65
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 65
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_h1_val == -21846: 4
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 3
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 4
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 5
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 4
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 3
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 5
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 3
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 3
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 2
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 3
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 2
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 3
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 3
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 2
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 2
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawb2.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 88
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawb2.u: 92
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 2
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 2
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 59
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 2
     x27: 1
     x28: 1
     x29: 2
     x3: 1
     x30: 59
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 2
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 2
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 59
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_h1_val == -21846: 5
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 5
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 4
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 4
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 4
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 4
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 4
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 4
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 4
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 2
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 2
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 2
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 2
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 2
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 3
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 4
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawt</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 83
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawt: 87
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 56
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 56
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 56
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 4
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 3
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 4
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 4
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 4
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 5
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 4
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 4
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 2
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 3
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawt.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 87
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawt.u: 91
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 60
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 60
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 60
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 4
     rs2_h1_val == 21845: 4
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 5
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 3
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 3
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 4
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 5
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 2
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 2
     rs1_w0_val == -4194305: 2
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 3
     rs1_w0_val == -262145: 2
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 3
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 2
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 3
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawt2</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 92
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawt2: 96
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 65
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 65
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 65
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 4
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 4
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 4
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 3
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 4
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 4
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 4
     rs2_h0_val == 1: 4
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 5
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 2
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 3
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 3
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 3
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 3
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 3
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmawt2.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 87
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmawt2.u: 91
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 60
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 60
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 60
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 4
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 4
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 5
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 4
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 2
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 2
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 3
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 2
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 2
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 2
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmsb</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 105
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmsb: 109
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 78
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 78
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 78
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 2
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 3
     rs2_w0_val == -16777217: 2
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 2
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 2
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 2
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 2
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 2
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 2
     rs2_w0_val == 65536: 2
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 2
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 3
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 2
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 2
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 2
     rs1_w0_val == -17: 4
     rs1_w0_val == -9: 2
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 2
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 2
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 4
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 3
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmsb.u</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 94
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmsb.u: 98
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 67
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 67
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 67
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 3
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == -1073741825: 2
     rs2_w0_val == -536870913: 2
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 2
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 3
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 3
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 2
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 2
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 2
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 2
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 2
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 2
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 3
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 3
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmwb2</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 89
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmwb2: 93
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 62
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 62
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 62
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 4
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 4
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 4
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 4
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 5
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 4
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 3
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 6
     rs2_h0_val == 1: 4
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 3
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 2
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 2
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 2
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 2
     rs1_w0_val == -9: 2
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 3
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 2
     rs1_w0_val == 1048576: 2
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 3
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmwb2.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 91
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmwb2.u: 95
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 64
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 64
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 64
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 4
     rs2_h1_val == 21845: 5
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 4
     rs2_h1_val == -4097: 4
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 4
     rs2_h1_val == -257: 4
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 4
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 4
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 7
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 6
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 4
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 4
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 3
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 2
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 2
     rs1_w0_val == -2097153: 2
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 2
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 2
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 2
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 2
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 2
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 3
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmwt2</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 85
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmwt2: 89
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 58
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 58
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 58
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 5
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 5
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 6
     rs2_h1_val == 16: 4
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 5
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 4
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 4
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 3
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 3
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 3
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 2
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmmwt2.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 86
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmmwt2.u: 90
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 59
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 59
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 59
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 3
     rs2_h1_val == 128: 4
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 4
     rs2_h1_val == 16: 4
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 4
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 5
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 4
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 5
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 2
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 2
     rs1_w0_val == -16777217: 2
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 2
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 2
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 2
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 2
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 3
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmsda</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmsda: 78
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 47
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 73
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 75
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 13
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 23
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 5
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 4
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 4
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 3
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 3
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 3
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 3
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 4
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmsr64</td>
          <td class="col-result">227/227</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 98
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmsr64: 102
     coverage: 1/1
rd:
     x10: 3
     x12: 3
     x14: 1
     x16: 1
     x18: 1
     x2: 3
     x20: 2
     x22: 3
     x24: 3
     x26: 2
     x28: 1
     x30: 71
     x4: 1
     x6: 2
     x8: 5
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 71
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 71
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs1_w0_val != rs2_w0_val: 98
     rs1_w0_val == rs2_w0_val: 4
     rs1_w0_val < 0 and rs2_w0_val > 0: 23
     rs1_w0_val < 0 and rs2_w0_val < 0: 27
     rs1_w0_val > 0 and rs2_w0_val < 0: 21
     rs1_w0_val > 0 and rs2_w0_val > 0: 27
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 3
     rs2_w0_val == -1073741825: 2
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 2
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 2
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 2
     rs2_w0_val == -2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 2
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 3
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 2
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 2
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 2
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 2
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 3
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 2
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 3
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 2
     rs1_w0_val == -513: 3
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 2
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 3
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 2
     rs1_w0_val == 4096: 2
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 2
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 142/142
total_coverage: 227/227
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmsxda</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmsxda: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 75
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 20
     rs1_h0_val != rs2_h0_val: 72
     rs1_h0_val == rs2_h0_val: 7
     rs1_h0_val < 0 and rs2_h0_val > 0: 21
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 3
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 4
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 4
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 5
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 5
     rs1_h1_val == 1: 3
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 4
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kmxda</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kmxda: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 78
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val > 0: 19
     rs1_h0_val != rs2_h0_val: 75
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 14
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 3
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 4
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 4
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 4
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 4
     rs1_h1_val == -513: 3
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 5
     rs1_h1_val == 1: 3
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 4
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 4
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksll16</td>
          <td class="col-result">184/184</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 57
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksll16: 61
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 30
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 30
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 30
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 6
     rs2_val == 7: 4
     rs2_val == 11: 6
     rs2_val == 13: 3
     rs2_val == 14: 5
     rs2_val == 8: 6
     rs2_val == 4: 3
     rs2_val == 2: 2
     rs2_val == 1: 4
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == -32768: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     rs2_val == 10: 1
     coverage: 82/82
total_coverage: 184/184
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksll8</td>
          <td class="col-result">188/188</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 47
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksll8: 51
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 18
     x4: 1
     x5: 1
     x6: 2
     x7: 2
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 3
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 18
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 2
     x27: 1
     x28: 1
     x29: 18
     x3: 1
     x30: 1
     x31: 1
     x4: 2
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 4
     rs2_val == 3: 3
     rs2_val == 6: 1
     rs2_val == 4: 4
     rs2_val == 2: 5
     rs2_val == 1: 3
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 4
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 4
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 5
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 5
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 4
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 3
     rs1_b1_val == -5: 3
     rs1_b1_val == -3: 3
     rs1_b1_val == -2: 2
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 4
     rs1_b1_val == 0: 5
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 2
     rs1_b0_val == -65: 3
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 2
     rs1_b0_val == -128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 86/86
total_coverage: 188/188
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslli16</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 57
     rs1 == rd: 1
     coverage: 2/2
opcode:
     kslli16: 58
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 27
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 27
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     imm_val == 15: 4
     imm_val == 14: 3
     imm_val == 13: 2
     imm_val == 12: 4
     imm_val == 11: 4
     imm_val == 10: 3
     imm_val == 9: 5
     imm_val == 8: 2
     imm_val == 7: 6
     imm_val == 6: 4
     imm_val == 5: 3
     imm_val == 4: 3
     imm_val == 3: 2
     imm_val == 2: 3
     imm_val == 1: 4
     imm_val == 0: 6
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 4
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslli8</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 47
     rs1 == rd: 1
     coverage: 2/2
opcode:
     kslli8: 48
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 17
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 17
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 4
     imm_val == 7: 4
     imm_val == 6: 3
     imm_val == 5: 6
     imm_val == 4: 9
     imm_val == 3: 6
     imm_val == 2: 5
     imm_val == 1: 7
     imm_val == 0: 8
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 3
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 3
     rs1_b3_val == 0: 3
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 3
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 3
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 4
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 2
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 6
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 2
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 3
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 4
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslliw</td>
          <td class="col-result">167/167</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 76
     rs1 == rd: 1
     coverage: 2/2
opcode:
     kslliw: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     imm_val == 31: 3
     imm_val == 30: 2
     imm_val == 29: 2
     imm_val == 28: 4
     imm_val == 27: 3
     imm_val == 26: 3
     imm_val == 25: 2
     imm_val == 24: 1
     imm_val == 23: 1
     imm_val == 22: 1
     imm_val == 21: 1
     imm_val == 20: 2
     imm_val == 19: 2
     imm_val == 18: 3
     imm_val == 17: 3
     imm_val == 16: 3
     imm_val == 15: 4
     imm_val == 14: 2
     imm_val == 13: 3
     imm_val == 12: 3
     imm_val == 11: 2
     imm_val == 10: 3
     imm_val == 9: 1
     imm_val == 8: 1
     imm_val == 7: 3
     imm_val == 6: 2
     imm_val == 5: 4
     imm_val == 4: 4
     imm_val == 3: 2
     imm_val == 2: 1
     imm_val == 1: 3
     imm_val == 0: 3
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 2
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 2
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 2
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 100/100
total_coverage: 167/167
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksllw</td>
          <td class="col-result">182/182</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 70
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksllw: 74
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 43
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 43
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 43
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 21: 2
     rs2_val == 15: 4
     rs2_val == 23: 5
     rs2_val == 27: 3
     rs2_val == 29: 1
     rs2_val == 30: 3
     rs2_val == 16: 1
     rs2_val == 8: 5
     rs2_val == 4: 2
     rs2_val == 2: 6
     rs2_val == 1: 6
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 2
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == -2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     rs2_val == 10: 4
     coverage: 80/80
total_coverage: 182/182
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslra16</td>
          <td class="col-result">240/240</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 83
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kslra16: 87
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 56
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 56
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 56
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 1431655765: 1
     rs2_val == 2147483647: 2
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 2
     rs2_val == -268435457: 1
     rs2_val == -134217729: 2
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 1
     rs2_val == -8388609: 1
     rs2_val == -4194305: 1
     rs2_val == -2097153: 1
     rs2_val == -1048577: 1
     rs2_val == -524289: 1
     rs2_val == -262145: 1
     rs2_val == -131073: 2
     rs2_val == -65537: 1
     rs2_val == -32769: 2
     rs2_val == -16385: 1
     rs2_val == -8193: 1
     rs2_val == -4097: 1
     rs2_val == -2049: 1
     rs2_val == -1025: 2
     rs2_val == -513: 1
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 1
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 1
     rs2_val == -5: 1
     rs2_val == -3: 3
     rs2_val == -2: 2
     rs2_val == -2147483648: 1
     rs2_val == 1073741824: 2
     rs2_val == 536870912: 1
     rs2_val == 268435456: 2
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 2
     rs2_val == 16777216: 3
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 2
     rs2_val == 262144: 2
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 2
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 2
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 6
     rs1_h1_val == 0: 8
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 4
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 4
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == -32768: 3
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 4
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 4
     rs2_val == -1431655766: 2
     coverage: 138/138
total_coverage: 240/240
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslra16.u</td>
          <td class="col-result">240/240</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 87
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kslra16.u: 91
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 60
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 60
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 60
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 1431655765: 1
     rs2_val == 2147483647: 2
     rs2_val == -1073741825: 2
     rs2_val == -536870913: 2
     rs2_val == -268435457: 1
     rs2_val == -134217729: 2
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 1
     rs2_val == -8388609: 1
     rs2_val == -4194305: 1
     rs2_val == -2097153: 1
     rs2_val == -1048577: 2
     rs2_val == -524289: 2
     rs2_val == -262145: 1
     rs2_val == -131073: 1
     rs2_val == -65537: 1
     rs2_val == -32769: 2
     rs2_val == -16385: 1
     rs2_val == -8193: 2
     rs2_val == -4097: 1
     rs2_val == -2049: 1
     rs2_val == -1025: 1
     rs2_val == -513: 1
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 1
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 2
     rs2_val == -5: 1
     rs2_val == -3: 2
     rs2_val == -2: 1
     rs2_val == -2147483648: 1
     rs2_val == 1073741824: 2
     rs2_val == 536870912: 2
     rs2_val == 268435456: 2
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 1
     rs2_val == 16777216: 1
     rs2_val == 8388608: 2
     rs2_val == 4194304: 1
     rs2_val == 2097152: 2
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 2
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 2
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 2
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 2
     rs1_h1_val == 43690: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 5
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 3
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 3
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 5
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 5
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 65535: 3
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 3
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 2
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 3
     rs1_h0_val == 65503: 3
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 3
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 4
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 6
     rs1_h0_val == 2: 4
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 3
     rs1_h0_val == 0: 2
     rs2_val == -1431655766: 1
     coverage: 138/138
total_coverage: 240/240
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslra8</td>
          <td class="col-result">248/248</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kslra8: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 1431655765: 1
     rs2_val == 2147483647: 2
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 2
     rs2_val == -268435457: 1
     rs2_val == -134217729: 2
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 1
     rs2_val == -8388609: 1
     rs2_val == -4194305: 1
     rs2_val == -2097153: 1
     rs2_val == -1048577: 1
     rs2_val == -524289: 1
     rs2_val == -262145: 1
     rs2_val == -131073: 1
     rs2_val == -65537: 1
     rs2_val == -32769: 1
     rs2_val == -16385: 1
     rs2_val == -8193: 1
     rs2_val == -4097: 2
     rs2_val == -2049: 1
     rs2_val == -1025: 1
     rs2_val == -513: 1
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 3
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 1
     rs2_val == -5: 1
     rs2_val == -3: 1
     rs2_val == -2: 1
     rs2_val == -2147483648: 1
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 2
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 1
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 2
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_b3_val == -86: 4
     rs1_b3_val == 85: 3
     rs1_b3_val == 127: 3
     rs1_b3_val == -65: 5
     rs1_b3_val == -33: 4
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 3
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 4
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 7
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 3
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 4
     rs1_b2_val == -33: 4
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 4
     rs1_b2_val == -3: 4
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 4
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 5
     rs1_b1_val == -86: 3
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 2
     rs1_b1_val == -128: 9
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 4
     rs1_b1_val == 16: 7
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 3
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 4
     rs1_b0_val == -86: 4
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 4
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 3
     rs1_b0_val == -128: 3
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 5
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 4
     rs2_val == -1431655766: 1
     coverage: 146/146
total_coverage: 248/248
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslra8.u</td>
          <td class="col-result">248/248</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kslra8.u: 82
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 51
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 51
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 1431655765: 1
     rs2_val == 2147483647: 3
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 3
     rs2_val == -268435457: 1
     rs2_val == -134217729: 2
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 1
     rs2_val == -8388609: 1
     rs2_val == -4194305: 1
     rs2_val == -2097153: 1
     rs2_val == -1048577: 1
     rs2_val == -524289: 1
     rs2_val == -262145: 1
     rs2_val == -131073: 1
     rs2_val == -65537: 1
     rs2_val == -32769: 2
     rs2_val == -16385: 1
     rs2_val == -8193: 1
     rs2_val == -4097: 1
     rs2_val == -2049: 1
     rs2_val == -1025: 1
     rs2_val == -513: 1
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 1
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 1
     rs2_val == -5: 2
     rs2_val == -3: 1
     rs2_val == -2: 1
     rs2_val == -2147483648: 1
     rs2_val == 1073741824: 2
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 1
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 2
     rs2_val == 1048576: 2
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 3
     rs1_b3_val == 127: 2
     rs1_b3_val == 191: 4
     rs1_b3_val == 223: 4
     rs1_b3_val == 239: 3
     rs1_b3_val == 247: 3
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 3
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 5
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 3
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 3
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 3
     rs1_b2_val == 191: 2
     rs1_b2_val == 223: 4
     rs1_b2_val == 239: 2
     rs1_b2_val == 247: 5
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 6
     rs1_b2_val == 254: 3
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 3
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 3
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 4
     rs1_b1_val == 251: 3
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 3
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 5
     rs1_b1_val == 1: 3
     rs1_b1_val == 255: 4
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 4
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 3
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 2
     rs1_b0_val == 239: 3
     rs1_b0_val == 247: 3
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 4
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 3
     rs1_b0_val == 64: 4
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 3
     rs1_b0_val == 1: 3
     rs1_b0_val == 255: 3
     rs1_b0_val == 0: 2
     rs2_val == -1431655766: 1
     coverage: 146/146
total_coverage: 248/248
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslraw</td>
          <td class="col-result">244/244</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 98
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kslraw: 102
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 71
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 71
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 71
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs1_w0_val != rs2_w0_val: 96
     rs1_w0_val == rs2_w0_val: 6
     rs1_w0_val < 0 and rs2_w0_val > 0: 20
     rs1_w0_val < 0 and rs2_w0_val < 0: 31
     rs1_w0_val > 0 and rs2_w0_val < 0: 23
     rs1_w0_val > 0 and rs2_w0_val > 0: 24
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 3
     rs2_w0_val == -268435457: 2
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 3
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 2
     rs2_w0_val == -1048577: 2
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 3
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 2
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 3
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 2
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 3
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 2
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 2
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 2
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 2
     rs2_w0_val == 2048: 2
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 2
     rs2_w0_val == 16: 3
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 2
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 5
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 2
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 2
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 2
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 3
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 2
     rs1_w0_val == -5: 2
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 2
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 2
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 2
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 3
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 3
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 142/142
total_coverage: 244/244
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kslraw.u</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 95
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kslraw.u: 99
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 2
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 66
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 2
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 2
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 66
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 2
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 2
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 66
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 2
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 2
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 3
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 3
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 2
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 4
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 3
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 2
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 2
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 2
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 2
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 2
     rs2_w0_val == 32768: 2
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 1
     rs1_w0_val == 2863311530: 2
     rs1_w0_val == 1431655765: 2
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == 3221225471: 2
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 1
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 1
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 1
     rs1_w0_val == 4294443007: 2
     rs1_w0_val == 4294705151: 2
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 1
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 1
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 2
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 3
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 3
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kstas16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kstas16: 82
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 51
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 51
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 5
     rs1_h1_val != rs2_h1_val: 79
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 23
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 77
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 14
     rs1_h0_val > 0 and rs2_h0_val > 0: 22
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 5
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 3
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 4
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 4
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 4
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 4
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 4
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 4
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 4
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 4
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 5
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 4
     rs1_h0_val == 32: 4
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kstsa16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kstsa16: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 75
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 76
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val > 0: 13
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 6
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 4
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 4
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 4
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 4
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 6
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 4
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 3
     rs1_h0_val == -3: 3
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 4
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksub16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 72
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksub16: 76
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 45
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 45
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 45
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 72
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 17
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 16
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 4
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 4
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 5
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 3
     rs1_h0_val == -4097: 3
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksub64</td>
          <td class="col-result">323/323</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 191
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksub64: 195
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 181
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 181
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 181
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val: 192
     rs2_val == 9223372036854775807: 1
     rs2_val == -4611686018427387905: 1
     rs2_val == -2305843009213693953: 1
     rs2_val == -1152921504606846977: 1
     rs2_val == -576460752303423489: 3
     rs2_val == -288230376151711745: 2
     rs2_val == -144115188075855873: 1
     rs2_val == -72057594037927937: 1
     rs2_val == -36028797018963969: 1
     rs2_val == -18014398509481985: 3
     rs2_val == -9007199254740993: 2
     rs2_val == -4503599627370497: 1
     rs2_val == -2251799813685249: 2
     rs2_val == -1125899906842625: 2
     rs2_val == -562949953421313: 1
     rs2_val == -281474976710657: 2
     rs2_val == -140737488355329: 1
     rs2_val == -70368744177665: 2
     rs2_val == -35184372088833: 2
     rs2_val == -17592186044417: 1
     rs2_val == -8796093022209: 3
     rs2_val == -4398046511105: 3
     rs2_val == -2199023255553: 2
     rs2_val == -1099511627777: 1
     rs2_val == -549755813889: 2
     rs2_val == -274877906945: 1
     rs2_val == -137438953473: 2
     rs2_val == -68719476737: 1
     rs2_val == -34359738369: 2
     rs2_val == -17179869185: 2
     rs2_val == -8589934593: 2
     rs2_val == -4294967297: 1
     rs2_val == -2147483649: 2
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 1
     rs2_val == -268435457: 1
     rs2_val == -134217729: 1
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 1
     rs2_val == -8388609: 2
     rs2_val == -4194305: 1
     rs2_val == -2097153: 3
     rs2_val == -1048577: 1
     rs2_val == -524289: 1
     rs2_val == -262145: 3
     rs2_val == -131073: 1
     rs2_val == -65537: 1
     rs2_val == -32769: 2
     rs2_val == -16385: 1
     rs2_val == -8193: 2
     rs2_val == -4097: 1
     rs2_val == -2049: 2
     rs2_val == -1025: 2
     rs2_val == -513: 2
     rs2_val == -257: 2
     rs2_val == -129: 1
     rs2_val == -65: 1
     rs2_val == -33: 2
     rs2_val == -17: 1
     rs2_val == -9: 2
     rs2_val == -5: 1
     rs2_val == -3: 2
     rs2_val == -2: 1
     rs1_val == 9223372036854775807: 1
     rs1_val == -4611686018427387905: 2
     rs1_val == -2305843009213693953: 1
     rs1_val == -1152921504606846977: 2
     rs1_val == -576460752303423489: 2
     rs1_val == -288230376151711745: 1
     rs1_val == -144115188075855873: 2
     rs1_val == -72057594037927937: 2
     rs1_val == -36028797018963969: 1
     rs1_val == -18014398509481985: 1
     rs1_val == -9007199254740993: 3
     rs1_val == -4503599627370497: 1
     rs1_val == -2251799813685249: 1
     rs1_val == -1125899906842625: 1
     rs1_val == -562949953421313: 1
     rs1_val == -281474976710657: 1
     rs1_val == -140737488355329: 2
     rs1_val == -70368744177665: 2
     rs1_val == -35184372088833: 3
     rs1_val == -17592186044417: 1
     rs1_val == -8796093022209: 3
     rs1_val == -4398046511105: 1
     rs1_val == -2199023255553: 1
     rs1_val == -1099511627777: 1
     rs1_val == -549755813889: 2
     rs1_val == -274877906945: 1
     rs1_val == -137438953473: 1
     rs1_val == -68719476737: 1
     rs1_val == -34359738369: 1
     rs1_val == -17179869185: 3
     rs1_val == -8589934593: 1
     rs1_val == -4294967297: 1
     rs1_val == -2147483649: 3
     rs1_val == -1073741825: 1
     rs1_val == -536870913: 2
     rs1_val == -268435457: 1
     rs1_val == -134217729: 2
     rs1_val == -67108865: 1
     rs1_val == -33554433: 1
     rs1_val == -16777217: 1
     rs1_val == -8388609: 1
     rs1_val == -4194305: 1
     rs1_val == -2097153: 1
     rs1_val == -1048577: 1
     rs1_val == -524289: 2
     rs1_val == -262145: 4
     rs1_val == -131073: 1
     rs1_val == -65537: 3
     rs1_val == -32769: 1
     rs1_val == -16385: 1
     rs1_val == -8193: 1
     rs1_val == -4097: 2
     rs1_val == -2049: 1
     rs1_val == -1025: 3
     rs1_val == -513: 1
     rs1_val == -257: 1
     rs1_val == -129: 2
     rs1_val == -65: 1
     rs1_val == -33: 1
     rs1_val == -17: 1
     rs1_val == -9: 2
     rs1_val == -5: 2
     rs1_val == -3: 1
     rs1_val == -2: 2
     rs2_val == -9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 2
     rs2_val == 576460752303423488: 1
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 2
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 1
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 2
     rs2_val == 2251799813685248: 2
     rs2_val == 1125899906842624: 2
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 2
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 2
     rs2_val == 274877906944: 2
     rs2_val == 137438953472: 1
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 1
     rs2_val == 17179869184: 2
     rs2_val == 8589934592: 2
     rs2_val == 4294967296: 3
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 2
     rs2_val == 268435456: 1
     rs2_val == 134217728: 2
     rs2_val == 67108864: 2
     rs2_val == 33554432: 1
     rs2_val == 16777216: 2
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 2
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 2
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 3
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_val == -9223372036854775808: 1
     rs1_val == 4611686018427387904: 3
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 4
     rs1_val == 18014398509481984: 1
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 1
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 2
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 1
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 1
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 1
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 2
     rs1_val == 33554432: 2
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 2
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 3
     rs1_val == 1024: 2
     rs1_val == 512: 3
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 3
     rs1_val == 4: 1
     rs1_val == 2: 1
     rs1_val == 1: 1
     rs2_val == -6148914691236517206: 2
     rs2_val == 6148914691236517205: 1
     rs1_val == -6148914691236517206: 1
     rs1_val == 6148914691236517205: 2
     rs1_val < 0 and rs2_val < 0: 63
     rs1_val < 0 and rs2_val > 0: 43
     rs1_val == (-2**63): 1
     rs1_val == (2**63-1): 1
     rs1_val == 0: 1
     rs1_val == rs2_val: 3
     rs1_val > 0 and rs2_val < 0: 43
     rs1_val > 0 and rs2_val > 0: 44
     rs2_val == (-2**63): 1
     rs2_val == (2**63-1): 1
     rs2_val == 0: 1
     coverage: 272/272
total_coverage: 323/323
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksub8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 60
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksub8: 64
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 33
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 33
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 33
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val != rs2_b3_val: 60
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 14
     rs1_b3_val < 0 and rs2_b3_val < 0: 20
     rs1_b3_val > 0 and rs2_b3_val < 0: 13
     rs1_b3_val > 0 and rs2_b3_val > 0: 12
     rs1_b2_val != rs2_b2_val: 59
     rs1_b2_val == rs2_b2_val: 5
     rs1_b2_val < 0 and rs2_b2_val > 0: 14
     rs1_b2_val < 0 and rs2_b2_val < 0: 17
     rs1_b2_val > 0 and rs2_b2_val < 0: 8
     rs1_b2_val > 0 and rs2_b2_val > 0: 21
     rs1_b1_val != rs2_b1_val: 60
     rs1_b1_val == rs2_b1_val: 4
     rs1_b1_val < 0 and rs2_b1_val > 0: 11
     rs1_b1_val < 0 and rs2_b1_val < 0: 17
     rs1_b1_val > 0 and rs2_b1_val < 0: 16
     rs1_b1_val > 0 and rs2_b1_val > 0: 16
     rs1_b0_val != rs2_b0_val: 58
     rs1_b0_val == rs2_b0_val: 6
     rs1_b0_val < 0 and rs2_b0_val > 0: 8
     rs1_b0_val < 0 and rs2_b0_val < 0: 20
     rs1_b0_val > 0 and rs2_b0_val < 0: 15
     rs1_b0_val > 0 and rs2_b0_val > 0: 16
     rs2_b3_val == -86: 4
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 1
     rs2_b3_val == -65: 1
     rs2_b3_val == -33: 1
     rs2_b3_val == -17: 3
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 1
     rs2_b3_val == -3: 1
     rs2_b3_val == -2: 6
     rs2_b3_val == -128: 2
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 1
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 2
     rs2_b3_val == 0: 2
     rs2_b3_val == -1: 1
     rs2_b2_val == -86: 1
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 3
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 1
     rs2_b2_val == -3: 4
     rs2_b2_val == -2: 1
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 3
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 4
     rs2_b2_val == 2: 2
     rs2_b2_val == 1: 6
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 3
     rs2_b1_val == -86: 2
     rs2_b1_val == 85: 4
     rs2_b1_val == 127: 2
     rs2_b1_val == -65: 1
     rs2_b1_val == -33: 3
     rs2_b1_val == -17: 3
     rs2_b1_val == -9: 3
     rs2_b1_val == -5: 2
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 3
     rs2_b1_val == -128: 2
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 3
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 2
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 1
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 2
     rs2_b0_val == -65: 3
     rs2_b0_val == -33: 1
     rs2_b0_val == -17: 3
     rs2_b0_val == -9: 3
     rs2_b0_val == -5: 6
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 5
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 4
     rs2_b0_val == 4: 1
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 2
     rs2_b0_val == 0: 3
     rs2_b0_val == -1: 3
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 3
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 3
     rs1_b3_val == -9: 4
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 3
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 4
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 4
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 3
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 3
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 3
     rs1_b2_val == -33: 3
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 3
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 3
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 3
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 4
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 4
     rs1_b1_val == 32: 4
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 4
     rs1_b0_val == 1: 3
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksubh</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 70
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksubh: 74
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 43
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 43
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 43
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 70
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 20
     rs1_h1_val < 0 and rs2_h1_val < 0: 15
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 68
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 24
     rs1_h0_val < 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val < 0: 13
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 4
     rs2_h1_val == -129: 4
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 6
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 3
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 4
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 3
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 4
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 4
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 3
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ksubw</td>
          <td class="col-result">244/244</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 92
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ksubw: 96
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 65
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 65
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 65
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs1_w0_val != rs2_w0_val: 92
     rs1_w0_val == rs2_w0_val: 4
     rs1_w0_val < 0 and rs2_w0_val > 0: 23
     rs1_w0_val < 0 and rs2_w0_val < 0: 23
     rs1_w0_val > 0 and rs2_w0_val < 0: 23
     rs1_w0_val > 0 and rs2_w0_val > 0: 24
     rs2_w0_val == -1431655766: 1
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 2
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 2
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 2
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 2
     rs2_w0_val == -65537: 2
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 2
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 2
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 2
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 2
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 2
     rs2_w0_val == 65536: 2
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 3
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 3
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 3
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 2
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 3
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 3
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 3
     rs1_w0_val == -3: 2
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 2
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 4
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 142/142
total_coverage: 244/244
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kwmmul</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 99
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kwmmul: 103
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 72
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 72
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 72
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 2
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 2
     rs2_w0_val == -65537: 2
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 2
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 2
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 2
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 2
     rs2_w0_val == 1073741824: 2
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 3
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 2
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 2
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 3
     rs1_w0_val == -65537: 2
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 2
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 2
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 2
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 2
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 2
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 2
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">kwmmul.u</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 104
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     kwmmul.u: 108
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 77
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 77
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 77
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_w0_val == -1431655766: 3
     rs2_w0_val == 1431655765: 3
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 3
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 2
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 3
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 2
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 2
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 2
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 2
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 4
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 2
     rs2_w0_val == 67108864: 3
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 2
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 2
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 2
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 4
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 2
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 2
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 2
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 3
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 3
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">maddr32</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 101
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     maddr32: 105
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 74
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 74
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 74
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 2
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 2
     rs2_w0_val == -4097: 2
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 2
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 2
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 2
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 2
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 2
     rs2_w0_val == 2097152: 2
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 3
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 2
     rs2_w0_val == 2048: 2
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 2
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 3
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 4
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 2
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 2
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 2
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 3
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 2
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 2
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 2
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 2
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 3
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 4
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">msubr32</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 98
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     msubr32: 102
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 71
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 71
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 71
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 2
     rs2_w0_val == -1048577: 2
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 2
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 2
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 2
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 3
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 2
     rs2_w0_val == -2147483648: 2
     rs2_w0_val == 1073741824: 2
     rs2_w0_val == 536870912: 2
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 2
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 2
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 2
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 2
     rs2_w0_val == 8: 2
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 2
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 2
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 2
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 3
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 4
     rs1_w0_val == 134217728: 2
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 2
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 3
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">mulr64</td>
          <td class="col-result">221/221</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 94
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     mulr64: 98
     coverage: 1/1
rd:
     x10: 1
     x12: 3
     x14: 2
     x16: 2
     x18: 2
     x2: 1
     x20: 3
     x22: 3
     x24: 2
     x26: 1
     x28: 3
     x30: 69
     x4: 1
     x6: 4
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 67
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 67
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 3
     rs2_w0_val == 3221225471: 1
     rs2_w0_val == 3758096383: 1
     rs2_w0_val == 4026531839: 2
     rs2_w0_val == 4160749567: 1
     rs2_w0_val == 4227858431: 1
     rs2_w0_val == 4261412863: 1
     rs2_w0_val == 4278190079: 1
     rs2_w0_val == 4286578687: 1
     rs2_w0_val == 4290772991: 1
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 2
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 1
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 1
     rs2_w0_val == 4294934527: 1
     rs2_w0_val == 4294950911: 1
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 1
     rs2_w0_val == 4294966271: 1
     rs2_w0_val == 4294966783: 1
     rs2_w0_val == 4294967039: 1
     rs2_w0_val == 4294967167: 2
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 1
     rs2_w0_val == 4294967279: 1
     rs2_w0_val == 4294967287: 2
     rs2_w0_val == 4294967291: 1
     rs2_w0_val == 4294967293: 1
     rs2_w0_val == 4294967294: 2
     rs2_w0_val == 2147483648: 3
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 2
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 2
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 2
     rs2_w0_val == 4096: 2
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 2
     rs2_w0_val == 32: 3
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 2
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 4294967295: 1
     rs2_w0_val == 0: 2
     rs1_w0_val == 2863311530: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 1
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 4
     rs1_w0_val == 4261412863: 2
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 1
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 2
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 1
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 2
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 1
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 2
     rs1_w0_val == 4294967231: 3
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 1
     coverage: 136/136
total_coverage: 221/221
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">mulsr64</td>
          <td class="col-result">221/221</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 98
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     mulsr64: 102
     coverage: 1/1
rd:
     x10: 2
     x12: 4
     x14: 2
     x16: 2
     x18: 1
     x2: 2
     x20: 2
     x22: 3
     x24: 3
     x26: 1
     x28: 2
     x30: 72
     x4: 2
     x6: 2
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 71
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 71
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 2
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 2
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 2
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 2
     rs2_w0_val == -16385: 3
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 3
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 3
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 2
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 2
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 2
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 2
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 3
     rs1_w0_val == 1431655765: 2
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 2
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 2
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 2
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 2
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 5
     rs1_w0_val == 16777216: 3
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 2
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 2
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 221/221
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">pbsad</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 69
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     pbsad: 73
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 42
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 42
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 42
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 6
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 64
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 4
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 64
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 3
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 64
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 3
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 59
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 4
     rs2_b3_val == 170: 3
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 1
     rs2_b3_val == 191: 3
     rs2_b3_val == 223: 2
     rs2_b3_val == 239: 2
     rs2_b3_val == 247: 3
     rs2_b3_val == 251: 2
     rs2_b3_val == 253: 1
     rs2_b3_val == 254: 3
     rs2_b3_val == 128: 3
     rs2_b3_val == 64: 5
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 4
     rs2_b3_val == 1: 1
     rs2_b3_val == 255: 4
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 1
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 2
     rs2_b2_val == 191: 5
     rs2_b2_val == 223: 1
     rs2_b2_val == 239: 5
     rs2_b2_val == 247: 2
     rs2_b2_val == 251: 1
     rs2_b2_val == 253: 1
     rs2_b2_val == 254: 1
     rs2_b2_val == 128: 1
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 3
     rs2_b2_val == 8: 3
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 5
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 3
     rs2_b2_val == 0: 3
     rs2_b1_val == 170: 2
     rs2_b1_val == 85: 3
     rs2_b1_val == 127: 2
     rs2_b1_val == 191: 4
     rs2_b1_val == 223: 1
     rs2_b1_val == 239: 3
     rs2_b1_val == 247: 1
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 2
     rs2_b1_val == 254: 1
     rs2_b1_val == 128: 1
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 3
     rs2_b1_val == 16: 3
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 3
     rs2_b1_val == 2: 1
     rs2_b1_val == 1: 1
     rs2_b1_val == 255: 4
     rs2_b1_val == 0: 4
     rs2_b0_val == 170: 1
     rs2_b0_val == 85: 5
     rs2_b0_val == 127: 2
     rs2_b0_val == 191: 2
     rs2_b0_val == 223: 1
     rs2_b0_val == 239: 2
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 4
     rs2_b0_val == 253: 1
     rs2_b0_val == 254: 3
     rs2_b0_val == 128: 1
     rs2_b0_val == 64: 3
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 3
     rs2_b0_val == 4: 1
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 3
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 4
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 2
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 3
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 4
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 3
     rs1_b3_val == 255: 3
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 2
     rs1_b2_val == 85: 3
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 2
     rs1_b2_val == 247: 2
     rs1_b2_val == 251: 3
     rs1_b2_val == 253: 2
     rs1_b2_val == 254: 8
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 4
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 3
     rs1_b2_val == 0: 3
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 3
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 3
     rs1_b1_val == 239: 5
     rs1_b1_val == 247: 3
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 2
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 4
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 2
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 4
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 4
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 3
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 2
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">pbsada</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 64
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     pbsada: 68
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 37
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 37
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 37
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 60
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 3
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 60
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 4
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 59
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 4
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 58
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 5
     rs2_b3_val == 170: 1
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 1
     rs2_b3_val == 191: 2
     rs2_b3_val == 223: 1
     rs2_b3_val == 239: 3
     rs2_b3_val == 247: 4
     rs2_b3_val == 251: 4
     rs2_b3_val == 253: 2
     rs2_b3_val == 254: 2
     rs2_b3_val == 128: 3
     rs2_b3_val == 64: 3
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 4
     rs2_b3_val == 4: 3
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 3
     rs2_b3_val == 255: 2
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 2
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 1
     rs2_b2_val == 191: 1
     rs2_b2_val == 223: 4
     rs2_b2_val == 239: 2
     rs2_b2_val == 247: 2
     rs2_b2_val == 251: 3
     rs2_b2_val == 253: 4
     rs2_b2_val == 254: 3
     rs2_b2_val == 128: 3
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 1
     rs2_b2_val == 0: 2
     rs2_b1_val == 170: 5
     rs2_b1_val == 85: 4
     rs2_b1_val == 127: 3
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 3
     rs2_b1_val == 239: 1
     rs2_b1_val == 247: 2
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 2
     rs2_b1_val == 254: 1
     rs2_b1_val == 128: 1
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 4
     rs2_b1_val == 2: 4
     rs2_b1_val == 1: 2
     rs2_b1_val == 255: 3
     rs2_b1_val == 0: 2
     rs2_b0_val == 170: 2
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 1
     rs2_b0_val == 191: 1
     rs2_b0_val == 223: 2
     rs2_b0_val == 239: 2
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 1
     rs2_b0_val == 253: 3
     rs2_b0_val == 254: 2
     rs2_b0_val == 128: 4
     rs2_b0_val == 64: 4
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 5
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 3
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 4
     rs1_b3_val == 223: 4
     rs1_b3_val == 239: 2
     rs1_b3_val == 247: 3
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 3
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 4
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 3
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 3
     rs1_b2_val == 85: 4
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 3
     rs1_b2_val == 247: 2
     rs1_b2_val == 251: 3
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 2
     rs1_b2_val == 128: 3
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 3
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 3
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 2
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 4
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 5
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 5
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 3
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 3
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 4
     rs1_b0_val == 191: 2
     rs1_b0_val == 223: 2
     rs1_b0_val == 239: 3
     rs1_b0_val == 247: 4
     rs1_b0_val == 251: 3
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 4
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">pkbt16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     pkbt16: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 4
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 71
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 6
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 70
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 3
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 4
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 2
     rs2_h1_val == 65407: 1
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 4
     rs2_h1_val == 65519: 1
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 2
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 4
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 5
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 4
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 4
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 4
     rs2_h0_val == 0: 3
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 2
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 4
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 2
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 2
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 3
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 3
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">pktb16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 70
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     pktb16: 74
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 43
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 43
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 43
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 63
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 6
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 65
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 3
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 3
     rs2_h1_val == 63487: 1
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 1
     rs2_h1_val == 65279: 2
     rs2_h1_val == 65407: 2
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 2
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 2
     rs2_h0_val == 64511: 2
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 2
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 5
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 65535: 3
     rs2_h0_val == 0: 3
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 3
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 2
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 5
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 65535: 3
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 4
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 2
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 4
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 3
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">radd16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     radd16: 78
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 47
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 4
     rs1_h1_val != rs2_h1_val: 73
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 15
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 24
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val > 0: 10
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 4
     rs2_h1_val == 256: 3
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 6
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 4
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 4
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 3
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 4
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 3
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">radd64</td>
          <td class="col-result">323/323</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 178
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     radd64: 182
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 2
     x26: 1
     x28: 1
     x30: 167
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 2
     x22: 1
     x24: 1
     x26: 1
     x28: 167
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 2
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 167
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val: 178
     rs2_val == 9223372036854775807: 1
     rs2_val == -4611686018427387905: 1
     rs2_val == -2305843009213693953: 1
     rs2_val == -1152921504606846977: 2
     rs2_val == -576460752303423489: 2
     rs2_val == -288230376151711745: 2
     rs2_val == -144115188075855873: 3
     rs2_val == -72057594037927937: 1
     rs2_val == -36028797018963969: 1
     rs2_val == -18014398509481985: 1
     rs2_val == -9007199254740993: 2
     rs2_val == -4503599627370497: 1
     rs2_val == -2251799813685249: 1
     rs2_val == -1125899906842625: 1
     rs2_val == -562949953421313: 2
     rs2_val == -281474976710657: 1
     rs2_val == -140737488355329: 1
     rs2_val == -70368744177665: 2
     rs2_val == -35184372088833: 1
     rs2_val == -17592186044417: 1
     rs2_val == -8796093022209: 2
     rs2_val == -4398046511105: 1
     rs2_val == -2199023255553: 1
     rs2_val == -1099511627777: 2
     rs2_val == -549755813889: 2
     rs2_val == -274877906945: 1
     rs2_val == -137438953473: 1
     rs2_val == -68719476737: 1
     rs2_val == -34359738369: 3
     rs2_val == -17179869185: 1
     rs2_val == -8589934593: 1
     rs2_val == -4294967297: 2
     rs2_val == -2147483649: 1
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 1
     rs2_val == -268435457: 2
     rs2_val == -134217729: 3
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 1
     rs2_val == -8388609: 1
     rs2_val == -4194305: 1
     rs2_val == -2097153: 1
     rs2_val == -1048577: 3
     rs2_val == -524289: 3
     rs2_val == -262145: 1
     rs2_val == -131073: 1
     rs2_val == -65537: 2
     rs2_val == -32769: 1
     rs2_val == -16385: 1
     rs2_val == -8193: 1
     rs2_val == -4097: 1
     rs2_val == -2049: 2
     rs2_val == -1025: 2
     rs2_val == -513: 2
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 2
     rs2_val == -33: 3
     rs2_val == -17: 1
     rs2_val == -9: 1
     rs2_val == -5: 2
     rs2_val == -3: 2
     rs2_val == -2: 2
     rs1_val == 9223372036854775807: 2
     rs1_val == -4611686018427387905: 2
     rs1_val == -2305843009213693953: 1
     rs1_val == -1152921504606846977: 1
     rs1_val == -576460752303423489: 2
     rs1_val == -288230376151711745: 1
     rs1_val == -144115188075855873: 1
     rs1_val == -72057594037927937: 1
     rs1_val == -36028797018963969: 1
     rs1_val == -18014398509481985: 2
     rs1_val == -9007199254740993: 2
     rs1_val == -4503599627370497: 1
     rs1_val == -2251799813685249: 1
     rs1_val == -1125899906842625: 1
     rs1_val == -562949953421313: 2
     rs1_val == -281474976710657: 1
     rs1_val == -140737488355329: 3
     rs1_val == -70368744177665: 1
     rs1_val == -35184372088833: 1
     rs1_val == -17592186044417: 2
     rs1_val == -8796093022209: 2
     rs1_val == -4398046511105: 2
     rs1_val == -2199023255553: 1
     rs1_val == -1099511627777: 1
     rs1_val == -549755813889: 1
     rs1_val == -274877906945: 1
     rs1_val == -137438953473: 1
     rs1_val == -68719476737: 1
     rs1_val == -34359738369: 1
     rs1_val == -17179869185: 1
     rs1_val == -8589934593: 1
     rs1_val == -4294967297: 1
     rs1_val == -2147483649: 2
     rs1_val == -1073741825: 1
     rs1_val == -536870913: 1
     rs1_val == -268435457: 1
     rs1_val == -134217729: 1
     rs1_val == -67108865: 1
     rs1_val == -33554433: 1
     rs1_val == -16777217: 3
     rs1_val == -8388609: 1
     rs1_val == -4194305: 1
     rs1_val == -2097153: 1
     rs1_val == -1048577: 1
     rs1_val == -524289: 2
     rs1_val == -262145: 2
     rs1_val == -131073: 1
     rs1_val == -65537: 1
     rs1_val == -32769: 1
     rs1_val == -16385: 1
     rs1_val == -8193: 1
     rs1_val == -4097: 2
     rs1_val == -2049: 1
     rs1_val == -1025: 2
     rs1_val == -513: 2
     rs1_val == -257: 1
     rs1_val == -129: 1
     rs1_val == -65: 1
     rs1_val == -33: 1
     rs1_val == -17: 1
     rs1_val == -9: 1
     rs1_val == -5: 1
     rs1_val == -3: 1
     rs1_val == -2: 1
     rs2_val == -9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 2
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 2
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 2
     rs2_val == 36028797018963968: 2
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 1
     rs2_val == 1125899906842624: 1
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 2
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 2
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 2
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 2
     rs2_val == 17179869184: 2
     rs2_val == 8589934592: 1
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 2
     rs2_val == 33554432: 1
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 2
     rs2_val == 2097152: 2
     rs2_val == 1048576: 1
     rs2_val == 524288: 2
     rs2_val == 262144: 1
     rs2_val == 131072: 2
     rs2_val == 65536: 1
     rs2_val == 32768: 2
     rs2_val == 16384: 2
     rs2_val == 8192: 2
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 2
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 2
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_val == -9223372036854775808: 2
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 3
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 2
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 1
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 2
     rs1_val == 17592186044416: 1
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 1
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 1
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 1
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 2
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 2
     rs1_val == 33554432: 1
     rs1_val == 16777216: 2
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 3
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 2
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 3
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 3
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 2
     rs1_val == 2: 2
     rs1_val == 1: 3
     rs2_val == -6148914691236517206: 1
     rs2_val == 6148914691236517205: 1
     rs1_val == -6148914691236517206: 2
     rs1_val == 6148914691236517205: 2
     rs1_val < 0 and rs2_val < 0: 53
     rs1_val < 0 and rs2_val > 0: 37
     rs1_val == (-2**63): 2
     rs1_val == (2**63-1): 2
     rs1_val == 0: 1
     rs1_val == rs2_val: 4
     rs1_val > 0 and rs2_val < 0: 44
     rs1_val > 0 and rs2_val > 0: 46
     rs2_val == (-2**63): 1
     rs2_val == (2**63-1): 1
     rs2_val == 0: 1
     coverage: 272/272
total_coverage: 323/323
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">radd8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 62
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     radd8: 66
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 2
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 2
     x29: 1
     x3: 1
     x30: 1
     x31: 33
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 33
     x31: 1
     x4: 2
     x5: 2
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 2
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 33
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 2
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     rs1_b3_val != rs2_b3_val: 60
     rs1_b3_val == rs2_b3_val: 6
     rs1_b3_val < 0 and rs2_b3_val > 0: 15
     rs1_b3_val < 0 and rs2_b3_val < 0: 20
     rs1_b3_val > 0 and rs2_b3_val < 0: 13
     rs1_b3_val > 0 and rs2_b3_val > 0: 12
     rs1_b2_val != rs2_b2_val: 62
     rs1_b2_val == rs2_b2_val: 4
     rs1_b2_val < 0 and rs2_b2_val > 0: 11
     rs1_b2_val < 0 and rs2_b2_val < 0: 13
     rs1_b2_val > 0 and rs2_b2_val < 0: 21
     rs1_b2_val > 0 and rs2_b2_val > 0: 14
     rs1_b1_val != rs2_b1_val: 61
     rs1_b1_val == rs2_b1_val: 5
     rs1_b1_val < 0 and rs2_b1_val > 0: 14
     rs1_b1_val < 0 and rs2_b1_val < 0: 15
     rs1_b1_val > 0 and rs2_b1_val < 0: 13
     rs1_b1_val > 0 and rs2_b1_val > 0: 20
     rs1_b0_val != rs2_b0_val: 61
     rs1_b0_val == rs2_b0_val: 5
     rs1_b0_val < 0 and rs2_b0_val > 0: 14
     rs1_b0_val < 0 and rs2_b0_val < 0: 20
     rs1_b0_val > 0 and rs2_b0_val < 0: 14
     rs1_b0_val > 0 and rs2_b0_val > 0: 12
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 1
     rs2_b3_val == -65: 2
     rs2_b3_val == -33: 4
     rs2_b3_val == -17: 3
     rs2_b3_val == -9: 1
     rs2_b3_val == -5: 3
     rs2_b3_val == -3: 5
     rs2_b3_val == -2: 3
     rs2_b3_val == -128: 2
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 4
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 3
     rs2_b3_val == 0: 3
     rs2_b3_val == -1: 2
     rs2_b2_val == -86: 2
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 1
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 3
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 3
     rs2_b2_val == -5: 5
     rs2_b2_val == -3: 2
     rs2_b2_val == -2: 2
     rs2_b2_val == -128: 3
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 4
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 3
     rs2_b2_val == 0: 3
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 1
     rs2_b1_val == 85: 2
     rs2_b1_val == 127: 3
     rs2_b1_val == -65: 2
     rs2_b1_val == -33: 2
     rs2_b1_val == -17: 5
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 1
     rs2_b1_val == -3: 4
     rs2_b1_val == -2: 2
     rs2_b1_val == -128: 3
     rs2_b1_val == 64: 2
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 5
     rs2_b1_val == 4: 5
     rs2_b1_val == 2: 1
     rs2_b1_val == 1: 1
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 3
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 2
     rs2_b0_val == -65: 6
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 3
     rs2_b0_val == -5: 3
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 2
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 4
     rs2_b0_val == 1: 2
     rs2_b0_val == 0: 4
     rs2_b0_val == -1: 2
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 7
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 3
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 4
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 3
     rs1_b2_val == -3: 3
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 4
     rs1_b2_val == 4: 5
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 3
     rs1_b2_val == 0: 4
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 2
     rs1_b1_val == -128: 4
     rs1_b1_val == 64: 4
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 6
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 4
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 3
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 3
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 4
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 4
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 3
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 3
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">raddw</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 96
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     raddw: 100
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 69
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 69
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 69
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_w0_val == -1431655766: 3
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 2
     rs2_w0_val == -8388609: 2
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 2
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 3
     rs2_w0_val == -65537: 2
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 2
     rs2_w0_val == -4097: 2
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 2
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 2
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 2
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 2
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 2
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 2
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 2
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 3
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 3
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 3
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 3
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 2
     rs1_w0_val == -524289: 2
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 2
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 2
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 3
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 2
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 2
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 2
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rcras16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rcras16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 14
     rs1_h1_val < 0 and rs2_h1_val < 0: 23
     rs1_h1_val > 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 73
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 12
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val > 0: 20
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 5
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 4
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 4
     rs1_h1_val == -21846: 3
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 3
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 4
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 4
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 5
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rcrsa16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 80
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rcrsa16: 84
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 53
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 53
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 53
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 80
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val > 0: 20
     rs1_h0_val != rs2_h0_val: 80
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 24
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 5
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 4
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 6
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 4
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 4
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 4
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 3
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 5
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 4
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 4
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 4
     rs1_h0_val == 2048: 4
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 4
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rstas16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rstas16: 78
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 47
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 14
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 22
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 15
     rs1_h0_val < 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val > 0: 21
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 4
     rs2_h0_val == -21846: 3
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 3
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 4
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 4
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 3
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 3
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rstsa16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rstsa16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 24
     rs1_h1_val > 0 and rs2_h1_val < 0: 14
     rs1_h1_val > 0 and rs2_h1_val > 0: 17
     rs1_h0_val != rs2_h0_val: 73
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val > 0: 23
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 4
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 3
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 5
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 4
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 4
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 5
     rs1_h1_val == -17: 5
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 3
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 4
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 3
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 4
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 3
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rsub16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 79
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rsub16: 83
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 52
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 52
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 52
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 79
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 24
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 21
     rs1_h0_val != rs2_h0_val: 80
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 25
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 14
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 5
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 4
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 4
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 3
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 4
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 5
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 3
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 4
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 3
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 4
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 4
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 3
     rs1_h0_val == -2049: 4
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 5
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 4
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rsub64</td>
          <td class="col-result">323/323</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 183
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rsub64: 187
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 173
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 173
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 173
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val: 184
     rs2_val == 9223372036854775807: 1
     rs2_val == -4611686018427387905: 3
     rs2_val == -2305843009213693953: 1
     rs2_val == -1152921504606846977: 2
     rs2_val == -576460752303423489: 1
     rs2_val == -288230376151711745: 1
     rs2_val == -144115188075855873: 1
     rs2_val == -72057594037927937: 1
     rs2_val == -36028797018963969: 3
     rs2_val == -18014398509481985: 1
     rs2_val == -9007199254740993: 2
     rs2_val == -4503599627370497: 2
     rs2_val == -2251799813685249: 3
     rs2_val == -1125899906842625: 3
     rs2_val == -562949953421313: 1
     rs2_val == -281474976710657: 1
     rs2_val == -140737488355329: 2
     rs2_val == -70368744177665: 1
     rs2_val == -35184372088833: 2
     rs2_val == -17592186044417: 2
     rs2_val == -8796093022209: 1
     rs2_val == -4398046511105: 2
     rs2_val == -2199023255553: 2
     rs2_val == -1099511627777: 1
     rs2_val == -549755813889: 1
     rs2_val == -274877906945: 2
     rs2_val == -137438953473: 1
     rs2_val == -68719476737: 1
     rs2_val == -34359738369: 1
     rs2_val == -17179869185: 1
     rs2_val == -8589934593: 2
     rs2_val == -4294967297: 2
     rs2_val == -2147483649: 2
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 1
     rs2_val == -268435457: 1
     rs2_val == -134217729: 1
     rs2_val == -67108865: 1
     rs2_val == -33554433: 1
     rs2_val == -16777217: 1
     rs2_val == -8388609: 1
     rs2_val == -4194305: 1
     rs2_val == -2097153: 1
     rs2_val == -1048577: 1
     rs2_val == -524289: 1
     rs2_val == -262145: 3
     rs2_val == -131073: 1
     rs2_val == -65537: 2
     rs2_val == -32769: 1
     rs2_val == -16385: 1
     rs2_val == -8193: 1
     rs2_val == -4097: 1
     rs2_val == -2049: 1
     rs2_val == -1025: 1
     rs2_val == -513: 1
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 2
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 2
     rs2_val == -5: 2
     rs2_val == -3: 1
     rs2_val == -2: 2
     rs1_val == 9223372036854775807: 2
     rs1_val == -4611686018427387905: 3
     rs1_val == -2305843009213693953: 1
     rs1_val == -1152921504606846977: 1
     rs1_val == -576460752303423489: 1
     rs1_val == -288230376151711745: 1
     rs1_val == -144115188075855873: 2
     rs1_val == -72057594037927937: 2
     rs1_val == -36028797018963969: 1
     rs1_val == -18014398509481985: 2
     rs1_val == -9007199254740993: 1
     rs1_val == -4503599627370497: 1
     rs1_val == -2251799813685249: 2
     rs1_val == -1125899906842625: 2
     rs1_val == -562949953421313: 2
     rs1_val == -281474976710657: 1
     rs1_val == -140737488355329: 1
     rs1_val == -70368744177665: 2
     rs1_val == -35184372088833: 2
     rs1_val == -17592186044417: 4
     rs1_val == -8796093022209: 1
     rs1_val == -4398046511105: 1
     rs1_val == -2199023255553: 1
     rs1_val == -1099511627777: 1
     rs1_val == -549755813889: 2
     rs1_val == -274877906945: 2
     rs1_val == -137438953473: 1
     rs1_val == -68719476737: 1
     rs1_val == -34359738369: 1
     rs1_val == -17179869185: 2
     rs1_val == -8589934593: 1
     rs1_val == -4294967297: 1
     rs1_val == -2147483649: 1
     rs1_val == -1073741825: 2
     rs1_val == -536870913: 1
     rs1_val == -268435457: 2
     rs1_val == -134217729: 1
     rs1_val == -67108865: 1
     rs1_val == -33554433: 1
     rs1_val == -16777217: 2
     rs1_val == -8388609: 2
     rs1_val == -4194305: 1
     rs1_val == -2097153: 1
     rs1_val == -1048577: 2
     rs1_val == -524289: 1
     rs1_val == -262145: 1
     rs1_val == -131073: 1
     rs1_val == -65537: 3
     rs1_val == -32769: 1
     rs1_val == -16385: 2
     rs1_val == -8193: 1
     rs1_val == -4097: 1
     rs1_val == -2049: 2
     rs1_val == -1025: 1
     rs1_val == -513: 1
     rs1_val == -257: 3
     rs1_val == -129: 1
     rs1_val == -65: 1
     rs1_val == -33: 1
     rs1_val == -17: 1
     rs1_val == -9: 2
     rs1_val == -5: 1
     rs1_val == -3: 3
     rs1_val == -2: 1
     rs2_val == -9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 1
     rs2_val == 288230376151711744: 2
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 1
     rs2_val == 18014398509481984: 2
     rs2_val == 9007199254740992: 2
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 1
     rs2_val == 1125899906842624: 1
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 2
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 1
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 2
     rs2_val == 17179869184: 2
     rs2_val == 8589934592: 2
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 2
     rs2_val == 536870912: 1
     rs2_val == 268435456: 3
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 2
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 3
     rs2_val == 32768: 3
     rs2_val == 16384: 2
     rs2_val == 8192: 1
     rs2_val == 4096: 2
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 2
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_val == -9223372036854775808: 1
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 2
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 1
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 2
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 1
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 1
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 3
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 2
     rs1_val == 67108864: 2
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 2
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 2
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 3
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 2
     rs1_val == 16: 1
     rs1_val == 8: 3
     rs1_val == 4: 1
     rs1_val == 2: 1
     rs1_val == 1: 3
     rs2_val == -6148914691236517206: 1
     rs2_val == 6148914691236517205: 1
     rs1_val == -6148914691236517206: 2
     rs1_val == 6148914691236517205: 1
     rs1_val < 0 and rs2_val < 0: 51
     rs1_val < 0 and rs2_val > 0: 49
     rs1_val == (-2**63): 1
     rs1_val == (2**63-1): 2
     rs1_val == 0: 1
     rs1_val == rs2_val: 3
     rs1_val > 0 and rs2_val < 0: 45
     rs1_val > 0 and rs2_val > 0: 39
     rs2_val == (-2**63): 1
     rs2_val == (2**63-1): 1
     rs2_val == 0: 2
     coverage: 272/272
total_coverage: 323/323
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rsub8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 53
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rsub8: 57
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 26
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 26
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 26
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     rs1_b3_val != rs2_b3_val: 53
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 17
     rs1_b3_val < 0 and rs2_b3_val < 0: 12
     rs1_b3_val > 0 and rs2_b3_val < 0: 11
     rs1_b3_val > 0 and rs2_b3_val > 0: 10
     rs1_b2_val != rs2_b2_val: 50
     rs1_b2_val == rs2_b2_val: 7
     rs1_b2_val < 0 and rs2_b2_val > 0: 12
     rs1_b2_val < 0 and rs2_b2_val < 0: 17
     rs1_b2_val > 0 and rs2_b2_val < 0: 15
     rs1_b2_val > 0 and rs2_b2_val > 0: 9
     rs1_b1_val != rs2_b1_val: 50
     rs1_b1_val == rs2_b1_val: 7
     rs1_b1_val < 0 and rs2_b1_val > 0: 8
     rs1_b1_val < 0 and rs2_b1_val < 0: 17
     rs1_b1_val > 0 and rs2_b1_val < 0: 15
     rs1_b1_val > 0 and rs2_b1_val > 0: 12
     rs1_b0_val != rs2_b0_val: 53
     rs1_b0_val == rs2_b0_val: 4
     rs1_b0_val < 0 and rs2_b0_val > 0: 11
     rs1_b0_val < 0 and rs2_b0_val < 0: 17
     rs1_b0_val > 0 and rs2_b0_val < 0: 9
     rs1_b0_val > 0 and rs2_b0_val > 0: 16
     rs2_b3_val == -86: 4
     rs2_b3_val == 85: 1
     rs2_b3_val == 127: 1
     rs2_b3_val == -65: 4
     rs2_b3_val == -33: 1
     rs2_b3_val == -17: 1
     rs2_b3_val == -9: 2
     rs2_b3_val == -5: 2
     rs2_b3_val == -3: 2
     rs2_b3_val == -2: 3
     rs2_b3_val == -128: 1
     rs2_b3_val == 64: 3
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 1
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 1
     rs2_b3_val == 0: 4
     rs2_b3_val == -1: 2
     rs2_b2_val == -86: 2
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 2
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 2
     rs2_b2_val == -3: 3
     rs2_b2_val == -2: 1
     rs2_b2_val == -128: 2
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 2
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 3
     rs2_b1_val == -86: 3
     rs2_b1_val == 85: 3
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 2
     rs2_b1_val == -33: 2
     rs2_b1_val == -17: 3
     rs2_b1_val == -9: 1
     rs2_b1_val == -5: 1
     rs2_b1_val == -3: 1
     rs2_b1_val == -2: 2
     rs2_b1_val == -128: 2
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 5
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 1
     rs2_b1_val == 1: 2
     rs2_b1_val == 0: 3
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 1
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 2
     rs2_b0_val == -33: 3
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 1
     rs2_b0_val == -5: 4
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 2
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 4
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 2
     rs2_b0_val == 0: 2
     rs2_b0_val == -1: 2
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 3
     rs1_b3_val == -33: 3
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 4
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 3
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 5
     rs1_b3_val == -1: 2
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 4
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 2
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 4
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 6
     rs1_b1_val == 127: 3
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 4
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 3
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 4
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 3
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 3
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 4
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rsubw</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 95
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     rsubw: 99
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 68
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 68
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 68
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_w0_val == -1431655766: 3
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 2
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 2
     rs2_w0_val == -8388609: 2
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 2
     rs2_w0_val == -524289: 3
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 2
     rs2_w0_val == -8193: 2
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 2
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 2
     rs2_w0_val == -9: 2
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 2
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 3
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 3
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 2
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 4
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 2
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 2
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 3
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 3
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 4
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 3
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 3
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 3
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sclip16</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 58
     rs1 == rd: 1
     coverage: 2/2
opcode:
     sclip16: 59
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 28
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 28
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     imm_val == 15: 9
     imm_val == 14: 2
     imm_val == 13: 5
     imm_val == 12: 7
     imm_val == 11: 1
     imm_val == 10: 1
     imm_val == 9: 2
     imm_val == 8: 2
     imm_val == 7: 4
     imm_val == 6: 4
     imm_val == 5: 4
     imm_val == 4: 4
     imm_val == 3: 2
     imm_val == 2: 4
     imm_val == 1: 5
     imm_val == 0: 3
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 4
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sclip32</td>
          <td class="col-result">167/167</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 78
     rs1 == rd: 1
     coverage: 2/2
opcode:
     sclip32: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     imm_val == 31: 1
     imm_val == 30: 2
     imm_val == 29: 2
     imm_val == 28: 1
     imm_val == 27: 2
     imm_val == 26: 2
     imm_val == 25: 4
     imm_val == 24: 3
     imm_val == 23: 4
     imm_val == 22: 2
     imm_val == 21: 4
     imm_val == 20: 4
     imm_val == 19: 1
     imm_val == 18: 3
     imm_val == 17: 2
     imm_val == 16: 1
     imm_val == 15: 4
     imm_val == 14: 2
     imm_val == 13: 2
     imm_val == 12: 2
     imm_val == 11: 3
     imm_val == 10: 3
     imm_val == 9: 2
     imm_val == 8: 4
     imm_val == 7: 2
     imm_val == 6: 4
     imm_val == 5: 2
     imm_val == 4: 1
     imm_val == 3: 4
     imm_val == 2: 1
     imm_val == 1: 3
     imm_val == 0: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 2
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 2
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 100/100
total_coverage: 167/167
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sclip8</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 46
     rs1 == rd: 1
     coverage: 2/2
opcode:
     sclip8: 47
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 16
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 16
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 1
     imm_val == 7: 4
     imm_val == 6: 7
     imm_val == 5: 4
     imm_val == 4: 11
     imm_val == 3: 5
     imm_val == 2: 6
     imm_val == 1: 6
     imm_val == 0: 4
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 3
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 3
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 3
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 4
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 3
     rs1_b2_val == 64: 4
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 3
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 3
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 2
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 3
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">scmple16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     scmple16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 73
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 20
     rs1_h1_val < 0 and rs2_h1_val < 0: 23
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 14
     rs1_h0_val != rs2_h0_val: 73
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 22
     rs1_h0_val < 0 and rs2_h0_val < 0: 13
     rs1_h0_val > 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 4
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 3
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 3
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">scmple8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 56
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     scmple8: 60
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 29
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 29
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 29
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 1
     rs1_b3_val != rs2_b3_val: 55
     rs1_b3_val == rs2_b3_val: 5
     rs1_b3_val < 0 and rs2_b3_val > 0: 14
     rs1_b3_val < 0 and rs2_b3_val < 0: 15
     rs1_b3_val > 0 and rs2_b3_val < 0: 15
     rs1_b3_val > 0 and rs2_b3_val > 0: 12
     rs1_b2_val != rs2_b2_val: 55
     rs1_b2_val == rs2_b2_val: 5
     rs1_b2_val < 0 and rs2_b2_val > 0: 14
     rs1_b2_val < 0 and rs2_b2_val < 0: 14
     rs1_b2_val > 0 and rs2_b2_val < 0: 11
     rs1_b2_val > 0 and rs2_b2_val > 0: 16
     rs1_b1_val != rs2_b1_val: 54
     rs1_b1_val == rs2_b1_val: 6
     rs1_b1_val < 0 and rs2_b1_val > 0: 19
     rs1_b1_val < 0 and rs2_b1_val < 0: 15
     rs1_b1_val > 0 and rs2_b1_val < 0: 9
     rs1_b1_val > 0 and rs2_b1_val > 0: 12
     rs1_b0_val != rs2_b0_val: 57
     rs1_b0_val == rs2_b0_val: 3
     rs1_b0_val < 0 and rs2_b0_val > 0: 15
     rs1_b0_val < 0 and rs2_b0_val < 0: 11
     rs1_b0_val > 0 and rs2_b0_val < 0: 9
     rs1_b0_val > 0 and rs2_b0_val > 0: 20
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 2
     rs2_b3_val == -65: 1
     rs2_b3_val == -33: 1
     rs2_b3_val == -17: 1
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 2
     rs2_b3_val == -3: 2
     rs2_b3_val == -2: 5
     rs2_b3_val == -128: 3
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 1
     rs2_b3_val == 0: 2
     rs2_b3_val == -1: 2
     rs2_b2_val == -86: 1
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 3
     rs2_b2_val == -65: 1
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 3
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 1
     rs2_b2_val == -3: 3
     rs2_b2_val == -2: 3
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 3
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 4
     rs2_b2_val == 4: 3
     rs2_b2_val == 2: 3
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 2
     rs2_b1_val == -86: 1
     rs2_b1_val == 85: 5
     rs2_b1_val == 127: 2
     rs2_b1_val == -65: 4
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 1
     rs2_b1_val == -9: 1
     rs2_b1_val == -5: 4
     rs2_b1_val == -3: 1
     rs2_b1_val == -2: 3
     rs2_b1_val == -128: 1
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 4
     rs2_b1_val == 2: 1
     rs2_b1_val == 1: 1
     rs2_b1_val == 0: 3
     rs2_b1_val == -1: 1
     rs2_b0_val == -86: 3
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 5
     rs2_b0_val == -65: 1
     rs2_b0_val == -33: 1
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 2
     rs2_b0_val == -5: 2
     rs2_b0_val == -3: 2
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 3
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 2
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 3
     rs2_b0_val == 1: 2
     rs2_b0_val == 0: 3
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 3
     rs1_b3_val == -65: 4
     rs1_b3_val == -33: 4
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 3
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 4
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 2
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 4
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 3
     rs1_b2_val == -17: 3
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 4
     rs1_b2_val == -3: 3
     rs1_b2_val == -2: 3
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 3
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 5
     rs1_b1_val == -33: 4
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 4
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 3
     rs1_b1_val == -2: 6
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 4
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 6
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 4
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 2
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">scmplt16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 71
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     scmplt16: 75
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 44
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 44
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 44
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 71
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 17
     rs1_h0_val != rs2_h0_val: 72
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 16
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 4
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 3
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 4
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 4
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 3
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 4
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 3
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 5
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 3
     rs1_h1_val == -513: 3
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 5
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 4
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">scmplt8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 64
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     scmplt8: 68
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 37
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 37
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 37
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 4
     rs1_b3_val != rs2_b3_val: 62
     rs1_b3_val == rs2_b3_val: 6
     rs1_b3_val < 0 and rs2_b3_val > 0: 16
     rs1_b3_val < 0 and rs2_b3_val < 0: 15
     rs1_b3_val > 0 and rs2_b3_val < 0: 20
     rs1_b3_val > 0 and rs2_b3_val > 0: 12
     rs1_b2_val != rs2_b2_val: 65
     rs1_b2_val == rs2_b2_val: 3
     rs1_b2_val < 0 and rs2_b2_val > 0: 20
     rs1_b2_val < 0 and rs2_b2_val < 0: 11
     rs1_b2_val > 0 and rs2_b2_val < 0: 19
     rs1_b2_val > 0 and rs2_b2_val > 0: 10
     rs1_b1_val != rs2_b1_val: 64
     rs1_b1_val == rs2_b1_val: 4
     rs1_b1_val < 0 and rs2_b1_val > 0: 11
     rs1_b1_val < 0 and rs2_b1_val < 0: 20
     rs1_b1_val > 0 and rs2_b1_val < 0: 14
     rs1_b1_val > 0 and rs2_b1_val > 0: 18
     rs1_b0_val != rs2_b0_val: 62
     rs1_b0_val == rs2_b0_val: 6
     rs1_b0_val < 0 and rs2_b0_val > 0: 12
     rs1_b0_val < 0 and rs2_b0_val < 0: 18
     rs1_b0_val > 0 and rs2_b0_val < 0: 15
     rs1_b0_val > 0 and rs2_b0_val > 0: 18
     rs2_b3_val == -86: 3
     rs2_b3_val == 85: 6
     rs2_b3_val == 127: 1
     rs2_b3_val == -65: 2
     rs2_b3_val == -33: 3
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 4
     rs2_b3_val == -3: 3
     rs2_b3_val == -2: 4
     rs2_b3_val == -128: 2
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 1
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 3
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 3
     rs2_b3_val == 0: 2
     rs2_b3_val == -1: 1
     rs2_b2_val == -86: 4
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 3
     rs2_b2_val == -65: 4
     rs2_b2_val == -33: 2
     rs2_b2_val == -17: 3
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 1
     rs2_b2_val == -3: 1
     rs2_b2_val == -2: 3
     rs2_b2_val == -128: 2
     rs2_b2_val == 64: 3
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 4
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 5
     rs2_b2_val == 0: 4
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 3
     rs2_b1_val == 85: 3
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 2
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 2
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 3
     rs2_b1_val == -3: 3
     rs2_b1_val == -2: 3
     rs2_b1_val == -128: 4
     rs2_b1_val == 64: 2
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 3
     rs2_b1_val == 0: 3
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 1
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 1
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 8
     rs2_b0_val == -5: 4
     rs2_b0_val == -3: 2
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 4
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 3
     rs2_b0_val == 1: 1
     rs2_b0_val == 0: 3
     rs2_b0_val == -1: 2
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 5
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 3
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 3
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 4
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 4
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 3
     rs1_b3_val == -1: 3
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 5
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 5
     rs1_b2_val == -3: 4
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 5
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 4
     rs1_b2_val == 0: 4
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 4
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 2
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 2
     rs1_b0_val == 85: 6
     rs1_b0_val == 127: 2
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 5
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 4
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 3
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 3
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sll16</td>
          <td class="col-result">184/184</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 59
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sll16: 63
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 32
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 32
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 32
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 3
     rs2_val == 7: 6
     rs2_val == 11: 5
     rs2_val == 13: 6
     rs2_val == 14: 4
     rs2_val == 8: 3
     rs2_val == 4: 1
     rs2_val == 2: 4
     rs2_val == 1: 3
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 3
     rs1_h1_val == 63487: 3
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 3
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 6
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 3
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 2
     rs1_h0_val == 0: 2
     rs2_val == 10: 2
     coverage: 82/82
total_coverage: 184/184
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sll8</td>
          <td class="col-result">188/188</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 42
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sll8: 46
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 15
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 15
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 15
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 2
     rs2_val == 3: 3
     rs2_val == 6: 3
     rs2_val == 4: 2
     rs2_val == 2: 2
     rs2_val == 1: 3
     rs1_b3_val == 170: 3
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 3
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 4
     rs1_b2_val == 170: 2
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 4
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 3
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 3
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 3
     rs1_b1_val == 64: 4
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 2
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 4
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 2
     rs1_b0_val == 223: 2
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 3
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 3
     rs1_b0_val == 0: 3
     coverage: 86/86
total_coverage: 188/188
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">slli16</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 58
     rs1 == rd: 1
     coverage: 2/2
opcode:
     slli16: 59
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 28
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 28
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     imm_val == 15: 3
     imm_val == 14: 4
     imm_val == 13: 6
     imm_val == 12: 4
     imm_val == 11: 5
     imm_val == 10: 4
     imm_val == 9: 3
     imm_val == 8: 5
     imm_val == 7: 4
     imm_val == 6: 4
     imm_val == 5: 2
     imm_val == 4: 3
     imm_val == 3: 1
     imm_val == 2: 3
     imm_val == 1: 6
     imm_val == 0: 2
     rs1_h1_val == 43690: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 3
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 2
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 3
     rs1_h0_val == 65535: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">slli8</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 49
     rs1 == rd: 1
     coverage: 2/2
opcode:
     slli8: 50
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 19
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 19
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     imm_val == 7: 4
     imm_val == 6: 11
     imm_val == 5: 6
     imm_val == 4: 6
     imm_val == 3: 7
     imm_val == 2: 3
     imm_val == 1: 6
     imm_val == 0: 7
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 2
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 3
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 2
     rs1_b2_val == 223: 2
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 2
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 2
     rs1_b2_val == 0: 4
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 4
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 2
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 3
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 4
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smal</td>
          <td class="col-result">144/144</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 58
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smal: 62
     coverage: 1/1
rd:
     x10: 3
     x12: 1
     x14: 1
     x16: 2
     x18: 2
     x2: 3
     x20: 2
     x22: 3
     x24: 2
     x26: 4
     x28: 1
     x30: 32
     x4: 1
     x6: 3
     x8: 2
     coverage: 15/15
rs1:
     x10: 4
     x12: 2
     x14: 1
     x16: 1
     x18: 1
     x2: 2
     x20: 4
     x22: 2
     x24: 1
     x26: 3
     x28: 31
     x30: 2
     x4: 3
     x6: 2
     x8: 3
     coverage: 15/15
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 31
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_val == (-2**63): 1
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 4
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 4
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_val == (2**63-1): 1
     rs1_val == 0: 1
     rs1_val == 1: 1
     coverage: 76/76
total_coverage: 144/144
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smalbb</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 70
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smalbb: 74
     coverage: 1/1
rd:
     x10: 3
     x12: 1
     x14: 2
     x16: 1
     x18: 2
     x2: 2
     x20: 4
     x22: 1
     x24: 2
     x26: 3
     x28: 5
     x30: 44
     x4: 1
     x6: 2
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 43
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 43
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 4
     rs1_h1_val != rs2_h1_val: 70
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 19
     rs1_h1_val < 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val > 0: 10
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val < 0: 14
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 5
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 4
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 3
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 3
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 4
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 4
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smalbt</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 79
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smalbt: 83
     coverage: 1/1
rd:
     x10: 2
     x12: 4
     x14: 1
     x16: 3
     x18: 2
     x2: 2
     x20: 2
     x22: 3
     x24: 3
     x26: 2
     x28: 2
     x30: 52
     x4: 1
     x6: 2
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 52
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 52
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 6
     rs1_h1_val < 0 and rs2_h1_val > 0: 14
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val > 0: 22
     rs1_h0_val != rs2_h0_val: 79
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 16
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val > 0: 21
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 4
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 4
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 4
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 3
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 4
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 5
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 5
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 3
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 4
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 4
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 4
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smalda</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smalda: 82
     coverage: 1/1
rd:
     x10: 5
     x12: 1
     x14: 2
     x16: 3
     x18: 2
     x2: 4
     x20: 1
     x22: 1
     x24: 2
     x26: 2
     x28: 3
     x30: 53
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 51
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 4
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 22
     rs1_h0_val != rs2_h0_val: 76
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 18
     rs1_h0_val < 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 3
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 6
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 5
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 4
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 4
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 4
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 4
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 4
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 4
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 5
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 3
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 4
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 5
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smaldrs</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smaldrs: 77
     coverage: 1/1
rd:
     x10: 1
     x12: 2
     x14: 3
     x16: 2
     x18: 1
     x2: 1
     x20: 3
     x22: 2
     x24: 2
     x26: 2
     x28: 1
     x30: 48
     x4: 4
     x6: 3
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 21
     rs1_h1_val < 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 72
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 12
     rs1_h0_val < 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val > 0: 22
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 4
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 4
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 3
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 3
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 4
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 5
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 4
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 4
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 4
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 4
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smalds</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smalds: 77
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 4
     x16: 2
     x18: 2
     x2: 2
     x20: 3
     x22: 2
     x24: 3
     x26: 3
     x28: 2
     x30: 48
     x4: 2
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 5
     rs1_h1_val != rs2_h1_val: 71
     rs1_h1_val == rs2_h1_val: 6
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 17
     rs1_h0_val != rs2_h0_val: 73
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 23
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val > 0: 14
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 3
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 4
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 6
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 4
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 3
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 4
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 3
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 6
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 5
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smaltt</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smaltt: 79
     coverage: 1/1
rd:
     x10: 2
     x12: 4
     x14: 2
     x16: 2
     x18: 1
     x2: 1
     x20: 2
     x22: 1
     x24: 4
     x26: 1
     x28: 1
     x30: 49
     x4: 3
     x6: 4
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 6
     rs1_h1_val != rs2_h1_val: 76
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 19
     rs1_h1_val < 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val > 0: 15
     rs1_h0_val != rs2_h0_val: 76
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 21
     rs1_h0_val < 0 and rs2_h0_val < 0: 25
     rs1_h0_val > 0 and rs2_h0_val < 0: 13
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 4
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 4
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 4
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 4
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 5
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 3
     rs1_h0_val == -4097: 4
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 4
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 3
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smalxda</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smalxda: 78
     coverage: 1/1
rd:
     x10: 2
     x12: 2
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 3
     x22: 1
     x24: 1
     x26: 4
     x28: 4
     x30: 52
     x4: 1
     x6: 1
     x8: 3
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 15
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val > 0: 22
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 4
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 7
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 4
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 5
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 5
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smalxds</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smalxds: 81
     coverage: 1/1
rd:
     x10: 2
     x12: 2
     x14: 2
     x16: 2
     x18: 2
     x2: 1
     x20: 2
     x22: 3
     x24: 1
     x26: 2
     x28: 3
     x30: 51
     x4: 2
     x6: 3
     x8: 3
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 21
     rs1_h1_val < 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 77
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 20
     rs1_h0_val < 0 and rs2_h0_val < 0: 24
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 15
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 3
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 4
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 5
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 4
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 7
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 3
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 4
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smaqa</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 56
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smaqa: 60
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 29
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 29
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 29
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 4
     rs1_b3_val != rs2_b3_val: 51
     rs1_b3_val == rs2_b3_val: 9
     rs1_b3_val < 0 and rs2_b3_val > 0: 14
     rs1_b3_val < 0 and rs2_b3_val < 0: 17
     rs1_b3_val > 0 and rs2_b3_val < 0: 14
     rs1_b3_val > 0 and rs2_b3_val > 0: 11
     rs1_b2_val != rs2_b2_val: 56
     rs1_b2_val == rs2_b2_val: 4
     rs1_b2_val < 0 and rs2_b2_val > 0: 13
     rs1_b2_val < 0 and rs2_b2_val < 0: 14
     rs1_b2_val > 0 and rs2_b2_val < 0: 11
     rs1_b2_val > 0 and rs2_b2_val > 0: 17
     rs1_b1_val != rs2_b1_val: 55
     rs1_b1_val == rs2_b1_val: 5
     rs1_b1_val < 0 and rs2_b1_val > 0: 9
     rs1_b1_val < 0 and rs2_b1_val < 0: 16
     rs1_b1_val > 0 and rs2_b1_val < 0: 15
     rs1_b1_val > 0 and rs2_b1_val > 0: 15
     rs1_b0_val != rs2_b0_val: 57
     rs1_b0_val == rs2_b0_val: 3
     rs1_b0_val < 0 and rs2_b0_val > 0: 13
     rs1_b0_val < 0 and rs2_b0_val < 0: 16
     rs1_b0_val > 0 and rs2_b0_val < 0: 12
     rs1_b0_val > 0 and rs2_b0_val > 0: 14
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 1
     rs2_b3_val == 127: 1
     rs2_b3_val == -65: 4
     rs2_b3_val == -33: 3
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 1
     rs2_b3_val == -5: 1
     rs2_b3_val == -3: 1
     rs2_b3_val == -2: 4
     rs2_b3_val == -128: 1
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 2
     rs2_b3_val == 0: 2
     rs2_b3_val == -1: 2
     rs2_b2_val == -86: 1
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 1
     rs2_b2_val == -65: 3
     rs2_b2_val == -33: 2
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 3
     rs2_b2_val == -3: 1
     rs2_b2_val == -2: 2
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 3
     rs2_b2_val == 16: 3
     rs2_b2_val == 8: 4
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 4
     rs2_b2_val == 1: 3
     rs2_b2_val == 0: 3
     rs2_b2_val == -1: 3
     rs2_b1_val == -86: 5
     rs2_b1_val == 85: 2
     rs2_b1_val == 127: 2
     rs2_b1_val == -65: 1
     rs2_b1_val == -33: 3
     rs2_b1_val == -17: 2
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 4
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 1
     rs2_b1_val == -128: 1
     rs2_b1_val == 64: 2
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 3
     rs2_b1_val == 2: 1
     rs2_b1_val == 1: 2
     rs2_b1_val == 0: 3
     rs2_b1_val == -1: 3
     rs2_b0_val == -86: 2
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 3
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 2
     rs2_b0_val == -9: 2
     rs2_b0_val == -5: 1
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 2
     rs2_b0_val == 0: 2
     rs2_b0_val == -1: 7
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 5
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 3
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 4
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 3
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 3
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 2
     rs1_b1_val == -17: 3
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 3
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 6
     rs1_b1_val == 1: 3
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 3
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 3
     rs1_b0_val == -3: 4
     rs1_b0_val == -2: 2
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 4
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 3
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smaqa.su</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 61
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smaqa.su: 65
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 34
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 34
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 34
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val != rs2_b3_val: 60
     rs1_b3_val == rs2_b3_val: 5
     rs1_b3_val < 0 and rs2_b3_val > 0: 17
     rs1_b3_val < 0 and rs2_b3_val < 0: 15
     rs1_b3_val > 0 and rs2_b3_val < 0: 18
     rs1_b3_val > 0 and rs2_b3_val > 0: 12
     rs1_b2_val != rs2_b2_val: 59
     rs1_b2_val == rs2_b2_val: 6
     rs1_b2_val < 0 and rs2_b2_val > 0: 16
     rs1_b2_val < 0 and rs2_b2_val < 0: 12
     rs1_b2_val > 0 and rs2_b2_val < 0: 11
     rs1_b2_val > 0 and rs2_b2_val > 0: 19
     rs1_b1_val != rs2_b1_val: 61
     rs1_b1_val == rs2_b1_val: 4
     rs1_b1_val < 0 and rs2_b1_val > 0: 11
     rs1_b1_val < 0 and rs2_b1_val < 0: 18
     rs1_b1_val > 0 and rs2_b1_val < 0: 15
     rs1_b1_val > 0 and rs2_b1_val > 0: 16
     rs1_b0_val != rs2_b0_val: 61
     rs1_b0_val == rs2_b0_val: 4
     rs1_b0_val < 0 and rs2_b0_val > 0: 22
     rs1_b0_val < 0 and rs2_b0_val < 0: 14
     rs1_b0_val > 0 and rs2_b0_val < 0: 12
     rs1_b0_val > 0 and rs2_b0_val > 0: 14
     rs2_b3_val == -86: 3
     rs2_b3_val == 85: 1
     rs2_b3_val == 127: 3
     rs2_b3_val == -65: 1
     rs2_b3_val == -33: 1
     rs2_b3_val == -17: 4
     rs2_b3_val == -9: 2
     rs2_b3_val == -5: 3
     rs2_b3_val == -3: 3
     rs2_b3_val == -2: 3
     rs2_b3_val == -128: 1
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 4
     rs2_b3_val == 4: 1
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 3
     rs2_b3_val == 0: 2
     rs2_b3_val == -1: 7
     rs2_b2_val == -86: 2
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 1
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 2
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 1
     rs2_b2_val == -5: 1
     rs2_b2_val == -3: 3
     rs2_b2_val == -2: 4
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 4
     rs2_b2_val == 32: 4
     rs2_b2_val == 16: 7
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 5
     rs2_b2_val == 2: 3
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 4
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 3
     rs2_b1_val == 85: 2
     rs2_b1_val == 127: 2
     rs2_b1_val == -65: 3
     rs2_b1_val == -33: 2
     rs2_b1_val == -17: 1
     rs2_b1_val == -9: 1
     rs2_b1_val == -5: 3
     rs2_b1_val == -3: 3
     rs2_b1_val == -2: 2
     rs2_b1_val == -128: 3
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 4
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 1
     rs2_b1_val == 1: 2
     rs2_b1_val == 0: 3
     rs2_b1_val == -1: 3
     rs2_b0_val == -86: 1
     rs2_b0_val == 85: 5
     rs2_b0_val == 127: 3
     rs2_b0_val == -65: 1
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 3
     rs2_b0_val == -9: 2
     rs2_b0_val == -5: 4
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 2
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 7
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 2
     rs2_b0_val == 0: 2
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 5
     rs1_b3_val == 85: 5
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 3
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 3
     rs1_b3_val == -3: 4
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 4
     rs1_b2_val == -33: 4
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 3
     rs1_b2_val == -3: 4
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 4
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 4
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 6
     rs1_b1_val == 2: 4
     rs1_b1_val == 1: 2
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 4
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 3
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 6
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 3
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 4
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 3
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smar64</td>
          <td class="col-result">227/227</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 99
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smar64: 103
     coverage: 1/1
rd:
     x10: 3
     x12: 1
     x14: 3
     x16: 3
     x18: 1
     x2: 2
     x20: 2
     x22: 4
     x24: 1
     x26: 2
     x28: 3
     x30: 72
     x4: 1
     x6: 3
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 72
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 72
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs1_w0_val != rs2_w0_val: 100
     rs1_w0_val == rs2_w0_val: 3
     rs1_w0_val < 0 and rs2_w0_val > 0: 28
     rs1_w0_val < 0 and rs2_w0_val < 0: 25
     rs1_w0_val > 0 and rs2_w0_val < 0: 22
     rs1_w0_val > 0 and rs2_w0_val > 0: 22
     rs2_w0_val == -1431655766: 1
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == -1073741825: 2
     rs2_w0_val == -536870913: 2
     rs2_w0_val == -268435457: 2
     rs2_w0_val == -134217729: 2
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 2
     rs2_w0_val == -16777217: 2
     rs2_w0_val == -8388609: 2
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 1
     rs2_w0_val == -1025: 2
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 2
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 2
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 2
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 2
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 3
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 2
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 2
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 4
     rs1_w0_val == -67108865: 2
     rs1_w0_val == -33554433: 2
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 3
     rs1_w0_val == -4194305: 3
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 4
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 2
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 2
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 3
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 3
     rs1_w0_val == -1: 1
     coverage: 142/142
total_coverage: 227/227
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smax16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smax16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 73
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val > 0: 17
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 16
     rs1_h0_val < 0 and rs2_h0_val < 0: 23
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 4
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 4
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 4
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 4
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smax8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 56
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smax8: 60
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 29
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 29
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 29
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     rs1_b3_val != rs2_b3_val: 56
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 17
     rs1_b3_val < 0 and rs2_b3_val < 0: 19
     rs1_b3_val > 0 and rs2_b3_val < 0: 9
     rs1_b3_val > 0 and rs2_b3_val > 0: 9
     rs1_b2_val != rs2_b2_val: 56
     rs1_b2_val == rs2_b2_val: 4
     rs1_b2_val < 0 and rs2_b2_val > 0: 14
     rs1_b2_val < 0 and rs2_b2_val < 0: 15
     rs1_b2_val > 0 and rs2_b2_val < 0: 15
     rs1_b2_val > 0 and rs2_b2_val > 0: 12
     rs1_b1_val != rs2_b1_val: 56
     rs1_b1_val == rs2_b1_val: 4
     rs1_b1_val < 0 and rs2_b1_val > 0: 13
     rs1_b1_val < 0 and rs2_b1_val < 0: 14
     rs1_b1_val > 0 and rs2_b1_val < 0: 17
     rs1_b1_val > 0 and rs2_b1_val > 0: 11
     rs1_b0_val != rs2_b0_val: 56
     rs1_b0_val == rs2_b0_val: 4
     rs1_b0_val < 0 and rs2_b0_val > 0: 18
     rs1_b0_val < 0 and rs2_b0_val < 0: 8
     rs1_b0_val > 0 and rs2_b0_val < 0: 12
     rs1_b0_val > 0 and rs2_b0_val > 0: 13
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 3
     rs2_b3_val == 127: 3
     rs2_b3_val == -65: 1
     rs2_b3_val == -33: 3
     rs2_b3_val == -17: 3
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 1
     rs2_b3_val == -3: 1
     rs2_b3_val == -2: 1
     rs2_b3_val == -128: 3
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 3
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 3
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 1
     rs2_b3_val == 0: 4
     rs2_b3_val == -1: 2
     rs2_b2_val == -86: 2
     rs2_b2_val == 85: 5
     rs2_b2_val == 127: 3
     rs2_b2_val == -65: 3
     rs2_b2_val == -33: 2
     rs2_b2_val == -17: 2
     rs2_b2_val == -9: 2
     rs2_b2_val == -5: 2
     rs2_b2_val == -3: 2
     rs2_b2_val == -2: 3
     rs2_b2_val == -128: 3
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 1
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 3
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 3
     rs2_b1_val == -9: 1
     rs2_b1_val == -5: 1
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 4
     rs2_b1_val == -128: 2
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 6
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 1
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 2
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 1
     rs2_b0_val == -33: 1
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 1
     rs2_b0_val == -5: 1
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 4
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 4
     rs2_b0_val == 0: 4
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 5
     rs1_b3_val == -17: 3
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 3
     rs1_b3_val == -1: 3
     rs1_b2_val == -86: 3
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 3
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 3
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 4
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 2
     rs1_b1_val == -17: 3
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 2
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 2
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 3
     rs1_b0_val == -2: 2
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 3
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 7
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smbb16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smbb16: 78
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 47
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 4
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 13
     rs1_h1_val < 0 and rs2_h1_val < 0: 25
     rs1_h1_val > 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val > 0: 14
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 7
     rs1_h0_val < 0 and rs2_h0_val > 0: 16
     rs1_h0_val < 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val > 0: 15
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 4
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 5
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 7
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 4
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 5
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 3
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 4
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 4
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smbt16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 68
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smbt16: 72
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 41
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 41
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 41
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 69
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val > 0: 14
     rs1_h0_val != rs2_h0_val: 68
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 19
     rs1_h0_val < 0 and rs2_h0_val < 0: 17
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 4
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 4
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 3
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 4
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 4
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 3
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smdrs</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 67
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smdrs: 71
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 40
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 40
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 40
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 68
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 14
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 13
     rs1_h0_val != rs2_h0_val: 67
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 13
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 18
     rs2_h1_val == -21846: 4
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 4
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 4
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 4
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 3
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 3
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 6
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 4
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smds</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 76
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smds: 80
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 49
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 49
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 49
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 12
     rs1_h1_val < 0 and rs2_h1_val < 0: 27
     rs1_h1_val > 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val > 0: 14
     rs1_h0_val != rs2_h0_val: 75
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 16
     rs1_h0_val < 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val > 0: 22
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 5
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 4
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 5
     rs2_h1_val == -1: 3
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 3
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 5
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 4
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 4
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 3
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 3
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 4
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smin16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 81
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smin16: 85
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 54
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 54
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 54
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 81
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 17
     rs1_h1_val > 0 and rs2_h1_val < 0: 23
     rs1_h1_val > 0 and rs2_h1_val > 0: 23
     rs1_h0_val != rs2_h0_val: 82
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 22
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val > 0: 20
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 4
     rs2_h1_val == -9: 4
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 3
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 2
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 4
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 6
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 3
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 4
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 6
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 3
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 3
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smin8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 63
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smin8: 67
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 36
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 36
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 36
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     rs1_b3_val != rs2_b3_val: 63
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 18
     rs1_b3_val < 0 and rs2_b3_val < 0: 23
     rs1_b3_val > 0 and rs2_b3_val < 0: 10
     rs1_b3_val > 0 and rs2_b3_val > 0: 12
     rs1_b2_val != rs2_b2_val: 62
     rs1_b2_val == rs2_b2_val: 5
     rs1_b2_val < 0 and rs2_b2_val > 0: 16
     rs1_b2_val < 0 and rs2_b2_val < 0: 23
     rs1_b2_val > 0 and rs2_b2_val < 0: 15
     rs1_b2_val > 0 and rs2_b2_val > 0: 10
     rs1_b1_val != rs2_b1_val: 63
     rs1_b1_val == rs2_b1_val: 4
     rs1_b1_val < 0 and rs2_b1_val > 0: 13
     rs1_b1_val < 0 and rs2_b1_val < 0: 21
     rs1_b1_val > 0 and rs2_b1_val < 0: 10
     rs1_b1_val > 0 and rs2_b1_val > 0: 16
     rs1_b0_val != rs2_b0_val: 61
     rs1_b0_val == rs2_b0_val: 6
     rs1_b0_val < 0 and rs2_b0_val > 0: 12
     rs1_b0_val < 0 and rs2_b0_val < 0: 20
     rs1_b0_val > 0 and rs2_b0_val < 0: 15
     rs1_b0_val > 0 and rs2_b0_val > 0: 14
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 2
     rs2_b3_val == -65: 2
     rs2_b3_val == -33: 2
     rs2_b3_val == -17: 3
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 4
     rs2_b3_val == -3: 2
     rs2_b3_val == -2: 1
     rs2_b3_val == -128: 1
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 5
     rs2_b3_val == 4: 1
     rs2_b3_val == 2: 3
     rs2_b3_val == 1: 3
     rs2_b3_val == 0: 2
     rs2_b3_val == -1: 3
     rs2_b2_val == -86: 2
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 2
     rs2_b2_val == -65: 1
     rs2_b2_val == -33: 4
     rs2_b2_val == -17: 2
     rs2_b2_val == -9: 3
     rs2_b2_val == -5: 3
     rs2_b2_val == -3: 1
     rs2_b2_val == -2: 3
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 3
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 2
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 2
     rs2_b1_val == -86: 2
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 3
     rs2_b1_val == -65: 3
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 2
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 2
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 3
     rs2_b1_val == -128: 2
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 5
     rs2_b1_val == 0: 5
     rs2_b1_val == -1: 2
     rs2_b0_val == -86: 1
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 2
     rs2_b0_val == -65: 3
     rs2_b0_val == -33: 1
     rs2_b0_val == -17: 1
     rs2_b0_val == -9: 4
     rs2_b0_val == -5: 2
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 4
     rs2_b0_val == 64: 3
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 3
     rs2_b0_val == 0: 4
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 3
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 5
     rs1_b3_val == -17: 3
     rs1_b3_val == -9: 5
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 3
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 4
     rs1_b2_val == -86: 4
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 3
     rs1_b2_val == -33: 4
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 3
     rs1_b2_val == -5: 3
     rs1_b2_val == -3: 4
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 5
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 3
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 5
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 5
     rs1_b0_val == -86: 4
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 2
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 3
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 3
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 3
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 4
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 2
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smmul</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 100
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smmul: 104
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 73
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 73
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 73
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 1
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 2
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 1
     rs2_w0_val == -32769: 2
     rs2_w0_val == -16385: 4
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 4
     rs2_w0_val == -129: 2
     rs2_w0_val == -65: 2
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 2
     rs2_w0_val == -9: 2
     rs2_w0_val == -5: 2
     rs2_w0_val == -3: 2
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 3
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 2
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 2
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 3
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 2
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 3
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 3
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 2
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 2
     rs1_w0_val == -67108865: 2
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 3
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 3
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 2
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 4
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 3
     rs1_w0_val == -1: 2
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smmul.u</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 104
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smmul.u: 108
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 77
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 77
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 77
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 2
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 2
     rs2_w0_val == -33554433: 1
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 1
     rs2_w0_val == -2097153: 1
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 2
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 2
     rs2_w0_val == -65537: 2
     rs2_w0_val == -32769: 2
     rs2_w0_val == -16385: 1
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 1
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 1
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 1
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 2
     rs2_w0_val == -17: 1
     rs2_w0_val == -9: 2
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 2
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 4
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 2
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 2
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 3
     rs2_w0_val == -1: 3
     rs1_w0_val == -1431655766: 3
     rs1_w0_val == 1431655765: 3
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 4
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 2
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 2
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 2
     rs1_w0_val == 131072: 2
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 2
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 3
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 7
     rs1_w0_val == -1: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smmwb</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 87
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smmwb: 91
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 60
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 60
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 60
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 4
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 6
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 5
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 3
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 3
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 5
     rs2_h0_val == -1: 3
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 3
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 3
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 2
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 2
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smmwb.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 87
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smmwb.u: 91
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 60
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 60
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 60
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 1
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 4
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 4
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 3
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 4
     rs2_h1_val == 1: 4
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 6
     rs2_h0_val == -21846: 4
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 3
     rs2_h0_val == -513: 5
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 3
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 4
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_w0_val == -1431655766: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 3
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 2
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 2
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 2
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 2
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 2
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smmwt</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 86
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smmwt: 90
     coverage: 1/1
rd:
     x0: 1
     x1: 2
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 2
     x31: 57
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 2
     x30: 57
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 2
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 2
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 57
     x3: 1
     x30: 2
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 4
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 4
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 5
     rs2_h1_val == -65: 4
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 5
     rs2_h1_val == -5: 4
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 4
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 4
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 4
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 4
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 2
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 3
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 2
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 2
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 2
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smmwt.u</td>
          <td class="col-result">242/242</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 90
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smmwt.u: 94
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 63
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 63
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 63
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 5
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 3
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 4
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 3
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 4
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 4
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 3
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 5
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 4
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 2
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 2
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 1
     rs1_w0_val == -8388609: 3
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 2
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 1
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 1
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 2
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 1
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 2
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 2
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 3
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 2
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 3
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 1
     coverage: 140/140
total_coverage: 242/242
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smslda</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smslda: 82
     coverage: 1/1
rd:
     x10: 1
     x12: 2
     x14: 2
     x16: 1
     x18: 2
     x2: 4
     x20: 1
     x22: 1
     x24: 1
     x26: 2
     x28: 3
     x30: 52
     x4: 4
     x6: 3
     x8: 3
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 51
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 77
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 24
     rs1_h1_val > 0 and rs2_h1_val < 0: 12
     rs1_h1_val > 0 and rs2_h1_val > 0: 24
     rs1_h0_val != rs2_h0_val: 79
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 4
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 4
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 4
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 2
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 3
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 5
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 4
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 3
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 4
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 4
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smslxda</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 67
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smslxda: 71
     coverage: 1/1
rd:
     x10: 1
     x12: 2
     x14: 1
     x16: 3
     x18: 2
     x2: 2
     x20: 3
     x22: 2
     x24: 2
     x26: 1
     x28: 3
     x30: 41
     x4: 5
     x6: 1
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 40
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 40
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 68
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 15
     rs1_h1_val < 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val < 0: 12
     rs1_h1_val > 0 and rs2_h1_val > 0: 18
     rs1_h0_val != rs2_h0_val: 67
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 19
     rs1_h0_val < 0 and rs2_h0_val < 0: 13
     rs1_h0_val > 0 and rs2_h0_val < 0: 24
     rs1_h0_val > 0 and rs2_h0_val > 0: 12
     rs2_h1_val == -21846: 4
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 3
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 3
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 3
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 3
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 5
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 3
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 3
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 3
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 3
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smsr64</td>
          <td class="col-result">227/227</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 97
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smsr64: 101
     coverage: 1/1
rd:
     x10: 1
     x12: 2
     x14: 3
     x16: 1
     x18: 1
     x2: 3
     x20: 2
     x22: 3
     x24: 2
     x26: 2
     x28: 1
     x30: 72
     x4: 2
     x6: 1
     x8: 5
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 70
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 70
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == -2147483648: 2
     rs1_w0_val != rs2_w0_val: 97
     rs1_w0_val == rs2_w0_val: 4
     rs1_w0_val < 0 and rs2_w0_val > 0: 20
     rs1_w0_val < 0 and rs2_w0_val < 0: 23
     rs1_w0_val > 0 and rs2_w0_val < 0: 25
     rs1_w0_val > 0 and rs2_w0_val > 0: 29
     rs2_w0_val == -1431655766: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == -1073741825: 2
     rs2_w0_val == -536870913: 1
     rs2_w0_val == -268435457: 1
     rs2_w0_val == -134217729: 1
     rs2_w0_val == -67108865: 1
     rs2_w0_val == -33554433: 2
     rs2_w0_val == -16777217: 1
     rs2_w0_val == -8388609: 1
     rs2_w0_val == -4194305: 2
     rs2_w0_val == -2097153: 2
     rs2_w0_val == -1048577: 1
     rs2_w0_val == -524289: 1
     rs2_w0_val == -262145: 1
     rs2_w0_val == -131073: 1
     rs2_w0_val == -65537: 3
     rs2_w0_val == -32769: 1
     rs2_w0_val == -16385: 2
     rs2_w0_val == -8193: 1
     rs2_w0_val == -4097: 2
     rs2_w0_val == -2049: 2
     rs2_w0_val == -1025: 1
     rs2_w0_val == -513: 2
     rs2_w0_val == -257: 1
     rs2_w0_val == -129: 2
     rs2_w0_val == -65: 1
     rs2_w0_val == -33: 1
     rs2_w0_val == -17: 2
     rs2_w0_val == -9: 1
     rs2_w0_val == -5: 1
     rs2_w0_val == -3: 1
     rs2_w0_val == -2: 1
     rs2_w0_val == -2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 2
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 3
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 4
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 3
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 2
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 2
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 0: 2
     rs2_w0_val == -1: 1
     rs1_w0_val == -1431655766: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == -1073741825: 1
     rs1_w0_val == -536870913: 1
     rs1_w0_val == -268435457: 1
     rs1_w0_val == -134217729: 1
     rs1_w0_val == -67108865: 1
     rs1_w0_val == -33554433: 1
     rs1_w0_val == -16777217: 2
     rs1_w0_val == -8388609: 1
     rs1_w0_val == -4194305: 1
     rs1_w0_val == -2097153: 1
     rs1_w0_val == -1048577: 1
     rs1_w0_val == -524289: 1
     rs1_w0_val == -262145: 2
     rs1_w0_val == -131073: 1
     rs1_w0_val == -65537: 2
     rs1_w0_val == -32769: 1
     rs1_w0_val == -16385: 1
     rs1_w0_val == -8193: 1
     rs1_w0_val == -4097: 1
     rs1_w0_val == -2049: 1
     rs1_w0_val == -1025: 1
     rs1_w0_val == -513: 1
     rs1_w0_val == -257: 1
     rs1_w0_val == -129: 2
     rs1_w0_val == -65: 1
     rs1_w0_val == -33: 1
     rs1_w0_val == -17: 1
     rs1_w0_val == -9: 1
     rs1_w0_val == -5: 1
     rs1_w0_val == -3: 1
     rs1_w0_val == -2: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 2
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 4
     rs1_w0_val == 131072: 3
     rs1_w0_val == 65536: 3
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 3
     rs1_w0_val == 8192: 2
     rs1_w0_val == 4096: 2
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 0: 2
     rs1_w0_val == -1: 4
     coverage: 142/142
total_coverage: 227/227
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smtt16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 72
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smtt16: 76
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 45
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 45
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 45
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 1
     rs1_h1_val != rs2_h1_val: 73
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 20
     rs1_h1_val < 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val < 0: 22
     rs1_h1_val > 0 and rs2_h1_val > 0: 14
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 18
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 5
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 3
     rs2_h0_val == -65: 3
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 4
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 3
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 4
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 3
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 5
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 3
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 4
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 3
     rs1_h0_val == -8193: 3
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 4
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smul16</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smul16: 78
     coverage: 1/1
rd:
     x10: 1
     x12: 2
     x14: 5
     x16: 2
     x18: 4
     x2: 1
     x20: 2
     x22: 1
     x24: 3
     x26: 2
     x28: 1
     x30: 49
     x4: 2
     x6: 2
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 14
     rs1_h1_val < 0 and rs2_h1_val < 0: 26
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 15
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 4
     rs1_h0_val < 0 and rs2_h0_val > 0: 23
     rs1_h0_val < 0 and rs2_h0_val < 0: 19
     rs1_h0_val > 0 and rs2_h0_val < 0: 12
     rs1_h0_val > 0 and rs2_h0_val > 0: 17
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 4
     rs2_h1_val == -513: 3
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 3
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 4
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 4
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 2
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 4
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 4
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 3
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 2
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 3
     rs1_h0_val == -513: 4
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 3
     rs1_h0_val == -65: 3
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 4
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 4
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smul8</td>
          <td class="col-result">269/269</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 66
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smul8: 70
     coverage: 1/1
rd:
     x10: 2
     x12: 1
     x14: 2
     x16: 2
     x18: 2
     x2: 2
     x20: 2
     x22: 2
     x24: 2
     x26: 3
     x28: 3
     x30: 40
     x4: 3
     x6: 1
     x8: 3
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 39
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 39
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 4
     rs1_b3_val != rs2_b3_val: 64
     rs1_b3_val == rs2_b3_val: 6
     rs1_b3_val < 0 and rs2_b3_val > 0: 13
     rs1_b3_val < 0 and rs2_b3_val < 0: 23
     rs1_b3_val > 0 and rs2_b3_val < 0: 12
     rs1_b3_val > 0 and rs2_b3_val > 0: 18
     rs1_b2_val != rs2_b2_val: 64
     rs1_b2_val == rs2_b2_val: 6
     rs1_b2_val < 0 and rs2_b2_val > 0: 17
     rs1_b2_val < 0 and rs2_b2_val < 0: 15
     rs1_b2_val > 0 and rs2_b2_val < 0: 17
     rs1_b2_val > 0 and rs2_b2_val > 0: 16
     rs1_b1_val != rs2_b1_val: 65
     rs1_b1_val == rs2_b1_val: 5
     rs1_b1_val < 0 and rs2_b1_val > 0: 17
     rs1_b1_val < 0 and rs2_b1_val < 0: 23
     rs1_b1_val > 0 and rs2_b1_val < 0: 14
     rs1_b1_val > 0 and rs2_b1_val > 0: 7
     rs1_b0_val != rs2_b0_val: 61
     rs1_b0_val == rs2_b0_val: 9
     rs1_b0_val < 0 and rs2_b0_val > 0: 18
     rs1_b0_val < 0 and rs2_b0_val < 0: 9
     rs1_b0_val > 0 and rs2_b0_val < 0: 17
     rs1_b0_val > 0 and rs2_b0_val > 0: 22
     rs2_b3_val == -86: 2
     rs2_b3_val == 85: 4
     rs2_b3_val == 127: 2
     rs2_b3_val == -65: 2
     rs2_b3_val == -33: 3
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 2
     rs2_b3_val == -5: 3
     rs2_b3_val == -3: 3
     rs2_b3_val == -2: 2
     rs2_b3_val == -128: 2
     rs2_b3_val == 64: 4
     rs2_b3_val == 32: 3
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 4
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 2
     rs2_b3_val == 0: 2
     rs2_b3_val == -1: 4
     rs2_b2_val == -86: 5
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 1
     rs2_b2_val == -65: 1
     rs2_b2_val == -33: 2
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 3
     rs2_b2_val == -5: 1
     rs2_b2_val == -3: 1
     rs2_b2_val == -2: 2
     rs2_b2_val == -128: 2
     rs2_b2_val == 64: 4
     rs2_b2_val == 32: 3
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 3
     rs2_b2_val == 2: 4
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 3
     rs2_b2_val == -1: 2
     rs2_b1_val == -86: 4
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 1
     rs2_b1_val == -33: 4
     rs2_b1_val == -17: 6
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 3
     rs2_b1_val == -3: 4
     rs2_b1_val == -2: 2
     rs2_b1_val == -128: 3
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 3
     rs2_b1_val == 0: 3
     rs2_b1_val == -1: 1
     rs2_b0_val == -86: 1
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 4
     rs2_b0_val == -65: 1
     rs2_b0_val == -33: 5
     rs2_b0_val == -17: 2
     rs2_b0_val == -9: 3
     rs2_b0_val == -5: 2
     rs2_b0_val == -3: 2
     rs2_b0_val == -2: 1
     rs2_b0_val == -128: 3
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 6
     rs2_b0_val == 4: 4
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 1
     rs2_b0_val == 0: 2
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 4
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 2
     rs1_b3_val == -9: 5
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 4
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 3
     rs1_b2_val == 127: 3
     rs1_b2_val == -65: 3
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 3
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 4
     rs1_b2_val == -3: 2
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 4
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 5
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 4
     rs1_b1_val == -9: 4
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 3
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 3
     rs1_b1_val == 0: 8
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 3
     rs1_b0_val == -65: 3
     rs1_b0_val == -33: 3
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 2
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 3
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 269/269
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smulx16</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smulx16: 77
     coverage: 1/1
rd:
     x10: 2
     x12: 2
     x14: 1
     x16: 1
     x18: 2
     x2: 2
     x20: 1
     x22: 3
     x24: 3
     x26: 3
     x28: 4
     x30: 46
     x4: 2
     x6: 2
     x8: 3
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 2
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 3
     rs1_h1_val < 0 and rs2_h1_val > 0: 18
     rs1_h1_val < 0 and rs2_h1_val < 0: 19
     rs1_h1_val > 0 and rs2_h1_val < 0: 16
     rs1_h1_val > 0 and rs2_h1_val > 0: 20
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 6
     rs1_h0_val < 0 and rs2_h0_val > 0: 14
     rs1_h0_val < 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val < 0: 16
     rs1_h0_val > 0 and rs2_h0_val > 0: 21
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 3
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 2
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 4
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 4
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 2
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 3
     rs2_h0_val == -257: 2
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 1
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 2
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 1
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 4
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 3
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 3
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 4
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 3
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 6
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 3
     rs1_h0_val == -2049: 2
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 156/156
total_coverage: 241/241
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smulx8</td>
          <td class="col-result">269/269</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 62
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smulx8: 66
     coverage: 1/1
rd:
     x10: 5
     x12: 1
     x14: 2
     x16: 3
     x18: 3
     x2: 1
     x20: 2
     x22: 1
     x24: 3
     x26: 2
     x28: 3
     x30: 37
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 35
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 35
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 4
     rs1_b3_val != rs2_b3_val: 62
     rs1_b3_val == rs2_b3_val: 4
     rs1_b3_val < 0 and rs2_b3_val > 0: 17
     rs1_b3_val < 0 and rs2_b3_val < 0: 17
     rs1_b3_val > 0 and rs2_b3_val < 0: 11
     rs1_b3_val > 0 and rs2_b3_val > 0: 13
     rs1_b2_val != rs2_b2_val: 63
     rs1_b2_val == rs2_b2_val: 3
     rs1_b2_val < 0 and rs2_b2_val > 0: 16
     rs1_b2_val < 0 and rs2_b2_val < 0: 20
     rs1_b2_val > 0 and rs2_b2_val < 0: 13
     rs1_b2_val > 0 and rs2_b2_val > 0: 9
     rs1_b1_val != rs2_b1_val: 60
     rs1_b1_val == rs2_b1_val: 6
     rs1_b1_val < 0 and rs2_b1_val > 0: 14
     rs1_b1_val < 0 and rs2_b1_val < 0: 16
     rs1_b1_val > 0 and rs2_b1_val < 0: 15
     rs1_b1_val > 0 and rs2_b1_val > 0: 17
     rs1_b0_val != rs2_b0_val: 62
     rs1_b0_val == rs2_b0_val: 4
     rs1_b0_val < 0 and rs2_b0_val > 0: 14
     rs1_b0_val < 0 and rs2_b0_val < 0: 19
     rs1_b0_val > 0 and rs2_b0_val < 0: 14
     rs1_b0_val > 0 and rs2_b0_val > 0: 11
     rs2_b3_val == -86: 3
     rs2_b3_val == 85: 3
     rs2_b3_val == 127: 2
     rs2_b3_val == -65: 3
     rs2_b3_val == -33: 1
     rs2_b3_val == -17: 3
     rs2_b3_val == -9: 2
     rs2_b3_val == -5: 4
     rs2_b3_val == -3: 1
     rs2_b3_val == -2: 1
     rs2_b3_val == -128: 2
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 3
     rs2_b3_val == 16: 2
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 1
     rs2_b3_val == 2: 3
     rs2_b3_val == 1: 3
     rs2_b3_val == 0: 3
     rs2_b3_val == -1: 1
     rs2_b2_val == -86: 4
     rs2_b2_val == 85: 3
     rs2_b2_val == 127: 2
     rs2_b2_val == -65: 3
     rs2_b2_val == -33: 2
     rs2_b2_val == -17: 1
     rs2_b2_val == -9: 2
     rs2_b2_val == -5: 2
     rs2_b2_val == -3: 2
     rs2_b2_val == -2: 1
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 4
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 4
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 0: 2
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 3
     rs2_b1_val == 85: 3
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 2
     rs2_b1_val == -33: 4
     rs2_b1_val == -17: 2
     rs2_b1_val == -9: 1
     rs2_b1_val == -5: 1
     rs2_b1_val == -3: 1
     rs2_b1_val == -2: 3
     rs2_b1_val == -128: 1
     rs2_b1_val == 64: 4
     rs2_b1_val == 32: 3
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 5
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 3
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 4
     rs2_b0_val == -86: 4
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 1
     rs2_b0_val == -65: 2
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 3
     rs2_b0_val == -9: 1
     rs2_b0_val == -5: 2
     rs2_b0_val == -3: 1
     rs2_b0_val == -2: 2
     rs2_b0_val == -128: 3
     rs2_b0_val == 64: 4
     rs2_b0_val == 32: 4
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 1
     rs2_b0_val == 0: 3
     rs2_b0_val == -1: 3
     rs1_b3_val == -86: 5
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 5
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 2
     rs1_b3_val == -9: 3
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 3
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 5
     rs1_b3_val == -1: 2
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 4
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 6
     rs1_b2_val == -1: 4
     rs1_b1_val == -86: 3
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 2
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 4
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 2
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 3
     rs1_b0_val == -86: 2
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 5
     rs1_b0_val == -1: 2
     coverage: 184/184
total_coverage: 269/269
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">smxds</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 70
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     smxds: 74
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 2
     x11: 1
     x12: 2
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 41
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 2
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 2
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 41
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 2
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 2
     x27: 1
     x28: 1
     x29: 41
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 68
     rs1_h1_val == rs2_h1_val: 6
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val < 0: 18
     rs1_h1_val > 0 and rs2_h1_val > 0: 16
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 18
     rs1_h0_val < 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val > 0: 16
     rs2_h1_val == -21846: 3
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 4
     rs2_h1_val == -8193: 2
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 1
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 3
     rs2_h1_val == -33: 1
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 4
     rs2_h1_val == -5: 2
     rs2_h1_val == -3: 2
     rs2_h1_val == -2: 2
     rs2_h1_val == -32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 3
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 2
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 3
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 3
     rs2_h0_val == -9: 2
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 1
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 4
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 4
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 4
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 4
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 2
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 3
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 5
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 3
     rs1_h0_val == -5: 2
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sra.u</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 109
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sra.u: 113
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 82
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 82
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 82
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_val != rs2_val: 110
     rs2_val == 2147483647: 2
     rs2_val == -1073741825: 1
     rs2_val == -536870913: 1
     rs2_val == -268435457: 1
     rs2_val == -134217729: 3
     rs2_val == -67108865: 1
     rs2_val == -33554433: 2
     rs2_val == -16777217: 1
     rs2_val == -8388609: 3
     rs2_val == -4194305: 2
     rs2_val == -2097153: 2
     rs2_val == -1048577: 2
     rs2_val == -524289: 1
     rs2_val == -262145: 2
     rs2_val == -131073: 1
     rs2_val == -65537: 2
     rs2_val == -32769: 2
     rs2_val == -16385: 1
     rs2_val == -8193: 1
     rs2_val == -4097: 1
     rs2_val == -2049: 1
     rs2_val == -1025: 2
     rs2_val == -513: 2
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 3
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 1
     rs2_val == -5: 1
     rs2_val == -3: 1
     rs2_val == -2: 1
     rs1_val == 2147483647: 1
     rs1_val == -1073741825: 2
     rs1_val == -536870913: 1
     rs1_val == -268435457: 1
     rs1_val == -134217729: 1
     rs1_val == -67108865: 1
     rs1_val == -33554433: 2
     rs1_val == -16777217: 2
     rs1_val == -8388609: 1
     rs1_val == -4194305: 2
     rs1_val == -2097153: 1
     rs1_val == -1048577: 2
     rs1_val == -524289: 2
     rs1_val == -262145: 1
     rs1_val == -131073: 1
     rs1_val == -65537: 1
     rs1_val == -32769: 1
     rs1_val == -16385: 1
     rs1_val == -8193: 1
     rs1_val == -4097: 2
     rs1_val == -2049: 1
     rs1_val == -1025: 1
     rs1_val == -513: 1
     rs1_val == -257: 3
     rs1_val == -129: 2
     rs1_val == -65: 1
     rs1_val == -33: 2
     rs1_val == -17: 3
     rs1_val == -9: 1
     rs1_val == -5: 1
     rs1_val == -3: 1
     rs1_val == -2: 1
     rs2_val == -2147483648: 1
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 2
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 2
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 2
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 2
     rs2_val == 131072: 1
     rs2_val == 65536: 1
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 3
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 2
     rs2_val == 16: 2
     rs2_val == 8: 2
     rs2_val == 4: 1
     rs2_val == 2: 2
     rs2_val == 1: 1
     rs1_val == -2147483648: 3
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 2
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 2
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 2
     rs1_val == 16: 2
     rs1_val == 8: 1
     rs1_val == 4: 1
     rs1_val == 2: 1
     rs1_val == 1: 1
     rs2_val == -1431655766: 1
     rs2_val == 1431655765: 1
     rs1_val == -1431655766: 3
     rs1_val == 1431655765: 1
     rs1_val < 0 and rs2_val < 0: 29
     rs1_val < 0 and rs2_val > 0: 25
     rs1_val == (-2**(xlen-1)): 3
     rs1_val == (2**(xlen-1)-1): 1
     rs1_val == 0: 5
     rs1_val == rs2_val: 3
     rs1_val > 0 and rs2_val < 0: 23
     rs1_val > 0 and rs2_val > 0: 28
     rs2_val == (-2**(xlen-1)): 1
     rs2_val == (2**(xlen-1)-1): 2
     rs2_val == 0: 3
     coverage: 144/144
total_coverage: 246/246
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sra16</td>
          <td class="col-result">184/184</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 54
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sra16: 58
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 27
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 27
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 27
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 3
     rs2_val == 7: 5
     rs2_val == 11: 7
     rs2_val == 13: 2
     rs2_val == 14: 2
     rs2_val == 8: 4
     rs2_val == 4: 3
     rs2_val == 2: 3
     rs2_val == 1: 3
     rs1_h1_val == -21846: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 2
     rs1_h1_val == -9: 2
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 2
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 2
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == -32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 1
     rs2_val == 10: 1
     coverage: 82/82
total_coverage: 184/184
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sra16.u</td>
          <td class="col-result">184/184</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 57
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sra16.u: 61
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 30
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 30
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 30
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 3
     rs2_val == 7: 5
     rs2_val == 11: 3
     rs2_val == 13: 4
     rs2_val == 14: 4
     rs2_val == 8: 2
     rs2_val == 4: 5
     rs2_val == 2: 2
     rs2_val == 1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 2
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 2
     rs1_h1_val == -33: 1
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 2
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 4
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 2
     rs1_h0_val == -32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 2
     rs2_val == 10: 2
     coverage: 82/82
total_coverage: 184/184
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sra8</td>
          <td class="col-result">188/188</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 39
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sra8: 43
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 12
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 12
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 12
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 4
     rs2_val == 3: 4
     rs2_val == 6: 6
     rs2_val == 4: 2
     rs2_val == 2: 2
     rs2_val == 1: 2
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 3
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 6
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 3
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 6
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 4
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 4
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 3
     rs1_b1_val == 0: 4
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 3
     rs1_b0_val == -128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 4
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 4
     rs1_b0_val == 0: 4
     rs1_b0_val == -1: 1
     coverage: 86/86
total_coverage: 188/188
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sra8.u</td>
          <td class="col-result">188/188</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 49
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sra8.u: 53
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 22
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 22
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 22
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 1
     rs2_val == 3: 3
     rs2_val == 6: 3
     rs2_val == 4: 4
     rs2_val == 2: 5
     rs2_val == 1: 3
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 2
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 4
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 5
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 4
     rs1_b3_val == -1: 2
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 4
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 4
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 3
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 2
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 2
     rs1_b1_val == 0: 4
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 5
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 4
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 3
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == -128: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 4
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 2
     coverage: 86/86
total_coverage: 188/188
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srai.u</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 68
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srai.u: 69
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 38
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 38
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     imm_val == 21: 3
     rs1_val == 2147483647: 1
     rs1_val == -1073741825: 1
     rs1_val == -536870913: 1
     rs1_val == -268435457: 1
     rs1_val == -134217729: 1
     rs1_val == -67108865: 1
     rs1_val == -33554433: 1
     rs1_val == -16777217: 1
     rs1_val == -8388609: 1
     rs1_val == -4194305: 1
     rs1_val == -2097153: 1
     rs1_val == -1048577: 1
     rs1_val == -524289: 1
     rs1_val == -262145: 1
     rs1_val == -131073: 1
     rs1_val == -65537: 2
     rs1_val == -32769: 1
     rs1_val == -16385: 1
     rs1_val == -8193: 1
     rs1_val == -4097: 1
     rs1_val == -2049: 1
     rs1_val == -1025: 1
     rs1_val == -513: 1
     rs1_val == -257: 1
     rs1_val == -129: 1
     rs1_val == -65: 1
     rs1_val == -33: 1
     rs1_val == -17: 1
     rs1_val == -9: 1
     rs1_val == -5: 1
     rs1_val == -3: 1
     rs1_val == -2: 1
     imm_val == 15: 5
     imm_val == 23: 1
     imm_val == 27: 3
     imm_val == 29: 2
     imm_val == 30: 4
     rs1_val == -2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 1
     rs1_val == 2: 2
     rs1_val == 1: 1
     imm_val == 16: 1
     imm_val == 8: 1
     imm_val == 4: 4
     imm_val == 2: 1
     imm_val == 1: 1
     rs1_val == -1431655766: 1
     rs1_val == 1431655765: 1
     imm_val == 10: 2
     coverage: 78/78
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srai16</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 58
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srai16: 59
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 28
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 28
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     imm_val == 15: 4
     imm_val == 14: 5
     imm_val == 13: 4
     imm_val == 12: 6
     imm_val == 11: 3
     imm_val == 10: 7
     imm_val == 9: 4
     imm_val == 8: 2
     imm_val == 7: 5
     imm_val == 6: 4
     imm_val == 5: 4
     imm_val == 4: 3
     imm_val == 3: 3
     imm_val == 2: 2
     imm_val == 1: 1
     imm_val == 0: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 1
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 4
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 4
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 2
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 2
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 2
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srai16.u</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 56
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srai16.u: 57
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 26
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 26
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     imm_val == 15: 4
     imm_val == 14: 1
     imm_val == 13: 1
     imm_val == 12: 4
     imm_val == 11: 4
     imm_val == 10: 9
     imm_val == 9: 4
     imm_val == 8: 2
     imm_val == 7: 3
     imm_val == 6: 2
     imm_val == 5: 4
     imm_val == 4: 2
     imm_val == 3: 4
     imm_val == 2: 1
     imm_val == 1: 6
     imm_val == 0: 6
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 2
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 2
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 3
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 1
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 4
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 2
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 2
     rs1_h0_val == -1: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srai8</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 50
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srai8: 51
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 20
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 20
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     imm_val == 7: 12
     imm_val == 6: 9
     imm_val == 5: 3
     imm_val == 4: 5
     imm_val == 3: 6
     imm_val == 2: 4
     imm_val == 1: 6
     imm_val == 0: 6
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 3
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 3
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 2
     rs1_b2_val == -33: 4
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 4
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 5
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 3
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 2
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srai8.u</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 48
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srai8.u: 49
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 18
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 18
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     imm_val == 7: 4
     imm_val == 6: 10
     imm_val == 5: 9
     imm_val == 4: 8
     imm_val == 3: 7
     imm_val == 2: 3
     imm_val == 1: 5
     imm_val == 0: 3
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 3
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 3
     rs1_b3_val == -5: 3
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 3
     rs1_b3_val == 0: 4
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 3
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 4
     rs1_b2_val == -1: 2
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 4
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 3
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 2
     rs1_b0_val == 85: 5
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 3
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srl16</td>
          <td class="col-result">184/184</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 52
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     srl16: 56
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 25
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 25
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 25
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 1
     rs2_val == 7: 2
     rs2_val == 11: 4
     rs2_val == 13: 3
     rs2_val == 14: 3
     rs2_val == 8: 4
     rs2_val == 4: 1
     rs2_val == 2: 3
     rs2_val == 1: 2
     rs1_h1_val == 43690: 4
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 2
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 5
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 2
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 4
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 1
     rs1_h0_val == 0: 3
     rs2_val == 10: 2
     coverage: 82/82
total_coverage: 184/184
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srl16.u</td>
          <td class="col-result">184/184</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 55
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     srl16.u: 59
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 28
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 28
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 28
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 2
     rs2_val == 7: 5
     rs2_val == 11: 5
     rs2_val == 13: 3
     rs2_val == 14: 4
     rs2_val == 8: 2
     rs2_val == 4: 4
     rs2_val == 2: 5
     rs2_val == 1: 2
     rs1_h1_val == 43690: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 3
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 2
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 4
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 5
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 1
     rs1_h0_val == 0: 2
     rs2_val == 10: 5
     coverage: 82/82
total_coverage: 184/184
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srl8</td>
          <td class="col-result">188/188</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 48
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     srl8: 52
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 21
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 21
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 21
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 2
     rs2_val == 3: 3
     rs2_val == 6: 5
     rs2_val == 4: 4
     rs2_val == 2: 1
     rs2_val == 1: 3
     rs1_b3_val == 170: 3
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 4
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 2
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 3
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 4
     rs1_b2_val == 170: 2
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 5
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 4
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 3
     rs1_b0_val == 239: 2
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 3
     rs1_b0_val == 255: 1
     rs1_b0_val == 0: 2
     coverage: 86/86
total_coverage: 188/188
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srl8.u</td>
          <td class="col-result">188/188</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 47
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     srl8.u: 51
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 20
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 20
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 20
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs2_val == 5: 3
     rs2_val == 3: 3
     rs2_val == 6: 7
     rs2_val == 4: 4
     rs2_val == 2: 1
     rs2_val == 1: 4
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 5
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 2
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 4
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 2
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 3
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 5
     rs1_b0_val == 170: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 3
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 3
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 2
     rs1_b0_val == 0: 2
     coverage: 86/86
total_coverage: 188/188
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srli16</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 56
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srli16: 57
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 26
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 26
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     imm_val == 15: 6
     imm_val == 14: 3
     imm_val == 13: 3
     imm_val == 12: 3
     imm_val == 11: 1
     imm_val == 10: 6
     imm_val == 9: 3
     imm_val == 8: 1
     imm_val == 7: 3
     imm_val == 6: 4
     imm_val == 5: 2
     imm_val == 4: 5
     imm_val == 3: 6
     imm_val == 2: 6
     imm_val == 1: 4
     imm_val == 0: 1
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 3
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 2
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 2
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srli16.u</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 56
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srli16.u: 57
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 26
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 26
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     imm_val == 15: 3
     imm_val == 14: 2
     imm_val == 13: 10
     imm_val == 12: 5
     imm_val == 11: 1
     imm_val == 10: 3
     imm_val == 9: 2
     imm_val == 8: 2
     imm_val == 7: 4
     imm_val == 6: 2
     imm_val == 5: 6
     imm_val == 4: 1
     imm_val == 3: 5
     imm_val == 2: 4
     imm_val == 1: 4
     imm_val == 0: 3
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 2
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 3
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 3
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srli8</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 48
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srli8: 49
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 18
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 18
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 4
     imm_val == 7: 5
     imm_val == 6: 3
     imm_val == 5: 5
     imm_val == 4: 7
     imm_val == 3: 8
     imm_val == 2: 6
     imm_val == 1: 9
     imm_val == 0: 6
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 3
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 3
     rs1_b3_val == 239: 2
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 3
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 3
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 3
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 2
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 3
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 2
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 3
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srli8.u</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rd: 49
     rs1 == rd: 1
     coverage: 2/2
opcode:
     srli8.u: 50
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 19
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 19
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     imm_val == 7: 2
     imm_val == 6: 11
     imm_val == 5: 4
     imm_val == 4: 6
     imm_val == 3: 7
     imm_val == 2: 4
     imm_val == 1: 7
     imm_val == 0: 9
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 3
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 3
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 3
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 4
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 2
     rs1_b2_val == 239: 2
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 4
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 2
     rs1_b1_val == 251: 3
     rs1_b1_val == 253: 6
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 3
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 4
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 3
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 4
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">stas16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 72
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     stas16: 76
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 45
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 45
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 45
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 71
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 15
     rs1_h1_val < 0 and rs2_h1_val < 0: 28
     rs1_h1_val > 0 and rs2_h1_val < 0: 13
     rs1_h1_val > 0 and rs2_h1_val > 0: 15
     rs1_h0_val != rs2_h0_val: 71
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 17
     rs1_h0_val < 0 and rs2_h0_val < 0: 20
     rs1_h0_val > 0 and rs2_h0_val < 0: 21
     rs1_h0_val > 0 and rs2_h0_val > 0: 14
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == -16385: 4
     rs2_h1_val == -8193: 1
     rs2_h1_val == -4097: 3
     rs2_h1_val == -2049: 3
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 3
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 4
     rs2_h1_val == -17: 3
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 1
     rs2_h1_val == -3: 1
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 4
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 0: 4
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 1
     rs2_h0_val == -8193: 3
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 3
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 3
     rs2_h0_val == 16384: 4
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 3
     rs2_h0_val == 0: 2
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 4
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 2
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 4
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 4
     rs1_h1_val == -32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 4
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 2
     rs1_h1_val == -1: 1
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 1
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 2
     rs1_h0_val == -65: 2
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 3
     rs1_h0_val == -9: 1
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 3
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">stsa16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     stsa16: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 2
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 2
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 2
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 2
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 2
     x19: 2
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 74
     rs1_h1_val == rs2_h1_val: 5
     rs1_h1_val < 0 and rs2_h1_val > 0: 16
     rs1_h1_val < 0 and rs2_h1_val < 0: 21
     rs1_h1_val > 0 and rs2_h1_val < 0: 15
     rs1_h1_val > 0 and rs2_h1_val > 0: 22
     rs1_h0_val != rs2_h0_val: 74
     rs1_h0_val == rs2_h0_val: 5
     rs1_h0_val < 0 and rs2_h0_val > 0: 22
     rs1_h0_val < 0 and rs2_h0_val < 0: 18
     rs1_h0_val > 0 and rs2_h0_val < 0: 22
     rs1_h0_val > 0 and rs2_h0_val > 0: 11
     rs2_h1_val == -21846: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 3
     rs2_h1_val == -16385: 1
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 1
     rs2_h1_val == -2049: 1
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 2
     rs2_h1_val == -257: 2
     rs2_h1_val == -129: 2
     rs2_h1_val == -65: 1
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 2
     rs2_h1_val == -9: 1
     rs2_h1_val == -5: 3
     rs2_h1_val == -3: 3
     rs2_h1_val == -2: 1
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 4
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 1
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == -16385: 2
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 2
     rs2_h0_val == -513: 1
     rs2_h0_val == -257: 1
     rs2_h0_val == -129: 2
     rs2_h0_val == -65: 2
     rs2_h0_val == -33: 1
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 5
     rs2_h0_val == -3: 1
     rs2_h0_val == -2: 2
     rs2_h0_val == -32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 0: 4
     rs2_h0_val == -1: 3
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == -16385: 3
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 2
     rs1_h1_val == -2049: 1
     rs1_h1_val == -1025: 1
     rs1_h1_val == -513: 1
     rs1_h1_val == -257: 1
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 1
     rs1_h1_val == -33: 4
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 3
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 4
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 7
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 3
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 2
     rs1_h0_val == -4097: 1
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 1
     rs1_h0_val == -257: 3
     rs1_h0_val == -129: 3
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 3
     rs1_h0_val == -17: 2
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 4
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 3
     rs1_h0_val == -1: 2
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sub16</td>
          <td class="col-result">258/258</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 81
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sub16: 85
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 54
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 54
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 54
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == -32768: 3
     rs1_h1_val != rs2_h1_val: 81
     rs1_h1_val == rs2_h1_val: 4
     rs1_h1_val < 0 and rs2_h1_val > 0: 17
     rs1_h1_val < 0 and rs2_h1_val < 0: 23
     rs1_h1_val > 0 and rs2_h1_val < 0: 20
     rs1_h1_val > 0 and rs2_h1_val > 0: 20
     rs1_h0_val != rs2_h0_val: 82
     rs1_h0_val == rs2_h0_val: 3
     rs1_h0_val < 0 and rs2_h0_val > 0: 22
     rs1_h0_val < 0 and rs2_h0_val < 0: 15
     rs1_h0_val > 0 and rs2_h0_val < 0: 28
     rs1_h0_val > 0 and rs2_h0_val > 0: 13
     rs2_h1_val == -21846: 1
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == -16385: 2
     rs2_h1_val == -8193: 3
     rs2_h1_val == -4097: 2
     rs2_h1_val == -2049: 2
     rs2_h1_val == -1025: 2
     rs2_h1_val == -513: 1
     rs2_h1_val == -257: 1
     rs2_h1_val == -129: 1
     rs2_h1_val == -65: 2
     rs2_h1_val == -33: 3
     rs2_h1_val == -17: 1
     rs2_h1_val == -9: 2
     rs2_h1_val == -5: 4
     rs2_h1_val == -3: 4
     rs2_h1_val == -2: 4
     rs2_h1_val == -32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 4
     rs2_h1_val == 1: 2
     rs2_h1_val == 0: 2
     rs2_h1_val == -1: 2
     rs2_h0_val == -21846: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == -16385: 3
     rs2_h0_val == -8193: 1
     rs2_h0_val == -4097: 1
     rs2_h0_val == -2049: 1
     rs2_h0_val == -1025: 1
     rs2_h0_val == -513: 2
     rs2_h0_val == -257: 4
     rs2_h0_val == -129: 1
     rs2_h0_val == -65: 1
     rs2_h0_val == -33: 3
     rs2_h0_val == -17: 2
     rs2_h0_val == -9: 1
     rs2_h0_val == -5: 1
     rs2_h0_val == -3: 2
     rs2_h0_val == -2: 3
     rs2_h0_val == -32768: 4
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 3
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 0: 3
     rs2_h0_val == -1: 2
     rs1_h1_val == -21846: 1
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 4
     rs1_h1_val == -16385: 1
     rs1_h1_val == -8193: 2
     rs1_h1_val == -4097: 1
     rs1_h1_val == -2049: 3
     rs1_h1_val == -1025: 2
     rs1_h1_val == -513: 2
     rs1_h1_val == -257: 2
     rs1_h1_val == -129: 1
     rs1_h1_val == -65: 3
     rs1_h1_val == -33: 3
     rs1_h1_val == -17: 1
     rs1_h1_val == -9: 1
     rs1_h1_val == -5: 1
     rs1_h1_val == -3: 1
     rs1_h1_val == -2: 2
     rs1_h1_val == -32768: 2
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 3
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 0: 3
     rs1_h1_val == -1: 3
     rs1_h0_val == -21846: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == -16385: 1
     rs1_h0_val == -8193: 4
     rs1_h0_val == -4097: 2
     rs1_h0_val == -2049: 1
     rs1_h0_val == -1025: 1
     rs1_h0_val == -513: 2
     rs1_h0_val == -257: 1
     rs1_h0_val == -129: 1
     rs1_h0_val == -65: 1
     rs1_h0_val == -33: 1
     rs1_h0_val == -17: 1
     rs1_h0_val == -9: 2
     rs1_h0_val == -5: 1
     rs1_h0_val == -3: 1
     rs1_h0_val == -2: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 4
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 4
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 0: 4
     rs1_h0_val == -1: 3
     coverage: 156/156
total_coverage: 258/258
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sub64</td>
          <td class="col-result">323/323</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*32.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 187
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sub64: 191
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 177
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 177
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 177
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val: 187
     rs2_val == 9223372036854775807: 1
     rs2_val == -4611686018427387905: 2
     rs2_val == -2305843009213693953: 1
     rs2_val == -1152921504606846977: 1
     rs2_val == -576460752303423489: 2
     rs2_val == -288230376151711745: 2
     rs2_val == -144115188075855873: 2
     rs2_val == -72057594037927937: 2
     rs2_val == -36028797018963969: 1
     rs2_val == -18014398509481985: 2
     rs2_val == -9007199254740993: 1
     rs2_val == -4503599627370497: 1
     rs2_val == -2251799813685249: 1
     rs2_val == -1125899906842625: 1
     rs2_val == -562949953421313: 2
     rs2_val == -281474976710657: 1
     rs2_val == -140737488355329: 1
     rs2_val == -70368744177665: 1
     rs2_val == -35184372088833: 2
     rs2_val == -17592186044417: 1
     rs2_val == -8796093022209: 3
     rs2_val == -4398046511105: 2
     rs2_val == -2199023255553: 1
     rs2_val == -1099511627777: 1
     rs2_val == -549755813889: 2
     rs2_val == -274877906945: 1
     rs2_val == -137438953473: 1
     rs2_val == -68719476737: 2
     rs2_val == -34359738369: 1
     rs2_val == -17179869185: 4
     rs2_val == -8589934593: 2
     rs2_val == -4294967297: 1
     rs2_val == -2147483649: 2
     rs2_val == -1073741825: 3
     rs2_val == -536870913: 1
     rs2_val == -268435457: 3
     rs2_val == -134217729: 3
     rs2_val == -67108865: 1
     rs2_val == -33554433: 2
     rs2_val == -16777217: 3
     rs2_val == -8388609: 3
     rs2_val == -4194305: 2
     rs2_val == -2097153: 1
     rs2_val == -1048577: 1
     rs2_val == -524289: 2
     rs2_val == -262145: 1
     rs2_val == -131073: 3
     rs2_val == -65537: 3
     rs2_val == -32769: 4
     rs2_val == -16385: 2
     rs2_val == -8193: 1
     rs2_val == -4097: 1
     rs2_val == -2049: 1
     rs2_val == -1025: 1
     rs2_val == -513: 1
     rs2_val == -257: 1
     rs2_val == -129: 1
     rs2_val == -65: 1
     rs2_val == -33: 1
     rs2_val == -17: 1
     rs2_val == -9: 1
     rs2_val == -5: 2
     rs2_val == -3: 1
     rs2_val == -2: 1
     rs1_val == 9223372036854775807: 1
     rs1_val == -4611686018427387905: 1
     rs1_val == -2305843009213693953: 1
     rs1_val == -1152921504606846977: 1
     rs1_val == -576460752303423489: 2
     rs1_val == -288230376151711745: 1
     rs1_val == -144115188075855873: 1
     rs1_val == -72057594037927937: 2
     rs1_val == -36028797018963969: 2
     rs1_val == -18014398509481985: 2
     rs1_val == -9007199254740993: 2
     rs1_val == -4503599627370497: 2
     rs1_val == -2251799813685249: 1
     rs1_val == -1125899906842625: 2
     rs1_val == -562949953421313: 2
     rs1_val == -281474976710657: 1
     rs1_val == -140737488355329: 1
     rs1_val == -70368744177665: 2
     rs1_val == -35184372088833: 1
     rs1_val == -17592186044417: 1
     rs1_val == -8796093022209: 3
     rs1_val == -4398046511105: 1
     rs1_val == -2199023255553: 1
     rs1_val == -1099511627777: 2
     rs1_val == -549755813889: 1
     rs1_val == -274877906945: 2
     rs1_val == -137438953473: 1
     rs1_val == -68719476737: 1
     rs1_val == -34359738369: 1
     rs1_val == -17179869185: 2
     rs1_val == -8589934593: 1
     rs1_val == -4294967297: 2
     rs1_val == -2147483649: 3
     rs1_val == -1073741825: 4
     rs1_val == -536870913: 1
     rs1_val == -268435457: 3
     rs1_val == -134217729: 1
     rs1_val == -67108865: 1
     rs1_val == -33554433: 2
     rs1_val == -16777217: 1
     rs1_val == -8388609: 1
     rs1_val == -4194305: 1
     rs1_val == -2097153: 2
     rs1_val == -1048577: 2
     rs1_val == -524289: 1
     rs1_val == -262145: 1
     rs1_val == -131073: 1
     rs1_val == -65537: 1
     rs1_val == -32769: 1
     rs1_val == -16385: 1
     rs1_val == -8193: 3
     rs1_val == -4097: 2
     rs1_val == -2049: 2
     rs1_val == -1025: 1
     rs1_val == -513: 2
     rs1_val == -257: 1
     rs1_val == -129: 1
     rs1_val == -65: 1
     rs1_val == -33: 2
     rs1_val == -17: 1
     rs1_val == -9: 1
     rs1_val == -5: 1
     rs1_val == -3: 1
     rs1_val == -2: 1
     rs2_val == -9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 1
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 2
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 1
     rs2_val == 1125899906842624: 1
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 2
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 3
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 1
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 2
     rs2_val == 17179869184: 1
     rs2_val == 8589934592: 1
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 2
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 2
     rs2_val == 32768: 2
     rs2_val == 16384: 2
     rs2_val == 8192: 1
     rs2_val == 4096: 2
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 2
     rs2_val == 8: 2
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 2
     rs1_val == -9223372036854775808: 2
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 2
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 1
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 2
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 2
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 1
     rs1_val == 8796093022208: 2
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 2
     rs1_val == 549755813888: 2
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 1
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 3
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 1
     rs1_val == 268435456: 2
     rs1_val == 134217728: 2
     rs1_val == 67108864: 1
     rs1_val == 33554432: 2
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 3
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 2
     rs1_val == 2: 2
     rs1_val == 1: 2
     rs2_val == -6148914691236517206: 2
     rs2_val == 6148914691236517205: 1
     rs1_val == -6148914691236517206: 2
     rs1_val == 6148914691236517205: 2
     rs1_val < 0 and rs2_val < 0: 62
     rs1_val < 0 and rs2_val > 0: 41
     rs1_val == (-2**63): 2
     rs1_val == (2**63-1): 1
     rs1_val == 0: 1
     rs1_val == rs2_val: 4
     rs1_val > 0 and rs2_val < 0: 47
     rs1_val > 0 and rs2_val > 0: 39
     rs2_val == (-2**63): 1
     rs2_val == (2**63-1): 1
     rs2_val == 0: 1
     coverage: 272/272
total_coverage: 323/323
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sub8</td>
          <td class="col-result">286/286</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 64
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     sub8: 68
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 37
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 37
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 37
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 6
     rs1_b3_val != rs2_b3_val: 61
     rs1_b3_val == rs2_b3_val: 7
     rs1_b3_val < 0 and rs2_b3_val > 0: 19
     rs1_b3_val < 0 and rs2_b3_val < 0: 15
     rs1_b3_val > 0 and rs2_b3_val < 0: 14
     rs1_b3_val > 0 and rs2_b3_val > 0: 14
     rs1_b2_val != rs2_b2_val: 64
     rs1_b2_val == rs2_b2_val: 4
     rs1_b2_val < 0 and rs2_b2_val > 0: 19
     rs1_b2_val < 0 and rs2_b2_val < 0: 8
     rs1_b2_val > 0 and rs2_b2_val < 0: 19
     rs1_b2_val > 0 and rs2_b2_val > 0: 10
     rs1_b1_val != rs2_b1_val: 63
     rs1_b1_val == rs2_b1_val: 5
     rs1_b1_val < 0 and rs2_b1_val > 0: 14
     rs1_b1_val < 0 and rs2_b1_val < 0: 20
     rs1_b1_val > 0 and rs2_b1_val < 0: 11
     rs1_b1_val > 0 and rs2_b1_val > 0: 18
     rs1_b0_val != rs2_b0_val: 62
     rs1_b0_val == rs2_b0_val: 6
     rs1_b0_val < 0 and rs2_b0_val > 0: 19
     rs1_b0_val < 0 and rs2_b0_val < 0: 13
     rs1_b0_val > 0 and rs2_b0_val < 0: 13
     rs1_b0_val > 0 and rs2_b0_val > 0: 13
     rs2_b3_val == -86: 5
     rs2_b3_val == 85: 1
     rs2_b3_val == 127: 5
     rs2_b3_val == -65: 4
     rs2_b3_val == -33: 2
     rs2_b3_val == -17: 2
     rs2_b3_val == -9: 3
     rs2_b3_val == -5: 3
     rs2_b3_val == -3: 1
     rs2_b3_val == -2: 1
     rs2_b3_val == -128: 3
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 4
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 3
     rs2_b3_val == 0: 4
     rs2_b3_val == -1: 1
     rs2_b2_val == -86: 1
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 4
     rs2_b2_val == -65: 2
     rs2_b2_val == -33: 1
     rs2_b2_val == -17: 2
     rs2_b2_val == -9: 3
     rs2_b2_val == -5: 3
     rs2_b2_val == -3: 5
     rs2_b2_val == -2: 1
     rs2_b2_val == -128: 1
     rs2_b2_val == 64: 3
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 2
     rs2_b2_val == 0: 8
     rs2_b2_val == -1: 1
     rs2_b1_val == -86: 1
     rs2_b1_val == 85: 2
     rs2_b1_val == 127: 1
     rs2_b1_val == -65: 1
     rs2_b1_val == -33: 1
     rs2_b1_val == -17: 1
     rs2_b1_val == -9: 2
     rs2_b1_val == -5: 1
     rs2_b1_val == -3: 2
     rs2_b1_val == -2: 4
     rs2_b1_val == -128: 6
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 4
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 3
     rs2_b1_val == 0: 2
     rs2_b1_val == -1: 6
     rs2_b0_val == -86: 3
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 2
     rs2_b0_val == -65: 2
     rs2_b0_val == -33: 2
     rs2_b0_val == -17: 2
     rs2_b0_val == -9: 4
     rs2_b0_val == -5: 5
     rs2_b0_val == -3: 2
     rs2_b0_val == -2: 3
     rs2_b0_val == -128: 1
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 4
     rs2_b0_val == 1: 2
     rs2_b0_val == 0: 5
     rs2_b0_val == -1: 1
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 3
     rs1_b3_val == -9: 4
     rs1_b3_val == -5: 3
     rs1_b3_val == -3: 3
     rs1_b3_val == -2: 4
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 4
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 3
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 3
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 3
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 2
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 4
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 3
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 5
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 4
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 3
     rs1_b1_val == -3: 4
     rs1_b1_val == -2: 2
     rs1_b1_val == -128: 3
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 4
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 7
     rs1_b1_val == 1: 3
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 3
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 3
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 2
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 4
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 3
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 4
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 6
     rs1_b0_val == -1: 1
     coverage: 184/184
total_coverage: 286/286
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sunpkd810</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     sunpkd810: 39
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 8
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 8
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 2
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 3
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 2
     rs1_b1_val == -65: 2
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 2
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 3
     rs1_b1_val == 64: 4
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 2
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 3
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 2
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 3
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sunpkd820</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     sunpkd820: 46
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 15
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 15
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val == -86: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 3
     rs1_b3_val == -65: 3
     rs1_b3_val == -33: 1
     rs1_b3_val == -17: 2
     rs1_b3_val == -9: 1
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 4
     rs1_b3_val == -2: 2
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 3
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 1
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 3
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 2
     rs1_b1_val == -17: 3
     rs1_b1_val == -9: 3
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 2
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 3
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 2
     rs1_b0_val == -1: 1
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sunpkd830</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     sunpkd830: 48
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 17
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 17
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     rs1_b3_val == -86: 3
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 2
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 2
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 3
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 3
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 0: 3
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 3
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 3
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 2
     rs1_b2_val == -128: 3
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 3
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 3
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 2
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 1
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 4
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 1
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 3
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 3
     rs1_b0_val == 1: 1
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 5
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sunpkd831</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     sunpkd831: 49
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 18
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 18
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 3
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 1
     rs1_b3_val == -65: 3
     rs1_b3_val == -33: 2
     rs1_b3_val == -17: 1
     rs1_b3_val == -9: 2
     rs1_b3_val == -5: 1
     rs1_b3_val == -3: 2
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 2
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 5
     rs1_b2_val == -86: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 2
     rs1_b2_val == -9: 1
     rs1_b2_val == -5: 2
     rs1_b2_val == -3: 2
     rs1_b2_val == -2: 3
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 4
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 1
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 1
     rs1_b1_val == -17: 2
     rs1_b1_val == -9: 3
     rs1_b1_val == -5: 2
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 2
     rs1_b1_val == -128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 2
     rs1_b1_val == -1: 5
     rs1_b0_val == -86: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 1
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 1
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 1
     rs1_b0_val == -2: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 2
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 2
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sunpkd832</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     sunpkd832: 45
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 14
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 14
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == -128: 2
     rs1_b3_val == -86: 2
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 2
     rs1_b3_val == -65: 1
     rs1_b3_val == -33: 4
     rs1_b3_val == -17: 2
     rs1_b3_val == -9: 3
     rs1_b3_val == -5: 3
     rs1_b3_val == -3: 1
     rs1_b3_val == -2: 1
     rs1_b3_val == -128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 4
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 2
     rs1_b3_val == 0: 2
     rs1_b3_val == -1: 1
     rs1_b2_val == -86: 2
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == -65: 1
     rs1_b2_val == -33: 2
     rs1_b2_val == -17: 1
     rs1_b2_val == -9: 2
     rs1_b2_val == -5: 1
     rs1_b2_val == -3: 1
     rs1_b2_val == -2: 1
     rs1_b2_val == -128: 1
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 0: 2
     rs1_b2_val == -1: 1
     rs1_b1_val == -86: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == -65: 1
     rs1_b1_val == -33: 3
     rs1_b1_val == -17: 1
     rs1_b1_val == -9: 1
     rs1_b1_val == -5: 1
     rs1_b1_val == -3: 2
     rs1_b1_val == -2: 1
     rs1_b1_val == -128: 3
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 0: 3
     rs1_b1_val == -1: 2
     rs1_b0_val == -86: 2
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == -65: 2
     rs1_b0_val == -33: 1
     rs1_b0_val == -17: 1
     rs1_b0_val == -9: 2
     rs1_b0_val == -5: 1
     rs1_b0_val == -3: 2
     rs1_b0_val == -2: 2
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 3
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 3
     rs1_b0_val == 0: 3
     rs1_b0_val == -1: 1
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uclip16</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 59
     rs1 == rd: 1
     coverage: 2/2
opcode:
     uclip16: 60
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 29
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 29
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     imm_val == 15: 4
     imm_val == 14: 3
     imm_val == 13: 5
     imm_val == 12: 3
     imm_val == 11: 5
     imm_val == 10: 3
     imm_val == 9: 3
     imm_val == 8: 3
     imm_val == 7: 3
     imm_val == 6: 3
     imm_val == 5: 6
     imm_val == 4: 4
     imm_val == 3: 6
     imm_val == 2: 2
     imm_val == 1: 4
     imm_val == 0: 3
     rs1_h1_val == 43690: 1
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 3
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 2
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 3
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 4
     rs1_h0_val == 65535: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uclip32</td>
          <td class="col-result">167/167</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 81
     rs1 == rd: 1
     coverage: 2/2
opcode:
     uclip32: 82
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 51
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     imm_val == 31: 1
     imm_val == 30: 2
     imm_val == 29: 2
     imm_val == 28: 3
     imm_val == 27: 3
     imm_val == 26: 3
     imm_val == 25: 2
     imm_val == 24: 2
     imm_val == 23: 1
     imm_val == 22: 3
     imm_val == 21: 1
     imm_val == 20: 2
     imm_val == 19: 3
     imm_val == 18: 5
     imm_val == 17: 1
     imm_val == 16: 1
     imm_val == 15: 3
     imm_val == 14: 4
     imm_val == 13: 4
     imm_val == 12: 5
     imm_val == 11: 3
     imm_val == 10: 4
     imm_val == 9: 2
     imm_val == 8: 1
     imm_val == 7: 2
     imm_val == 6: 1
     imm_val == 5: 4
     imm_val == 4: 2
     imm_val == 3: 3
     imm_val == 2: 3
     imm_val == 1: 3
     imm_val == 0: 3
     rs1_w0_val == 2863311530: 1
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 1
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 2
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 1
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 1
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 1
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 2
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 3
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 1
     coverage: 100/100
total_coverage: 167/167
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uclip8</td>
          <td class="col-result">155/155</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rd: 47
     rs1 == rd: 1
     coverage: 2/2
opcode:
     uclip8: 48
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 17
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 17
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     imm_val == 7: 4
     imm_val == 6: 6
     imm_val == 5: 6
     imm_val == 4: 6
     imm_val == 3: 5
     imm_val == 2: 8
     imm_val == 1: 6
     imm_val == 0: 7
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 3
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 3
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 6
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 3
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 2
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 2
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 2
     rs1_b1_val == 254: 3
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 2
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 2
     rs1_b0_val == 254: 5
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 1
     coverage: 88/88
total_coverage: 155/155
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ucmple16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ucmple16: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 70
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 72
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 3
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 2
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 1
     rs2_h1_val == 65279: 2
     rs2_h1_val == 65407: 1
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 4
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 3
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 2
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 3
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 4
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 3
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 2
     rs2_h0_val == 65534: 3
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 4
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 2
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 4
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 4
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 3
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 3
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 2
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 2
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 4
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 6
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 2
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ucmple8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 59
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ucmple8: 63
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 32
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 32
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 32
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 54
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 3
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 56
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 3
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 55
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 3
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 51
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 4
     rs2_b3_val == 170: 1
     rs2_b3_val == 85: 1
     rs2_b3_val == 127: 2
     rs2_b3_val == 191: 2
     rs2_b3_val == 223: 2
     rs2_b3_val == 239: 1
     rs2_b3_val == 247: 2
     rs2_b3_val == 251: 1
     rs2_b3_val == 253: 4
     rs2_b3_val == 254: 3
     rs2_b3_val == 128: 1
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 1
     rs2_b3_val == 255: 2
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 1
     rs2_b2_val == 85: 3
     rs2_b2_val == 127: 2
     rs2_b2_val == 191: 2
     rs2_b2_val == 223: 2
     rs2_b2_val == 239: 2
     rs2_b2_val == 247: 4
     rs2_b2_val == 251: 2
     rs2_b2_val == 253: 1
     rs2_b2_val == 254: 4
     rs2_b2_val == 128: 4
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 3
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 3
     rs2_b2_val == 0: 2
     rs2_b1_val == 170: 1
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 2
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 4
     rs2_b1_val == 239: 2
     rs2_b1_val == 247: 3
     rs2_b1_val == 251: 3
     rs2_b1_val == 253: 1
     rs2_b1_val == 254: 2
     rs2_b1_val == 128: 3
     rs2_b1_val == 64: 2
     rs2_b1_val == 32: 3
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 5
     rs2_b1_val == 1: 2
     rs2_b1_val == 255: 2
     rs2_b1_val == 0: 2
     rs2_b0_val == 170: 1
     rs2_b0_val == 85: 3
     rs2_b0_val == 127: 1
     rs2_b0_val == 191: 3
     rs2_b0_val == 223: 1
     rs2_b0_val == 239: 2
     rs2_b0_val == 247: 3
     rs2_b0_val == 251: 4
     rs2_b0_val == 253: 2
     rs2_b0_val == 254: 2
     rs2_b0_val == 128: 3
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 4
     rs2_b0_val == 8: 3
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 3
     rs2_b0_val == 1: 1
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 5
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 3
     rs1_b3_val == 223: 3
     rs1_b3_val == 239: 3
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 3
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 4
     rs1_b3_val == 255: 4
     rs1_b3_val == 0: 3
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 5
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 3
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 2
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 2
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 3
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 3
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 5
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 3
     rs1_b1_val == 223: 3
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 4
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 4
     rs1_b1_val == 254: 3
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 3
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 3
     rs1_b0_val == 239: 4
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 6
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ucmplt16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ucmplt16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 65
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 7
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 67
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 3
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 1
     rs2_h1_val == 65023: 1
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 2
     rs2_h1_val == 65471: 3
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 1
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 3
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 2
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 4
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 3
     rs2_h0_val == 63487: 2
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 2
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 4
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 4
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 4
     rs1_h1_val == 43690: 4
     rs1_h1_val == 21845: 4
     rs1_h1_val == 32767: 4
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 4
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 3
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 4
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 2
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 4
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 2
     rs1_h0_val == 64511: 2
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 3
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 4
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 2
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ucmplt8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 60
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ucmplt8: 64
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 33
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 33
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 33
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 54
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 4
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 55
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 3
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 52
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 3
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 55
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 5
     rs2_b3_val == 170: 2
     rs2_b3_val == 85: 3
     rs2_b3_val == 127: 4
     rs2_b3_val == 191: 5
     rs2_b3_val == 223: 3
     rs2_b3_val == 239: 2
     rs2_b3_val == 247: 3
     rs2_b3_val == 251: 1
     rs2_b3_val == 253: 2
     rs2_b3_val == 254: 1
     rs2_b3_val == 128: 1
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 3
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 2
     rs2_b3_val == 255: 3
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 2
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 2
     rs2_b2_val == 191: 2
     rs2_b2_val == 223: 2
     rs2_b2_val == 239: 3
     rs2_b2_val == 247: 2
     rs2_b2_val == 251: 3
     rs2_b2_val == 253: 2
     rs2_b2_val == 254: 2
     rs2_b2_val == 128: 1
     rs2_b2_val == 64: 3
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 5
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 2
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 4
     rs2_b2_val == 0: 2
     rs2_b1_val == 170: 2
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 1
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 3
     rs2_b1_val == 239: 2
     rs2_b1_val == 247: 1
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 2
     rs2_b1_val == 254: 2
     rs2_b1_val == 128: 5
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 3
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 2
     rs2_b1_val == 255: 1
     rs2_b1_val == 0: 3
     rs2_b0_val == 170: 1
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 1
     rs2_b0_val == 191: 3
     rs2_b0_val == 223: 2
     rs2_b0_val == 239: 1
     rs2_b0_val == 247: 4
     rs2_b0_val == 251: 2
     rs2_b0_val == 253: 3
     rs2_b0_val == 254: 3
     rs2_b0_val == 128: 3
     rs2_b0_val == 64: 3
     rs2_b0_val == 32: 3
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 1
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 1
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 2
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 3
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 3
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 4
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 4
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 3
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 3
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 2
     rs1_b2_val == 239: 4
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 5
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 3
     rs1_b2_val == 0: 4
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 3
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 2
     rs1_b1_val == 254: 3
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 7
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 4
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 4
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 4
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 4
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukadd16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukadd16: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 69
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 70
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 5
     rs2_h1_val == 43690: 5
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 5
     rs2_h1_val == 49151: 3
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 2
     rs2_h1_val == 63487: 3
     rs2_h1_val == 64511: 1
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 2
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 3
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 2
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 5
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == 49151: 2
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 3
     rs2_h0_val == 64511: 2
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 2
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 3
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 2
     rs2_h0_val == 32768: 3
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 5
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 4
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 2
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 3
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 3
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 3
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 3
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 3
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 6
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 4
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 2
     rs1_h0_val == 65407: 3
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 4
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 3
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukadd64</td>
          <td class="col-result">318/318</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 187
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukadd64: 191
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 177
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 177
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 177
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val and rs1_val > 0 and rs2_val > 0: 184
     rs2_val == 9223372036854775807: 1
     rs2_val == 13835058055282163711: 2
     rs2_val == 16140901064495857663: 1
     rs2_val == 17293822569102704639: 2
     rs2_val == 17870283321406128127: 2
     rs2_val == 18158513697557839871: 2
     rs2_val == 18302628885633695743: 1
     rs2_val == 18374686479671623679: 2
     rs2_val == 18410715276690587647: 3
     rs2_val == 18428729675200069631: 4
     rs2_val == 18437736874454810623: 1
     rs2_val == 18442240474082181119: 1
     rs2_val == 18444492273895866367: 1
     rs2_val == 18445618173802708991: 2
     rs2_val == 18446181123756130303: 1
     rs2_val == 18446462598732840959: 2
     rs2_val == 18446603336221196287: 1
     rs2_val == 18446673704965373951: 2
     rs2_val == 18446708889337462783: 2
     rs2_val == 18446726481523507199: 1
     rs2_val == 18446735277616529407: 1
     rs2_val == 18446739675663040511: 3
     rs2_val == 18446741874686296063: 1
     rs2_val == 18446742974197923839: 2
     rs2_val == 18446743523953737727: 1
     rs2_val == 18446743798831644671: 4
     rs2_val == 18446743936270598143: 1
     rs2_val == 18446744004990074879: 2
     rs2_val == 18446744039349813247: 2
     rs2_val == 18446744056529682431: 2
     rs2_val == 18446744065119617023: 1
     rs2_val == 18446744069414584319: 2
     rs2_val == 18446744071562067967: 3
     rs2_val == 18446744072635809791: 1
     rs2_val == 18446744073172680703: 1
     rs2_val == 18446744073441116159: 2
     rs2_val == 18446744073575333887: 1
     rs2_val == 18446744073642442751: 3
     rs2_val == 18446744073675997183: 1
     rs2_val == 18446744073692774399: 4
     rs2_val == 18446744073701163007: 2
     rs2_val == 18446744073705357311: 1
     rs2_val == 18446744073707454463: 2
     rs2_val == 18446744073708503039: 1
     rs2_val == 18446744073709027327: 1
     rs2_val == 18446744073709289471: 1
     rs2_val == 18446744073709420543: 1
     rs2_val == 18446744073709486079: 1
     rs2_val == 18446744073709518847: 1
     rs2_val == 18446744073709535231: 1
     rs2_val == 18446744073709543423: 1
     rs2_val == 18446744073709547519: 1
     rs2_val == 18446744073709549567: 2
     rs2_val == 18446744073709550591: 1
     rs2_val == 18446744073709551103: 2
     rs2_val == 18446744073709551359: 1
     rs2_val == 18446744073709551487: 1
     rs2_val == 18446744073709551551: 1
     rs2_val == 18446744073709551583: 1
     rs2_val == 18446744073709551599: 1
     rs2_val == 18446744073709551607: 1
     rs2_val == 18446744073709551611: 1
     rs2_val == 18446744073709551613: 1
     rs2_val == 18446744073709551614: 1
     rs1_val == 9223372036854775807: 1
     rs1_val == 13835058055282163711: 1
     rs1_val == 16140901064495857663: 1
     rs1_val == 17293822569102704639: 1
     rs1_val == 17870283321406128127: 3
     rs1_val == 18158513697557839871: 1
     rs1_val == 18302628885633695743: 1
     rs1_val == 18374686479671623679: 1
     rs1_val == 18410715276690587647: 1
     rs1_val == 18428729675200069631: 2
     rs1_val == 18437736874454810623: 1
     rs1_val == 18442240474082181119: 2
     rs1_val == 18444492273895866367: 1
     rs1_val == 18445618173802708991: 1
     rs1_val == 18446181123756130303: 1
     rs1_val == 18446462598732840959: 3
     rs1_val == 18446603336221196287: 1
     rs1_val == 18446673704965373951: 2
     rs1_val == 18446708889337462783: 3
     rs1_val == 18446726481523507199: 2
     rs1_val == 18446735277616529407: 1
     rs1_val == 18446739675663040511: 2
     rs1_val == 18446741874686296063: 1
     rs1_val == 18446742974197923839: 1
     rs1_val == 18446743523953737727: 1
     rs1_val == 18446743798831644671: 2
     rs1_val == 18446743936270598143: 2
     rs1_val == 18446744004990074879: 1
     rs1_val == 18446744039349813247: 1
     rs1_val == 18446744056529682431: 1
     rs1_val == 18446744065119617023: 2
     rs1_val == 18446744069414584319: 1
     rs1_val == 18446744071562067967: 1
     rs1_val == 18446744072635809791: 1
     rs1_val == 18446744073172680703: 1
     rs1_val == 18446744073441116159: 2
     rs1_val == 18446744073575333887: 2
     rs1_val == 18446744073642442751: 1
     rs1_val == 18446744073675997183: 1
     rs1_val == 18446744073692774399: 2
     rs1_val == 18446744073701163007: 1
     rs1_val == 18446744073705357311: 2
     rs1_val == 18446744073707454463: 1
     rs1_val == 18446744073708503039: 1
     rs1_val == 18446744073709027327: 1
     rs1_val == 18446744073709289471: 2
     rs1_val == 18446744073709420543: 1
     rs1_val == 18446744073709486079: 1
     rs1_val == 18446744073709518847: 2
     rs1_val == 18446744073709535231: 1
     rs1_val == 18446744073709543423: 1
     rs1_val == 18446744073709547519: 1
     rs1_val == 18446744073709549567: 1
     rs1_val == 18446744073709550591: 3
     rs1_val == 18446744073709551103: 1
     rs1_val == 18446744073709551359: 2
     rs1_val == 18446744073709551487: 1
     rs1_val == 18446744073709551551: 3
     rs1_val == 18446744073709551583: 3
     rs1_val == 18446744073709551599: 1
     rs1_val == 18446744073709551607: 2
     rs1_val == 18446744073709551611: 1
     rs1_val == 18446744073709551613: 2
     rs1_val == 18446744073709551614: 1
     rs2_val == 9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 2
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 1
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 2
     rs2_val == 1125899906842624: 2
     rs2_val == 562949953421312: 2
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 2
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 2
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 2
     rs2_val == 17179869184: 1
     rs2_val == 8589934592: 1
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 2
     rs2_val == 536870912: 2
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 2
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 3
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 2
     rs2_val == 32768: 2
     rs2_val == 16384: 1
     rs2_val == 8192: 2
     rs2_val == 4096: 1
     rs2_val == 2048: 2
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 3
     rs2_val == 2: 2
     rs2_val == 1: 2
     rs1_val == 9223372036854775808: 2
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 2
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 2
     rs1_val == 8796093022208: 4
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 1
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 1
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 3
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 2
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 2
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 2
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 3
     rs1_val == 262144: 2
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 2
     rs1_val == 4096: 1
     rs1_val == 2048: 2
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 2
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 1
     rs1_val == 2: 1
     rs1_val == 1: 1
     rs2_val == 12297829382473034410: 1
     rs2_val == 6148914691236517205: 1
     rs1_val == 12297829382473034410: 3
     rs1_val == 6148914691236517205: 1
     rs1_val == (2**64-1): 1
     rs1_val == 0: 1
     rs1_val == rs2_val and rs1_val > 0 and rs2_val > 0: 5
     rs1_val > 0 and rs2_val > 0: 189
     rs2_val == (2**64-1): 2
     rs2_val == 0: 1
     coverage: 267/267
total_coverage: 318/318
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukadd8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 58
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukadd8: 62
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 31
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 31
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 31
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 5
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 54
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 3
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 51
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 3
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 49
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 6
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 52
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 3
     rs2_b3_val == 170: 3
     rs2_b3_val == 85: 4
     rs2_b3_val == 127: 3
     rs2_b3_val == 191: 3
     rs2_b3_val == 223: 3
     rs2_b3_val == 239: 1
     rs2_b3_val == 247: 2
     rs2_b3_val == 251: 2
     rs2_b3_val == 253: 1
     rs2_b3_val == 254: 2
     rs2_b3_val == 128: 1
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 1
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 3
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 2
     rs2_b3_val == 255: 4
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 1
     rs2_b2_val == 85: 4
     rs2_b2_val == 127: 2
     rs2_b2_val == 191: 2
     rs2_b2_val == 223: 3
     rs2_b2_val == 239: 2
     rs2_b2_val == 247: 2
     rs2_b2_val == 251: 1
     rs2_b2_val == 253: 3
     rs2_b2_val == 254: 1
     rs2_b2_val == 128: 2
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 4
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 1
     rs2_b2_val == 0: 4
     rs2_b1_val == 170: 2
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 3
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 2
     rs2_b1_val == 239: 2
     rs2_b1_val == 247: 1
     rs2_b1_val == 251: 2
     rs2_b1_val == 253: 1
     rs2_b1_val == 254: 2
     rs2_b1_val == 128: 3
     rs2_b1_val == 64: 2
     rs2_b1_val == 32: 3
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 1
     rs2_b1_val == 255: 3
     rs2_b1_val == 0: 4
     rs2_b0_val == 170: 4
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 3
     rs2_b0_val == 191: 2
     rs2_b0_val == 223: 4
     rs2_b0_val == 239: 3
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 1
     rs2_b0_val == 253: 2
     rs2_b0_val == 254: 1
     rs2_b0_val == 128: 2
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 2
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 1
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 2
     rs2_b0_val == 255: 4
     rs2_b0_val == 0: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 4
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 3
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 4
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 2
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 2
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 4
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 4
     rs1_b2_val == 254: 4
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 3
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 6
     rs1_b1_val == 170: 4
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 3
     rs1_b1_val == 239: 3
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 2
     rs1_b1_val == 254: 4
     rs1_b1_val == 128: 3
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 3
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 3
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 2
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 4
     rs1_b0_val == 2: 3
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukaddh</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukaddh: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 5
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 69
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 65
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 5
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 3
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 1
     rs2_h1_val == 65023: 1
     rs2_h1_val == 65279: 3
     rs2_h1_val == 65407: 1
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 2
     rs2_h1_val == 65533: 2
     rs2_h1_val == 65534: 5
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 2
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 2
     rs2_h0_val == 63487: 3
     rs2_h0_val == 64511: 2
     rs2_h0_val == 65023: 2
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 3
     rs2_h0_val == 65503: 4
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 2
     rs2_h0_val == 32768: 4
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 3
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 3
     rs1_h1_val == 61439: 3
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 3
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 3
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 2
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 2
     rs1_h0_val == 21845: 4
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 2
     rs1_h0_val == 64511: 3
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukaddw</td>
          <td class="col-result">240/240</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 95
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukaddw: 99
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 68
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 68
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 68
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 90
     rs1_w0_val == rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 5
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == 3221225471: 1
     rs2_w0_val == 3758096383: 1
     rs2_w0_val == 4026531839: 1
     rs2_w0_val == 4160749567: 1
     rs2_w0_val == 4227858431: 2
     rs2_w0_val == 4261412863: 2
     rs2_w0_val == 4278190079: 2
     rs2_w0_val == 4286578687: 1
     rs2_w0_val == 4290772991: 1
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 2
     rs2_w0_val == 4294443007: 2
     rs2_w0_val == 4294705151: 1
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 1
     rs2_w0_val == 4294934527: 1
     rs2_w0_val == 4294950911: 2
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 2
     rs2_w0_val == 4294966271: 2
     rs2_w0_val == 4294966783: 1
     rs2_w0_val == 4294967039: 2
     rs2_w0_val == 4294967167: 1
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 1
     rs2_w0_val == 4294967279: 2
     rs2_w0_val == 4294967287: 1
     rs2_w0_val == 4294967291: 2
     rs2_w0_val == 4294967293: 2
     rs2_w0_val == 4294967294: 1
     rs2_w0_val == 2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 2
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 2
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 2
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 2
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 2
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 4294967295: 2
     rs2_w0_val == 0: 2
     rs1_w0_val == 2863311530: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 3
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 1
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 1
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 2
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 2
     rs1_w0_val == 4294967039: 4
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 2
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 3
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 2
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 2
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 2
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 2
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 2
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 3
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 2
     coverage: 138/138
total_coverage: 240/240
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukcras16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 80
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukcras16: 84
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 53
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 53
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 53
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 74
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 73
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 3
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 3
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 3
     rs2_h1_val == 65023: 1
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 3
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 3
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 3
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 2
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 4
     rs2_h0_val == 43690: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 3
     rs2_h0_val == 65023: 2
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 2
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 2
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 4
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 3
     rs2_h0_val == 0: 4
     rs1_h1_val == 43690: 4
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 2
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 7
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 3
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 3
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 3
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 3
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 2
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 4
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 2
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 2
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 3
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 4
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 4
     rs1_h0_val == 65535: 4
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukcrsa16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 82
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukcrsa16: 86
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 55
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 55
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 55
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 4
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 76
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 5
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 75
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 5
     rs2_h1_val == 43690: 4
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 2
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 3
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 2
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 3
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 1
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 3
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 2
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 4
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 3
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 3
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 2
     rs2_h0_val == 57343: 3
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 3
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 4
     rs2_h0_val == 65527: 5
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 2
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 5
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 3
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 2
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 3
     rs1_h1_val == 63487: 3
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 4
     rs1_h1_val == 65503: 4
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 3
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 5
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 2
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 2
     rs1_h0_val == 64511: 2
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 3
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 4
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 2
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukmar64</td>
          <td class="col-result">223/223</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 97
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukmar64: 101
     coverage: 1/1
rd:
     x10: 1
     x12: 3
     x14: 2
     x16: 3
     x18: 5
     x2: 1
     x20: 3
     x22: 2
     x24: 2
     x26: 2
     x28: 2
     x30: 70
     x4: 1
     x6: 2
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 70
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 70
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 3
     rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 94
     rs1_w0_val == rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 3
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == 3221225471: 2
     rs2_w0_val == 3758096383: 1
     rs2_w0_val == 4026531839: 2
     rs2_w0_val == 4160749567: 2
     rs2_w0_val == 4227858431: 3
     rs2_w0_val == 4261412863: 2
     rs2_w0_val == 4278190079: 1
     rs2_w0_val == 4286578687: 2
     rs2_w0_val == 4290772991: 1
     rs2_w0_val == 4292870143: 2
     rs2_w0_val == 4293918719: 1
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 1
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 2
     rs2_w0_val == 4294934527: 1
     rs2_w0_val == 4294950911: 1
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 1
     rs2_w0_val == 4294966271: 1
     rs2_w0_val == 4294966783: 2
     rs2_w0_val == 4294967039: 2
     rs2_w0_val == 4294967167: 3
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 1
     rs2_w0_val == 4294967279: 1
     rs2_w0_val == 4294967287: 1
     rs2_w0_val == 4294967291: 1
     rs2_w0_val == 4294967293: 1
     rs2_w0_val == 4294967294: 2
     rs2_w0_val == 2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 2
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 2
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 3
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 2
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 2
     rs2_w0_val == 2: 3
     rs2_w0_val == 1: 1
     rs2_w0_val == 4294967295: 1
     rs2_w0_val == 0: 2
     rs1_w0_val == 2863311530: 4
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 3
     rs1_w0_val == 4026531839: 1
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 2
     rs1_w0_val == 4290772991: 1
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 1
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 2
     rs1_w0_val == 4294836223: 2
     rs1_w0_val == 4294901759: 1
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 2
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 2
     rs1_w0_val == 4294967279: 2
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 2
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 2
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 2
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 2
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 2
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 1
     coverage: 138/138
total_coverage: 223/223
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukmsr64</td>
          <td class="col-result">223/223</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 94
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukmsr64: 98
     coverage: 1/1
rd:
     x10: 1
     x12: 2
     x14: 3
     x16: 1
     x18: 2
     x2: 1
     x20: 1
     x22: 3
     x24: 2
     x26: 4
     x28: 3
     x30: 70
     x4: 3
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 67
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 67
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 3
     rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 88
     rs1_w0_val == rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 3
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == 3221225471: 3
     rs2_w0_val == 3758096383: 1
     rs2_w0_val == 4026531839: 1
     rs2_w0_val == 4160749567: 1
     rs2_w0_val == 4227858431: 1
     rs2_w0_val == 4261412863: 1
     rs2_w0_val == 4278190079: 1
     rs2_w0_val == 4286578687: 2
     rs2_w0_val == 4290772991: 2
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 2
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 1
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 2
     rs2_w0_val == 4294934527: 2
     rs2_w0_val == 4294950911: 1
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 3
     rs2_w0_val == 4294966271: 1
     rs2_w0_val == 4294966783: 1
     rs2_w0_val == 4294967039: 1
     rs2_w0_val == 4294967167: 1
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 1
     rs2_w0_val == 4294967279: 1
     rs2_w0_val == 4294967287: 1
     rs2_w0_val == 4294967291: 1
     rs2_w0_val == 4294967293: 2
     rs2_w0_val == 4294967294: 1
     rs2_w0_val == 2147483648: 1
     rs2_w0_val == 1073741824: 2
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 2
     rs2_w0_val == 131072: 2
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 2
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 2
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 2
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 3
     rs2_w0_val == 1: 1
     rs2_w0_val == 4294967295: 1
     rs2_w0_val == 0: 4
     rs1_w0_val == 2863311530: 3
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 1
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 2
     rs1_w0_val == 4290772991: 2
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 3
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 1
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 2
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 1
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 2
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 2
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 2
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 2
     coverage: 138/138
total_coverage: 223/223
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukstas16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukstas16: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 5
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 73
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 67
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 7
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 2
     rs2_h1_val == 63487: 3
     rs2_h1_val == 64511: 5
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 3
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 2
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 3
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 1
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 3
     rs2_h0_val == 49151: 2
     rs2_h0_val == 57343: 2
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 2
     rs2_h0_val == 65279: 3
     rs2_h0_val == 65407: 3
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 3
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 4
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 3
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 5
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 4
     rs1_h1_val == 61439: 3
     rs1_h1_val == 63487: 3
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 4
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 3
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 3
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 2
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 2
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 2
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 3
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 3
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 5
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ukstsa16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 72
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ukstsa16: 76
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 45
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 45
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 45
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 66
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 67
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 2
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 3
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 2
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 4
     rs2_h0_val == 43690: 4
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 2
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 2
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 2
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 2
     rs2_h0_val == 65503: 2
     rs2_h0_val == 65519: 3
     rs2_h0_val == 65527: 3
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 2
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 2
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 4
     rs1_h1_val == 4: 4
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 4
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 2
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 2
     rs1_h0_val == 64511: 2
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 2
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 4
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 3
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 3
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 3
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uksub16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 79
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uksub16: 83
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 52
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 52
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 52
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 4
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 74
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 70
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 7
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 2
     rs2_h1_val == 61439: 3
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 2
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 3
     rs2_h1_val == 32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 4
     rs2_h0_val == 43690: 5
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 2
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 2
     rs2_h0_val == 64511: 3
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 5
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 2
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 2
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 2
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 3
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 3
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 3
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 3
     rs1_h1_val == 2048: 3
     rs1_h1_val == 1024: 4
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 4
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 4
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 2
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 2
     rs1_h0_val == 49151: 3
     rs1_h0_val == 57343: 2
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 2
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 3
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 3
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 4
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 4
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 3
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uksub64</td>
          <td class="col-result">318/318</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 183
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uksub64: 187
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 173
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 173
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 173
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val and rs1_val > 0 and rs2_val > 0: 181
     rs2_val == 9223372036854775807: 1
     rs2_val == 13835058055282163711: 1
     rs2_val == 16140901064495857663: 1
     rs2_val == 17293822569102704639: 2
     rs2_val == 17870283321406128127: 1
     rs2_val == 18158513697557839871: 2
     rs2_val == 18302628885633695743: 1
     rs2_val == 18374686479671623679: 1
     rs2_val == 18410715276690587647: 3
     rs2_val == 18428729675200069631: 3
     rs2_val == 18437736874454810623: 2
     rs2_val == 18442240474082181119: 1
     rs2_val == 18444492273895866367: 1
     rs2_val == 18445618173802708991: 1
     rs2_val == 18446181123756130303: 1
     rs2_val == 18446462598732840959: 3
     rs2_val == 18446603336221196287: 2
     rs2_val == 18446673704965373951: 3
     rs2_val == 18446708889337462783: 2
     rs2_val == 18446726481523507199: 2
     rs2_val == 18446735277616529407: 2
     rs2_val == 18446739675663040511: 1
     rs2_val == 18446741874686296063: 1
     rs2_val == 18446742974197923839: 1
     rs2_val == 18446743523953737727: 1
     rs2_val == 18446743798831644671: 1
     rs2_val == 18446743936270598143: 1
     rs2_val == 18446744004990074879: 1
     rs2_val == 18446744039349813247: 2
     rs2_val == 18446744056529682431: 1
     rs2_val == 18446744065119617023: 2
     rs2_val == 18446744069414584319: 1
     rs2_val == 18446744071562067967: 2
     rs2_val == 18446744072635809791: 2
     rs2_val == 18446744073172680703: 2
     rs2_val == 18446744073441116159: 1
     rs2_val == 18446744073575333887: 2
     rs2_val == 18446744073642442751: 1
     rs2_val == 18446744073675997183: 3
     rs2_val == 18446744073692774399: 1
     rs2_val == 18446744073701163007: 2
     rs2_val == 18446744073705357311: 1
     rs2_val == 18446744073707454463: 2
     rs2_val == 18446744073708503039: 1
     rs2_val == 18446744073709027327: 1
     rs2_val == 18446744073709289471: 2
     rs2_val == 18446744073709420543: 2
     rs2_val == 18446744073709486079: 2
     rs2_val == 18446744073709518847: 1
     rs2_val == 18446744073709535231: 1
     rs2_val == 18446744073709543423: 1
     rs2_val == 18446744073709547519: 2
     rs2_val == 18446744073709549567: 1
     rs2_val == 18446744073709550591: 1
     rs2_val == 18446744073709551103: 2
     rs2_val == 18446744073709551359: 1
     rs2_val == 18446744073709551487: 2
     rs2_val == 18446744073709551551: 1
     rs2_val == 18446744073709551583: 1
     rs2_val == 18446744073709551599: 1
     rs2_val == 18446744073709551607: 2
     rs2_val == 18446744073709551611: 1
     rs2_val == 18446744073709551613: 1
     rs2_val == 18446744073709551614: 1
     rs1_val == 9223372036854775807: 1
     rs1_val == 13835058055282163711: 1
     rs1_val == 16140901064495857663: 1
     rs1_val == 17293822569102704639: 1
     rs1_val == 17870283321406128127: 1
     rs1_val == 18158513697557839871: 1
     rs1_val == 18302628885633695743: 2
     rs1_val == 18374686479671623679: 1
     rs1_val == 18410715276690587647: 1
     rs1_val == 18428729675200069631: 2
     rs1_val == 18437736874454810623: 1
     rs1_val == 18442240474082181119: 3
     rs1_val == 18444492273895866367: 1
     rs1_val == 18445618173802708991: 1
     rs1_val == 18446181123756130303: 1
     rs1_val == 18446462598732840959: 2
     rs1_val == 18446603336221196287: 1
     rs1_val == 18446673704965373951: 1
     rs1_val == 18446708889337462783: 1
     rs1_val == 18446726481523507199: 1
     rs1_val == 18446735277616529407: 1
     rs1_val == 18446739675663040511: 1
     rs1_val == 18446741874686296063: 3
     rs1_val == 18446742974197923839: 1
     rs1_val == 18446743523953737727: 2
     rs1_val == 18446743798831644671: 1
     rs1_val == 18446743936270598143: 1
     rs1_val == 18446744004990074879: 1
     rs1_val == 18446744039349813247: 1
     rs1_val == 18446744056529682431: 1
     rs1_val == 18446744065119617023: 2
     rs1_val == 18446744069414584319: 2
     rs1_val == 18446744071562067967: 2
     rs1_val == 18446744072635809791: 4
     rs1_val == 18446744073172680703: 1
     rs1_val == 18446744073441116159: 2
     rs1_val == 18446744073575333887: 1
     rs1_val == 18446744073642442751: 1
     rs1_val == 18446744073675997183: 1
     rs1_val == 18446744073692774399: 1
     rs1_val == 18446744073701163007: 1
     rs1_val == 18446744073705357311: 1
     rs1_val == 18446744073707454463: 2
     rs1_val == 18446744073708503039: 1
     rs1_val == 18446744073709027327: 2
     rs1_val == 18446744073709289471: 1
     rs1_val == 18446744073709420543: 2
     rs1_val == 18446744073709486079: 1
     rs1_val == 18446744073709518847: 4
     rs1_val == 18446744073709535231: 1
     rs1_val == 18446744073709543423: 1
     rs1_val == 18446744073709547519: 1
     rs1_val == 18446744073709549567: 2
     rs1_val == 18446744073709550591: 2
     rs1_val == 18446744073709551103: 1
     rs1_val == 18446744073709551359: 1
     rs1_val == 18446744073709551487: 1
     rs1_val == 18446744073709551551: 1
     rs1_val == 18446744073709551583: 2
     rs1_val == 18446744073709551599: 1
     rs1_val == 18446744073709551607: 2
     rs1_val == 18446744073709551611: 1
     rs1_val == 18446744073709551613: 3
     rs1_val == 18446744073709551614: 3
     rs2_val == 9223372036854775808: 1
     rs2_val == 4611686018427387904: 1
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 1
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 1
     rs2_val == 18014398509481984: 2
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 2
     rs2_val == 1125899906842624: 1
     rs2_val == 562949953421312: 2
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 2
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 1
     rs2_val == 68719476736: 2
     rs2_val == 34359738368: 2
     rs2_val == 17179869184: 2
     rs2_val == 8589934592: 1
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 1
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 2
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 1
     rs2_val == 16777216: 2
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 2
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 2
     rs2_val == 2048: 2
     rs2_val == 1024: 1
     rs2_val == 512: 2
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 2
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_val == 9223372036854775808: 2
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 3
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 1
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 2
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 1
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 3
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 1
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 1
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 1
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 4
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 3
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 2
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 1
     rs1_val == 512: 2
     rs1_val == 256: 2
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 2
     rs1_val == 2: 1
     rs1_val == 1: 1
     rs2_val == 12297829382473034410: 1
     rs2_val == 6148914691236517205: 2
     rs1_val == 12297829382473034410: 1
     rs1_val == 6148914691236517205: 1
     rs1_val == (2**64-1): 2
     rs1_val == 0: 1
     rs1_val == rs2_val and rs1_val > 0 and rs2_val > 0: 3
     rs1_val > 0 and rs2_val > 0: 184
     rs2_val == (2**64-1): 2
     rs2_val == 0: 2
     coverage: 267/267
total_coverage: 318/318
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uksub8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 59
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uksub8: 63
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 32
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 32
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 32
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 51
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 6
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 53
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 5
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 49
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 5
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 52
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 5
     rs2_b3_val == 170: 3
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 2
     rs2_b3_val == 191: 1
     rs2_b3_val == 223: 3
     rs2_b3_val == 239: 2
     rs2_b3_val == 247: 3
     rs2_b3_val == 251: 1
     rs2_b3_val == 253: 1
     rs2_b3_val == 254: 1
     rs2_b3_val == 128: 1
     rs2_b3_val == 64: 3
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 3
     rs2_b3_val == 255: 1
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 3
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 1
     rs2_b2_val == 191: 3
     rs2_b2_val == 223: 1
     rs2_b2_val == 239: 3
     rs2_b2_val == 247: 1
     rs2_b2_val == 251: 1
     rs2_b2_val == 253: 2
     rs2_b2_val == 254: 2
     rs2_b2_val == 128: 2
     rs2_b2_val == 64: 3
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 3
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 2
     rs2_b2_val == 0: 2
     rs2_b1_val == 170: 1
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 3
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 2
     rs2_b1_val == 239: 3
     rs2_b1_val == 247: 1
     rs2_b1_val == 251: 3
     rs2_b1_val == 253: 1
     rs2_b1_val == 254: 1
     rs2_b1_val == 128: 3
     rs2_b1_val == 64: 2
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 1
     rs2_b1_val == 255: 5
     rs2_b1_val == 0: 6
     rs2_b0_val == 170: 1
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 2
     rs2_b0_val == 191: 1
     rs2_b0_val == 223: 2
     rs2_b0_val == 239: 3
     rs2_b0_val == 247: 4
     rs2_b0_val == 251: 2
     rs2_b0_val == 253: 3
     rs2_b0_val == 254: 4
     rs2_b0_val == 128: 1
     rs2_b0_val == 64: 3
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 2
     rs2_b0_val == 255: 5
     rs2_b0_val == 0: 3
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 3
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 3
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 4
     rs1_b3_val == 4: 4
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 3
     rs1_b2_val == 170: 3
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 3
     rs1_b2_val == 223: 3
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 3
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 4
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 2
     rs1_b2_val == 0: 3
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 4
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 3
     rs1_b1_val == 239: 3
     rs1_b1_val == 247: 3
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 4
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 3
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 3
     rs1_b0_val == 253: 3
     rs1_b0_val == 254: 3
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 3
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uksubh</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uksubh: 82
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 51
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 51
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 5
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 74
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 67
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 7
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 3
     rs2_h1_val == 57343: 2
     rs2_h1_val == 61439: 2
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 1
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 2
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 4
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 4
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 4
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 4
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 3
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 3
     rs2_h0_val == 57343: 4
     rs2_h0_val == 61439: 2
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 2
     rs2_h0_val == 65023: 2
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 3
     rs2_h0_val == 65531: 4
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 3
     rs2_h0_val == 64: 5
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 3
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 4
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 3
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 4
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 2
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 3
     rs1_h0_val == 63487: 3
     rs1_h0_val == 64511: 2
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 4
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 3
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 4
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 7
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uksubw</td>
          <td class="col-result">240/240</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
   - check ISA:=regex(.*Zicsr.*); def pext_check_vxsat_ov=True
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 102
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uksubw: 106
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 75
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 75
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 75
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 97
     rs1_w0_val == rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 3
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == 3221225471: 4
     rs2_w0_val == 3758096383: 2
     rs2_w0_val == 4026531839: 1
     rs2_w0_val == 4160749567: 2
     rs2_w0_val == 4227858431: 1
     rs2_w0_val == 4261412863: 1
     rs2_w0_val == 4278190079: 3
     rs2_w0_val == 4286578687: 1
     rs2_w0_val == 4290772991: 1
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 4
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 1
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 3
     rs2_w0_val == 4294934527: 1
     rs2_w0_val == 4294950911: 2
     rs2_w0_val == 4294959103: 2
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 1
     rs2_w0_val == 4294966271: 1
     rs2_w0_val == 4294966783: 1
     rs2_w0_val == 4294967039: 3
     rs2_w0_val == 4294967167: 1
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 1
     rs2_w0_val == 4294967279: 2
     rs2_w0_val == 4294967287: 1
     rs2_w0_val == 4294967291: 1
     rs2_w0_val == 4294967293: 3
     rs2_w0_val == 4294967294: 1
     rs2_w0_val == 2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 3
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 2
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 1
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 3
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 3
     rs2_w0_val == 1: 1
     rs2_w0_val == 4294967295: 1
     rs2_w0_val == 0: 4
     rs1_w0_val == 2863311530: 3
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == 3221225471: 3
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 1
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 3
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 1
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 4
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 3
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 2
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 2
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 1
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 2
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 3
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 2
     rs1_w0_val == 16384: 2
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 2
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 3
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 3
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 1
     coverage: 138/138
total_coverage: 240/240
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umaqa</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 62
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umaqa: 66
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 35
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 35
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 35
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 58
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 4
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 54
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 6
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 58
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 4
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 57
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 4
     rs2_b3_val == 170: 3
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 1
     rs2_b3_val == 191: 2
     rs2_b3_val == 223: 1
     rs2_b3_val == 239: 2
     rs2_b3_val == 247: 1
     rs2_b3_val == 251: 1
     rs2_b3_val == 253: 3
     rs2_b3_val == 254: 4
     rs2_b3_val == 128: 3
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 1
     rs2_b3_val == 4: 5
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 2
     rs2_b3_val == 255: 3
     rs2_b3_val == 0: 2
     rs2_b2_val == 170: 3
     rs2_b2_val == 85: 6
     rs2_b2_val == 127: 1
     rs2_b2_val == 191: 2
     rs2_b2_val == 223: 1
     rs2_b2_val == 239: 3
     rs2_b2_val == 247: 1
     rs2_b2_val == 251: 3
     rs2_b2_val == 253: 1
     rs2_b2_val == 254: 3
     rs2_b2_val == 128: 1
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 4
     rs2_b2_val == 2: 2
     rs2_b2_val == 1: 5
     rs2_b2_val == 255: 1
     rs2_b2_val == 0: 3
     rs2_b1_val == 170: 1
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 1
     rs2_b1_val == 191: 3
     rs2_b1_val == 223: 1
     rs2_b1_val == 239: 2
     rs2_b1_val == 247: 1
     rs2_b1_val == 251: 3
     rs2_b1_val == 253: 3
     rs2_b1_val == 254: 2
     rs2_b1_val == 128: 1
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 2
     rs2_b1_val == 16: 3
     rs2_b1_val == 8: 6
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 4
     rs2_b1_val == 1: 1
     rs2_b1_val == 255: 2
     rs2_b1_val == 0: 2
     rs2_b0_val == 170: 3
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 1
     rs2_b0_val == 191: 1
     rs2_b0_val == 223: 1
     rs2_b0_val == 239: 1
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 1
     rs2_b0_val == 253: 2
     rs2_b0_val == 254: 2
     rs2_b0_val == 128: 6
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 1
     rs2_b0_val == 255: 4
     rs2_b0_val == 0: 2
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 2
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 4
     rs1_b3_val == 64: 4
     rs1_b3_val == 32: 5
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 5
     rs1_b3_val == 4: 4
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 4
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 3
     rs1_b2_val == 253: 2
     rs1_b2_val == 254: 2
     rs1_b2_val == 128: 5
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 3
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 4
     rs1_b2_val == 255: 2
     rs1_b2_val == 0: 3
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 2
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 5
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 5
     rs1_b0_val == 85: 3
     rs1_b0_val == 127: 3
     rs1_b0_val == 191: 4
     rs1_b0_val == 223: 4
     rs1_b0_val == 239: 3
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 2
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 4
     rs1_b0_val == 64: 3
     rs1_b0_val == 32: 4
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 2
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umar64</td>
          <td class="col-result">223/223</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 95
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umar64: 99
     coverage: 1/1
rd:
     x10: 1
     x12: 3
     x14: 1
     x16: 2
     x18: 3
     x2: 3
     x20: 4
     x22: 2
     x24: 2
     x26: 3
     x28: 1
     x30: 68
     x4: 3
     x6: 1
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 68
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 68
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 4
     rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 89
     rs1_w0_val == rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 3
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 1
     rs2_w0_val == 3221225471: 1
     rs2_w0_val == 3758096383: 2
     rs2_w0_val == 4026531839: 1
     rs2_w0_val == 4160749567: 2
     rs2_w0_val == 4227858431: 1
     rs2_w0_val == 4261412863: 1
     rs2_w0_val == 4278190079: 1
     rs2_w0_val == 4286578687: 1
     rs2_w0_val == 4290772991: 1
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 1
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 4
     rs2_w0_val == 4294836223: 2
     rs2_w0_val == 4294901759: 1
     rs2_w0_val == 4294934527: 2
     rs2_w0_val == 4294950911: 1
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 2
     rs2_w0_val == 4294965247: 1
     rs2_w0_val == 4294966271: 1
     rs2_w0_val == 4294966783: 2
     rs2_w0_val == 4294967039: 2
     rs2_w0_val == 4294967167: 1
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 1
     rs2_w0_val == 4294967279: 2
     rs2_w0_val == 4294967287: 1
     rs2_w0_val == 4294967291: 2
     rs2_w0_val == 4294967293: 1
     rs2_w0_val == 4294967294: 1
     rs2_w0_val == 2147483648: 2
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 1
     rs2_w0_val == 134217728: 2
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 2
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 2
     rs2_w0_val == 131072: 2
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 2
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 2
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 1
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 2
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 2
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 4294967295: 1
     rs2_w0_val == 0: 3
     rs1_w0_val == 2863311530: 3
     rs1_w0_val == 1431655765: 2
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 2
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 1
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 2
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 4
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 1
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 2
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 3
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 2
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 3
     rs1_w0_val == 131072: 3
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 2
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 3
     rs1_w0_val == 1: 2
     rs1_w0_val == 4294967295: 2
     coverage: 138/138
total_coverage: 223/223
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umax16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umax16: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 73
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 72
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 3
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 3
     rs2_h1_val == 61439: 3
     rs2_h1_val == 63487: 1
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 4
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 2
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 2
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 3
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 3
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 4
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 1
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 2
     rs2_h0_val == 63487: 2
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 2
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 2
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 3
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 3
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 4
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 3
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 2
     rs2_h0_val == 0: 3
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 2
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 3
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 3
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 4
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 3
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 5
     rs1_h0_val == 32768: 3
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 4
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 2
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umax8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 63
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umax8: 67
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 36
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 36
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 36
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 56
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 5
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 58
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 4
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 59
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 3
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 58
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 5
     rs2_b3_val == 170: 1
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 1
     rs2_b3_val == 191: 1
     rs2_b3_val == 223: 1
     rs2_b3_val == 239: 2
     rs2_b3_val == 247: 3
     rs2_b3_val == 251: 2
     rs2_b3_val == 253: 4
     rs2_b3_val == 254: 3
     rs2_b3_val == 128: 2
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 4
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 4
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 1
     rs2_b3_val == 255: 4
     rs2_b3_val == 0: 4
     rs2_b2_val == 170: 1
     rs2_b2_val == 85: 5
     rs2_b2_val == 127: 2
     rs2_b2_val == 191: 4
     rs2_b2_val == 223: 1
     rs2_b2_val == 239: 2
     rs2_b2_val == 247: 2
     rs2_b2_val == 251: 1
     rs2_b2_val == 253: 2
     rs2_b2_val == 254: 1
     rs2_b2_val == 128: 5
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 2
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 1
     rs2_b2_val == 0: 2
     rs2_b1_val == 170: 2
     rs2_b1_val == 85: 5
     rs2_b1_val == 127: 1
     rs2_b1_val == 191: 3
     rs2_b1_val == 223: 1
     rs2_b1_val == 239: 1
     rs2_b1_val == 247: 2
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 2
     rs2_b1_val == 254: 3
     rs2_b1_val == 128: 1
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 4
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 1
     rs2_b1_val == 255: 2
     rs2_b1_val == 0: 3
     rs2_b0_val == 170: 2
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 2
     rs2_b0_val == 191: 4
     rs2_b0_val == 223: 3
     rs2_b0_val == 239: 2
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 1
     rs2_b0_val == 253: 4
     rs2_b0_val == 254: 2
     rs2_b0_val == 128: 2
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 4
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 6
     rs2_b0_val == 1: 1
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 2
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 5
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 3
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 3
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 3
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 3
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 2
     rs1_b2_val == 223: 4
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 2
     rs1_b2_val == 254: 4
     rs1_b2_val == 128: 4
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 5
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 3
     rs1_b2_val == 0: 3
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 2
     rs1_b1_val == 239: 3
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 3
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 3
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 2
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 4
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 2
     rs1_b0_val == 223: 3
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 4
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 4
     rs1_b0_val == 2: 6
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umin16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 80
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umin16: 84
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 53
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 53
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 53
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 76
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 71
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 5
     rs2_h1_val == 43690: 3
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 2
     rs2_h1_val == 61439: 2
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 3
     rs2_h1_val == 65023: 3
     rs2_h1_val == 65279: 3
     rs2_h1_val == 65407: 1
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 1
     rs2_h1_val == 65527: 3
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 2
     rs2_h1_val == 65534: 4
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 2
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 3
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 3
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 3
     rs2_h0_val == 65471: 3
     rs2_h0_val == 65503: 4
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 5
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 2
     rs2_h0_val == 0: 5
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 3
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 4
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 2
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 4
     rs1_h0_val == 61439: 4
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 3
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 3
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 4
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 4
     rs1_h0_val == 65535: 2
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umin8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 62
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umin8: 66
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 35
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 35
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 35
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 56
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 5
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 56
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 6
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 54
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 4
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 56
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 4
     rs2_b3_val == 170: 3
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 2
     rs2_b3_val == 191: 1
     rs2_b3_val == 223: 3
     rs2_b3_val == 239: 2
     rs2_b3_val == 247: 1
     rs2_b3_val == 251: 5
     rs2_b3_val == 253: 2
     rs2_b3_val == 254: 5
     rs2_b3_val == 128: 3
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 7
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 4
     rs2_b3_val == 255: 2
     rs2_b3_val == 0: 2
     rs2_b2_val == 170: 6
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 1
     rs2_b2_val == 191: 2
     rs2_b2_val == 223: 1
     rs2_b2_val == 239: 2
     rs2_b2_val == 247: 2
     rs2_b2_val == 251: 1
     rs2_b2_val == 253: 2
     rs2_b2_val == 254: 2
     rs2_b2_val == 128: 1
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 3
     rs2_b2_val == 1: 5
     rs2_b2_val == 255: 4
     rs2_b2_val == 0: 2
     rs2_b1_val == 170: 1
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 1
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 2
     rs2_b1_val == 239: 5
     rs2_b1_val == 247: 2
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 1
     rs2_b1_val == 254: 2
     rs2_b1_val == 128: 1
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 4
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 1
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 4
     rs2_b1_val == 255: 2
     rs2_b1_val == 0: 4
     rs2_b0_val == 170: 2
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 1
     rs2_b0_val == 191: 2
     rs2_b0_val == 223: 1
     rs2_b0_val == 239: 2
     rs2_b0_val == 247: 2
     rs2_b0_val == 251: 1
     rs2_b0_val == 253: 4
     rs2_b0_val == 254: 2
     rs2_b0_val == 128: 2
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 2
     rs2_b0_val == 1: 4
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 3
     rs1_b3_val == 170: 3
     rs1_b3_val == 85: 3
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 3
     rs1_b3_val == 223: 3
     rs1_b3_val == 239: 4
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 4
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 4
     rs1_b3_val == 255: 4
     rs1_b3_val == 0: 3
     rs1_b2_val == 170: 5
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 2
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 2
     rs1_b2_val == 247: 3
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 3
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 3
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 4
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 3
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 3
     rs1_b1_val == 223: 2
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 5
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 4
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 3
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 4
     rs1_b1_val == 2: 3
     rs1_b1_val == 1: 2
     rs1_b1_val == 255: 3
     rs1_b1_val == 0: 4
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 3
     rs1_b0_val == 191: 3
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 5
     rs1_b0_val == 253: 5
     rs1_b0_val == 254: 3
     rs1_b0_val == 128: 2
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 2
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umsr64</td>
          <td class="col-result">223/223</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 96
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umsr64: 100
     coverage: 1/1
rd:
     x10: 2
     x12: 2
     x14: 2
     x16: 1
     x18: 4
     x2: 5
     x20: 2
     x22: 1
     x24: 1
     x26: 4
     x28: 1
     x30: 69
     x4: 2
     x6: 3
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 69
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 69
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 91
     rs1_w0_val == rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0: 5
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 2
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == 3221225471: 1
     rs2_w0_val == 3758096383: 2
     rs2_w0_val == 4026531839: 1
     rs2_w0_val == 4160749567: 1
     rs2_w0_val == 4227858431: 1
     rs2_w0_val == 4261412863: 2
     rs2_w0_val == 4278190079: 3
     rs2_w0_val == 4286578687: 1
     rs2_w0_val == 4290772991: 1
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 2
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 2
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 1
     rs2_w0_val == 4294934527: 1
     rs2_w0_val == 4294950911: 1
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 3
     rs2_w0_val == 4294966271: 2
     rs2_w0_val == 4294966783: 1
     rs2_w0_val == 4294967039: 2
     rs2_w0_val == 4294967167: 1
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 2
     rs2_w0_val == 4294967279: 1
     rs2_w0_val == 4294967287: 2
     rs2_w0_val == 4294967291: 1
     rs2_w0_val == 4294967293: 1
     rs2_w0_val == 4294967294: 1
     rs2_w0_val == 2147483648: 1
     rs2_w0_val == 1073741824: 3
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 2
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 2
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 2
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 2
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 1
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 2
     rs2_w0_val == 4294967295: 1
     rs2_w0_val == 0: 2
     rs1_w0_val == 2863311530: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 1
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 4
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 2
     rs1_w0_val == 4290772991: 2
     rs1_w0_val == 4292870143: 2
     rs1_w0_val == 4293918719: 1
     rs1_w0_val == 4294443007: 2
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 2
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 2
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 3
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 2
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 2
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 2
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 2
     rs1_w0_val == 32: 1
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 4294967295: 1
     coverage: 138/138
total_coverage: 223/223
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umul16</td>
          <td class="col-result">233/233</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 78
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umul16: 82
     coverage: 1/1
rd:
     x10: 2
     x12: 2
     x14: 3
     x16: 2
     x18: 2
     x2: 1
     x20: 2
     x22: 2
     x24: 4
     x26: 2
     x28: 3
     x30: 52
     x4: 1
     x6: 3
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 51
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 51
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 75
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 73
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 5
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 3
     rs2_h1_val == 49151: 3
     rs2_h1_val == 57343: 3
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 1
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 3
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 2
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 5
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 3
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 2
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 3
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 3
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 3
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 2
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 4
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 3
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 5
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 65535: 3
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 3
     rs1_h0_val == 21845: 2
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 2
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 4
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 1
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 3
     coverage: 148/148
total_coverage: 233/233
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umul8</td>
          <td class="col-result">253/253</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 62
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umul8: 66
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 4
     x16: 2
     x18: 5
     x2: 2
     x20: 1
     x22: 3
     x24: 3
     x26: 2
     x28: 2
     x30: 36
     x4: 1
     x6: 2
     x8: 1
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 35
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 35
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 4
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 58
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 4
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 52
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 7
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 55
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 5
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 58
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 3
     rs2_b3_val == 170: 1
     rs2_b3_val == 85: 2
     rs2_b3_val == 127: 3
     rs2_b3_val == 191: 3
     rs2_b3_val == 223: 1
     rs2_b3_val == 239: 2
     rs2_b3_val == 247: 2
     rs2_b3_val == 251: 4
     rs2_b3_val == 253: 4
     rs2_b3_val == 254: 1
     rs2_b3_val == 128: 1
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 3
     rs2_b3_val == 8: 3
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 4
     rs2_b3_val == 255: 2
     rs2_b3_val == 0: 2
     rs2_b2_val == 170: 2
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 2
     rs2_b2_val == 191: 3
     rs2_b2_val == 223: 3
     rs2_b2_val == 239: 2
     rs2_b2_val == 247: 1
     rs2_b2_val == 251: 2
     rs2_b2_val == 253: 1
     rs2_b2_val == 254: 3
     rs2_b2_val == 128: 2
     rs2_b2_val == 64: 4
     rs2_b2_val == 32: 2
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 5
     rs2_b2_val == 1: 2
     rs2_b2_val == 255: 1
     rs2_b2_val == 0: 3
     rs2_b1_val == 170: 1
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 1
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 3
     rs2_b1_val == 239: 1
     rs2_b1_val == 247: 3
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 1
     rs2_b1_val == 254: 1
     rs2_b1_val == 128: 2
     rs2_b1_val == 64: 4
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 2
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 2
     rs2_b1_val == 255: 1
     rs2_b1_val == 0: 3
     rs2_b0_val == 170: 2
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 1
     rs2_b0_val == 191: 3
     rs2_b0_val == 223: 2
     rs2_b0_val == 239: 3
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 1
     rs2_b0_val == 253: 1
     rs2_b0_val == 254: 1
     rs2_b0_val == 128: 2
     rs2_b0_val == 64: 2
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 4
     rs2_b0_val == 4: 2
     rs2_b0_val == 2: 4
     rs2_b0_val == 1: 1
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 3
     rs1_b3_val == 247: 3
     rs1_b3_val == 251: 5
     rs1_b3_val == 253: 3
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 3
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 3
     rs1_b3_val == 255: 4
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 4
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 5
     rs1_b2_val == 239: 2
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 2
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 3
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 3
     rs1_b2_val == 1: 3
     rs1_b2_val == 255: 2
     rs1_b2_val == 0: 4
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 3
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 3
     rs1_b1_val == 247: 2
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 4
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 3
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 3
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 3
     rs1_b0_val == 191: 2
     rs1_b0_val == 223: 2
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 3
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 4
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 2
     coverage: 168/168
total_coverage: 253/253
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umulx16</td>
          <td class="col-result">233/233</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umulx16: 77
     coverage: 1/1
rd:
     x10: 5
     x12: 2
     x14: 3
     x16: 1
     x18: 3
     x2: 3
     x20: 1
     x22: 1
     x24: 2
     x26: 3
     x28: 1
     x30: 46
     x4: 2
     x6: 2
     x8: 2
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 69
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 67
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 6
     rs2_h1_val == 43690: 3
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 6
     rs2_h1_val == 63487: 1
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 1
     rs2_h1_val == 65279: 3
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 4
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 1
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 2
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 3
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 3
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 1
     rs2_h1_val == 256: 5
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 2
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 4
     rs2_h0_val == 61439: 2
     rs2_h0_val == 63487: 3
     rs2_h0_val == 64511: 2
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 2
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 3
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 4
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 1
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 3
     rs1_h1_val == 49151: 3
     rs1_h1_val == 57343: 2
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 1
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 3
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 3
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 3
     rs1_h1_val == 65535: 2
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 2
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 3
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 3
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 5
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 3
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 2
     coverage: 148/148
total_coverage: 233/233
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">umulx8</td>
          <td class="col-result">253/253</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 59
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     umulx8: 63
     coverage: 1/1
rd:
     x10: 3
     x12: 2
     x14: 3
     x16: 3
     x18: 2
     x2: 1
     x20: 2
     x22: 1
     x24: 3
     x26: 2
     x28: 3
     x30: 32
     x4: 2
     x6: 1
     x8: 3
     coverage: 15/15
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 32
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 32
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 4
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 52
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 6
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 52
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 4
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 55
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 3
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 50
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 7
     rs2_b3_val == 170: 1
     rs2_b3_val == 85: 4
     rs2_b3_val == 127: 3
     rs2_b3_val == 191: 3
     rs2_b3_val == 223: 1
     rs2_b3_val == 239: 3
     rs2_b3_val == 247: 2
     rs2_b3_val == 251: 1
     rs2_b3_val == 253: 2
     rs2_b3_val == 254: 2
     rs2_b3_val == 128: 2
     rs2_b3_val == 64: 1
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 4
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 1
     rs2_b3_val == 1: 1
     rs2_b3_val == 255: 3
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 1
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 1
     rs2_b2_val == 191: 2
     rs2_b2_val == 223: 2
     rs2_b2_val == 239: 1
     rs2_b2_val == 247: 2
     rs2_b2_val == 251: 2
     rs2_b2_val == 253: 1
     rs2_b2_val == 254: 3
     rs2_b2_val == 128: 1
     rs2_b2_val == 64: 2
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 2
     rs2_b2_val == 8: 2
     rs2_b2_val == 4: 1
     rs2_b2_val == 2: 4
     rs2_b2_val == 1: 2
     rs2_b2_val == 255: 4
     rs2_b2_val == 0: 3
     rs2_b1_val == 170: 2
     rs2_b1_val == 85: 1
     rs2_b1_val == 127: 2
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 1
     rs2_b1_val == 239: 3
     rs2_b1_val == 247: 1
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 1
     rs2_b1_val == 254: 5
     rs2_b1_val == 128: 1
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 5
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 2
     rs2_b1_val == 4: 1
     rs2_b1_val == 2: 2
     rs2_b1_val == 1: 1
     rs2_b1_val == 255: 5
     rs2_b1_val == 0: 3
     rs2_b0_val == 170: 2
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 2
     rs2_b0_val == 191: 1
     rs2_b0_val == 223: 1
     rs2_b0_val == 239: 3
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 2
     rs2_b0_val == 253: 4
     rs2_b0_val == 254: 3
     rs2_b0_val == 128: 1
     rs2_b0_val == 64: 3
     rs2_b0_val == 32: 1
     rs2_b0_val == 16: 3
     rs2_b0_val == 8: 2
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 2
     rs2_b0_val == 255: 3
     rs2_b0_val == 0: 2
     rs1_b3_val == 170: 1
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 4
     rs1_b3_val == 191: 2
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 2
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 3
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 2
     rs1_b2_val == 85: 3
     rs1_b2_val == 127: 3
     rs1_b2_val == 191: 3
     rs1_b2_val == 223: 5
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 2
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 4
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 5
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 4
     rs1_b1_val == 191: 4
     rs1_b1_val == 223: 2
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 3
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 4
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 3
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 4
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 3
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 4
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 2
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 3
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 5
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 253/253
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uradd16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 77
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uradd16: 81
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 50
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 50
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 50
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 4
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 72
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 70
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 2
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 3
     rs2_h1_val == 61439: 3
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 1
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 4
     rs2_h1_val == 65407: 1
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 2
     rs2_h1_val == 32768: 4
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 3
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 4
     rs2_h1_val == 4: 5
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 1
     rs2_h0_val == 57343: 4
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 3
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 3
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 2
     rs2_h0_val == 8192: 3
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 2
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 4
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 2
     rs2_h0_val == 0: 3
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 3
     rs1_h1_val == 57343: 3
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 4
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 3
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 2
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 2
     rs1_h0_val == 65023: 2
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 2
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 3
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 3
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 2
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uradd64</td>
          <td class="col-result">318/318</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 184
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uradd64: 188
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 174
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 174
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 174
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val and rs1_val > 0 and rs2_val > 0: 181
     rs2_val == 9223372036854775807: 1
     rs2_val == 13835058055282163711: 2
     rs2_val == 16140901064495857663: 1
     rs2_val == 17293822569102704639: 2
     rs2_val == 17870283321406128127: 2
     rs2_val == 18158513697557839871: 1
     rs2_val == 18302628885633695743: 1
     rs2_val == 18374686479671623679: 1
     rs2_val == 18410715276690587647: 1
     rs2_val == 18428729675200069631: 1
     rs2_val == 18437736874454810623: 1
     rs2_val == 18442240474082181119: 1
     rs2_val == 18444492273895866367: 1
     rs2_val == 18445618173802708991: 3
     rs2_val == 18446181123756130303: 2
     rs2_val == 18446462598732840959: 2
     rs2_val == 18446603336221196287: 2
     rs2_val == 18446673704965373951: 2
     rs2_val == 18446708889337462783: 2
     rs2_val == 18446726481523507199: 1
     rs2_val == 18446735277616529407: 1
     rs2_val == 18446739675663040511: 2
     rs2_val == 18446741874686296063: 3
     rs2_val == 18446742974197923839: 3
     rs2_val == 18446743523953737727: 3
     rs2_val == 18446743798831644671: 1
     rs2_val == 18446743936270598143: 1
     rs2_val == 18446744004990074879: 1
     rs2_val == 18446744039349813247: 4
     rs2_val == 18446744056529682431: 2
     rs2_val == 18446744065119617023: 1
     rs2_val == 18446744069414584319: 3
     rs2_val == 18446744071562067967: 1
     rs2_val == 18446744072635809791: 2
     rs2_val == 18446744073172680703: 1
     rs2_val == 18446744073441116159: 1
     rs2_val == 18446744073575333887: 1
     rs2_val == 18446744073642442751: 2
     rs2_val == 18446744073675997183: 1
     rs2_val == 18446744073692774399: 1
     rs2_val == 18446744073701163007: 2
     rs2_val == 18446744073705357311: 2
     rs2_val == 18446744073707454463: 1
     rs2_val == 18446744073708503039: 1
     rs2_val == 18446744073709027327: 1
     rs2_val == 18446744073709289471: 1
     rs2_val == 18446744073709420543: 3
     rs2_val == 18446744073709486079: 1
     rs2_val == 18446744073709518847: 2
     rs2_val == 18446744073709535231: 2
     rs2_val == 18446744073709543423: 1
     rs2_val == 18446744073709547519: 1
     rs2_val == 18446744073709549567: 1
     rs2_val == 18446744073709550591: 1
     rs2_val == 18446744073709551103: 1
     rs2_val == 18446744073709551359: 1
     rs2_val == 18446744073709551487: 2
     rs2_val == 18446744073709551551: 2
     rs2_val == 18446744073709551583: 1
     rs2_val == 18446744073709551599: 1
     rs2_val == 18446744073709551607: 2
     rs2_val == 18446744073709551611: 1
     rs2_val == 18446744073709551613: 2
     rs2_val == 18446744073709551614: 1
     rs1_val == 9223372036854775807: 1
     rs1_val == 13835058055282163711: 1
     rs1_val == 16140901064495857663: 1
     rs1_val == 17293822569102704639: 1
     rs1_val == 17870283321406128127: 1
     rs1_val == 18158513697557839871: 1
     rs1_val == 18302628885633695743: 3
     rs1_val == 18374686479671623679: 2
     rs1_val == 18410715276690587647: 1
     rs1_val == 18428729675200069631: 3
     rs1_val == 18437736874454810623: 2
     rs1_val == 18442240474082181119: 1
     rs1_val == 18444492273895866367: 1
     rs1_val == 18445618173802708991: 1
     rs1_val == 18446181123756130303: 1
     rs1_val == 18446462598732840959: 1
     rs1_val == 18446603336221196287: 2
     rs1_val == 18446673704965373951: 1
     rs1_val == 18446708889337462783: 1
     rs1_val == 18446726481523507199: 1
     rs1_val == 18446735277616529407: 1
     rs1_val == 18446739675663040511: 2
     rs1_val == 18446741874686296063: 1
     rs1_val == 18446742974197923839: 1
     rs1_val == 18446743523953737727: 1
     rs1_val == 18446743798831644671: 1
     rs1_val == 18446743936270598143: 2
     rs1_val == 18446744004990074879: 1
     rs1_val == 18446744039349813247: 2
     rs1_val == 18446744056529682431: 2
     rs1_val == 18446744065119617023: 2
     rs1_val == 18446744069414584319: 1
     rs1_val == 18446744071562067967: 4
     rs1_val == 18446744072635809791: 2
     rs1_val == 18446744073172680703: 2
     rs1_val == 18446744073441116159: 1
     rs1_val == 18446744073575333887: 1
     rs1_val == 18446744073642442751: 1
     rs1_val == 18446744073675997183: 1
     rs1_val == 18446744073692774399: 1
     rs1_val == 18446744073701163007: 3
     rs1_val == 18446744073705357311: 2
     rs1_val == 18446744073707454463: 1
     rs1_val == 18446744073708503039: 1
     rs1_val == 18446744073709027327: 2
     rs1_val == 18446744073709289471: 1
     rs1_val == 18446744073709420543: 1
     rs1_val == 18446744073709486079: 1
     rs1_val == 18446744073709518847: 1
     rs1_val == 18446744073709535231: 1
     rs1_val == 18446744073709543423: 1
     rs1_val == 18446744073709547519: 1
     rs1_val == 18446744073709549567: 2
     rs1_val == 18446744073709550591: 2
     rs1_val == 18446744073709551103: 1
     rs1_val == 18446744073709551359: 2
     rs1_val == 18446744073709551487: 1
     rs1_val == 18446744073709551551: 3
     rs1_val == 18446744073709551583: 2
     rs1_val == 18446744073709551599: 1
     rs1_val == 18446744073709551607: 1
     rs1_val == 18446744073709551611: 1
     rs1_val == 18446744073709551613: 2
     rs1_val == 18446744073709551614: 1
     rs2_val == 9223372036854775808: 1
     rs2_val == 4611686018427387904: 2
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 1
     rs2_val == 576460752303423488: 1
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 1
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 1
     rs2_val == 1125899906842624: 1
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 1
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 3
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 1
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 1
     rs2_val == 17179869184: 1
     rs2_val == 8589934592: 1
     rs2_val == 4294967296: 2
     rs2_val == 2147483648: 2
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 1
     rs2_val == 16777216: 2
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 1
     rs2_val == 1048576: 2
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 2
     rs2_val == 65536: 2
     rs2_val == 32768: 1
     rs2_val == 16384: 1
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 1
     rs2_val == 1024: 1
     rs2_val == 512: 1
     rs2_val == 256: 1
     rs2_val == 128: 1
     rs2_val == 64: 1
     rs2_val == 32: 1
     rs2_val == 16: 2
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 1
     rs2_val == 1: 1
     rs1_val == 9223372036854775808: 1
     rs1_val == 4611686018427387904: 4
     rs1_val == 2305843009213693952: 1
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 1
     rs1_val == 18014398509481984: 1
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 1
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 1
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 2
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 2
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 2
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 2
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 1
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 1
     rs1_val == 1048576: 1
     rs1_val == 524288: 1
     rs1_val == 262144: 1
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 3
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 1
     rs1_val == 4: 1
     rs1_val == 2: 2
     rs1_val == 1: 2
     rs2_val == 12297829382473034410: 2
     rs2_val == 6148914691236517205: 2
     rs1_val == 12297829382473034410: 2
     rs1_val == 6148914691236517205: 1
     rs1_val == (2**64-1): 1
     rs1_val == 0: 1
     rs1_val == rs2_val and rs1_val > 0 and rs2_val > 0: 5
     rs1_val > 0 and rs2_val > 0: 186
     rs2_val == (2**64-1): 1
     rs2_val == 0: 1
     coverage: 267/267
total_coverage: 318/318
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uradd8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 58
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uradd8: 62
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 31
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 31
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 31
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 5
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 52
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 5
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 53
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 4
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 52
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 6
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 51
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 3
     rs2_b3_val == 170: 3
     rs2_b3_val == 85: 3
     rs2_b3_val == 127: 2
     rs2_b3_val == 191: 1
     rs2_b3_val == 223: 2
     rs2_b3_val == 239: 3
     rs2_b3_val == 247: 3
     rs2_b3_val == 251: 2
     rs2_b3_val == 253: 3
     rs2_b3_val == 254: 2
     rs2_b3_val == 128: 1
     rs2_b3_val == 64: 3
     rs2_b3_val == 32: 4
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 3
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 3
     rs2_b3_val == 255: 2
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 2
     rs2_b2_val == 85: 2
     rs2_b2_val == 127: 4
     rs2_b2_val == 191: 1
     rs2_b2_val == 223: 2
     rs2_b2_val == 239: 2
     rs2_b2_val == 247: 1
     rs2_b2_val == 251: 5
     rs2_b2_val == 253: 1
     rs2_b2_val == 254: 4
     rs2_b2_val == 128: 3
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 1
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 1
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 3
     rs2_b2_val == 0: 3
     rs2_b1_val == 170: 3
     rs2_b1_val == 85: 4
     rs2_b1_val == 127: 4
     rs2_b1_val == 191: 1
     rs2_b1_val == 223: 1
     rs2_b1_val == 239: 1
     rs2_b1_val == 247: 2
     rs2_b1_val == 251: 1
     rs2_b1_val == 253: 2
     rs2_b1_val == 254: 1
     rs2_b1_val == 128: 3
     rs2_b1_val == 64: 1
     rs2_b1_val == 32: 3
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 1
     rs2_b1_val == 1: 1
     rs2_b1_val == 255: 1
     rs2_b1_val == 0: 2
     rs2_b0_val == 170: 1
     rs2_b0_val == 85: 2
     rs2_b0_val == 127: 1
     rs2_b0_val == 191: 2
     rs2_b0_val == 223: 2
     rs2_b0_val == 239: 1
     rs2_b0_val == 247: 2
     rs2_b0_val == 251: 5
     rs2_b0_val == 253: 1
     rs2_b0_val == 254: 1
     rs2_b0_val == 128: 1
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 1
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 5
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 3
     rs2_b0_val == 255: 1
     rs2_b0_val == 0: 3
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 1
     rs1_b3_val == 191: 3
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 3
     rs1_b3_val == 251: 3
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 4
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 5
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 3
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 2
     rs1_b2_val == 251: 5
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 2
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 2
     rs1_b2_val == 1: 4
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 6
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 2
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 2
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 3
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 3
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 4
     rs1_b1_val == 255: 3
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 4
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 5
     rs1_b0_val == 191: 3
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 3
     rs1_b0_val == 253: 2
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 2
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 5
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">uraddw</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 96
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     uraddw: 100
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 69
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 69
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 69
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == 3221225471: 1
     rs2_w0_val == 3758096383: 1
     rs2_w0_val == 4026531839: 1
     rs2_w0_val == 4160749567: 1
     rs2_w0_val == 4227858431: 1
     rs2_w0_val == 4261412863: 2
     rs2_w0_val == 4278190079: 1
     rs2_w0_val == 4286578687: 2
     rs2_w0_val == 4290772991: 1
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 2
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 1
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 1
     rs2_w0_val == 4294934527: 2
     rs2_w0_val == 4294950911: 1
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 3
     rs2_w0_val == 4294966271: 1
     rs2_w0_val == 4294966783: 2
     rs2_w0_val == 4294967039: 2
     rs2_w0_val == 4294967167: 1
     rs2_w0_val == 4294967231: 1
     rs2_w0_val == 4294967263: 2
     rs2_w0_val == 4294967279: 2
     rs2_w0_val == 4294967287: 2
     rs2_w0_val == 4294967291: 1
     rs2_w0_val == 4294967293: 1
     rs2_w0_val == 4294967294: 1
     rs2_w0_val == 2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 2
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 1
     rs2_w0_val == 67108864: 1
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 1
     rs2_w0_val == 1048576: 2
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 1
     rs2_w0_val == 131072: 2
     rs2_w0_val == 65536: 1
     rs2_w0_val == 32768: 2
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 1
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 2
     rs2_w0_val == 16: 4
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 3
     rs2_w0_val == 2: 2
     rs2_w0_val == 1: 2
     rs2_w0_val == 4294967295: 2
     rs2_w0_val == 0: 2
     rs1_w0_val == 2863311530: 2
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == 3221225471: 1
     rs1_w0_val == 3758096383: 3
     rs1_w0_val == 4026531839: 2
     rs1_w0_val == 4160749567: 1
     rs1_w0_val == 4227858431: 1
     rs1_w0_val == 4261412863: 1
     rs1_w0_val == 4278190079: 1
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 1
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 1
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 1
     rs1_w0_val == 4294901759: 1
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 2
     rs1_w0_val == 4294966783: 2
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 2
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 2
     rs1_w0_val == 4294967291: 2
     rs1_w0_val == 4294967293: 2
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 1
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 1
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 1
     rs1_w0_val == 2048: 3
     rs1_w0_val == 1024: 2
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 1
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 3
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 1
     rs1_w0_val == 4: 2
     rs1_w0_val == 2: 2
     rs1_w0_val == 1: 1
     rs1_w0_val == 4294967295: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">urcras16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 75
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     urcras16: 79
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 48
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 48
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 48
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 67
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 5
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 71
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 4
     rs2_h1_val == 21845: 1
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 3
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 1
     rs2_h1_val == 65279: 2
     rs2_h1_val == 65407: 1
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 3
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 2
     rs2_h1_val == 65533: 2
     rs2_h1_val == 65534: 3
     rs2_h1_val == 32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 3
     rs2_h1_val == 1024: 2
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 2
     rs2_h1_val == 4: 2
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 2
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 4
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 2
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 2
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 2
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 3
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 3
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 3
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 2
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 3
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 6
     rs1_h1_val == 16: 2
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 3
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 4
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 3
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 3
     rs1_h0_val == 57343: 3
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 2
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 4
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 3
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">urcrsa16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 76
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     urcrsa16: 80
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 49
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 49
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 49
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 72
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 71
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 3
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 3
     rs2_h1_val == 57343: 2
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 1
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 3
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 1
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 2
     rs2_h1_val == 32768: 3
     rs2_h1_val == 16384: 2
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 3
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 2
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 1
     rs2_h0_val == 21845: 2
     rs2_h0_val == 32767: 2
     rs2_h0_val == 49151: 3
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 3
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 3
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 3
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 1
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 3
     rs2_h0_val == 32768: 2
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 1
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 1
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 1
     rs1_h1_val == 65023: 2
     rs1_h1_val == 65279: 6
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 2
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 3
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 3
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 2
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 1
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 1
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 3
     rs1_h0_val == 49151: 5
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 4
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 2
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 1
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 1
     rs1_h0_val == 4: 2
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">urstas16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 83
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     urstas16: 87
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 56
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 56
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 56
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 78
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 3
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 80
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 3
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 3
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 4
     rs2_h1_val == 61439: 2
     rs2_h1_val == 63487: 5
     rs2_h1_val == 64511: 1
     rs2_h1_val == 65023: 3
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 2
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 2
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 3
     rs2_h1_val == 65533: 3
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 1
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 4
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 1
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 3
     rs2_h1_val == 8: 3
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 3
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 1
     rs2_h0_val == 21845: 3
     rs2_h0_val == 32767: 3
     rs2_h0_val == 49151: 3
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 5
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 3
     rs2_h0_val == 65407: 1
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 2
     rs2_h0_val == 65527: 2
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 2
     rs2_h0_val == 32768: 2
     rs2_h0_val == 16384: 5
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 1
     rs2_h0_val == 2048: 1
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 3
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 3
     rs2_h0_val == 8: 4
     rs2_h0_val == 4: 5
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 2
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 2
     rs1_h1_val == 32767: 1
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 2
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 3
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 1
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 3
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 3
     rs1_h1_val == 65534: 2
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 2
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 2
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 5
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 3
     rs1_h1_val == 8: 2
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 3
     rs1_h0_val == 43690: 5
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 1
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 3
     rs1_h0_val == 65023: 3
     rs1_h0_val == 65279: 2
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 2
     rs1_h0_val == 65519: 3
     rs1_h0_val == 65527: 2
     rs1_h0_val == 65531: 1
     rs1_h0_val == 65533: 3
     rs1_h0_val == 65534: 5
     rs1_h0_val == 32768: 2
     rs1_h0_val == 16384: 2
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 1
     rs1_h0_val == 2048: 2
     rs1_h0_val == 1024: 1
     rs1_h0_val == 512: 3
     rs1_h0_val == 256: 2
     rs1_h0_val == 128: 1
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 2
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 2
     rs1_h0_val == 1: 2
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">urstsa16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 74
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     urstsa16: 78
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 47
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 47
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 47
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 2
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 67
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 68
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 5
     rs2_h1_val == 43690: 4
     rs2_h1_val == 21845: 2
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 1
     rs2_h1_val == 57343: 1
     rs2_h1_val == 61439: 2
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 1
     rs2_h1_val == 65023: 2
     rs2_h1_val == 65279: 1
     rs2_h1_val == 65407: 1
     rs2_h1_val == 65471: 2
     rs2_h1_val == 65503: 1
     rs2_h1_val == 65519: 1
     rs2_h1_val == 65527: 2
     rs2_h1_val == 65531: 1
     rs2_h1_val == 65533: 1
     rs2_h1_val == 65534: 2
     rs2_h1_val == 32768: 2
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 2
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 2
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 2
     rs2_h1_val == 128: 1
     rs2_h1_val == 64: 3
     rs2_h1_val == 32: 2
     rs2_h1_val == 16: 2
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 1
     rs2_h1_val == 1: 2
     rs2_h1_val == 65535: 1
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 3
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 2
     rs2_h0_val == 57343: 2
     rs2_h0_val == 61439: 1
     rs2_h0_val == 63487: 1
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 1
     rs2_h0_val == 65279: 1
     rs2_h0_val == 65407: 3
     rs2_h0_val == 65471: 3
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 2
     rs2_h0_val == 65531: 2
     rs2_h0_val == 65533: 1
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 2
     rs2_h0_val == 16384: 3
     rs2_h0_val == 8192: 1
     rs2_h0_val == 4096: 2
     rs2_h0_val == 2048: 2
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 2
     rs2_h0_val == 256: 2
     rs2_h0_val == 128: 1
     rs2_h0_val == 64: 3
     rs2_h0_val == 32: 3
     rs2_h0_val == 16: 2
     rs2_h0_val == 8: 2
     rs2_h0_val == 4: 3
     rs2_h0_val == 2: 2
     rs2_h0_val == 1: 1
     rs2_h0_val == 65535: 1
     rs2_h0_val == 0: 3
     rs1_h1_val == 43690: 3
     rs1_h1_val == 21845: 3
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 2
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 3
     rs1_h1_val == 63487: 1
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 1
     rs1_h1_val == 65407: 3
     rs1_h1_val == 65471: 1
     rs1_h1_val == 65503: 2
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 1
     rs1_h1_val == 65531: 1
     rs1_h1_val == 65533: 1
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 2
     rs1_h1_val == 16384: 2
     rs1_h1_val == 8192: 1
     rs1_h1_val == 4096: 1
     rs1_h1_val == 2048: 2
     rs1_h1_val == 1024: 4
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 2
     rs1_h1_val == 128: 1
     rs1_h1_val == 64: 4
     rs1_h1_val == 32: 2
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 1
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 2
     rs1_h1_val == 65535: 3
     rs1_h1_val == 0: 4
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 1
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 1
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 3
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 1
     rs1_h0_val == 65471: 2
     rs1_h0_val == 65503: 3
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 3
     rs1_h0_val == 65533: 2
     rs1_h0_val == 65534: 2
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 1
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 2
     rs1_h0_val == 512: 1
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 4
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 3
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 4
     rs1_h0_val == 4: 1
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 1
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ursub16</td>
          <td class="col-result">250/250</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 73
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ursub16: 77
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 46
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 46
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 46
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_h0_val == 0: 3
     rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 68
     rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0: 4
     rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 67
     rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0: 4
     rs2_h1_val == 43690: 2
     rs2_h1_val == 21845: 3
     rs2_h1_val == 32767: 1
     rs2_h1_val == 49151: 2
     rs2_h1_val == 57343: 3
     rs2_h1_val == 61439: 1
     rs2_h1_val == 63487: 2
     rs2_h1_val == 64511: 2
     rs2_h1_val == 65023: 3
     rs2_h1_val == 65279: 2
     rs2_h1_val == 65407: 4
     rs2_h1_val == 65471: 1
     rs2_h1_val == 65503: 3
     rs2_h1_val == 65519: 2
     rs2_h1_val == 65527: 1
     rs2_h1_val == 65531: 2
     rs2_h1_val == 65533: 2
     rs2_h1_val == 65534: 1
     rs2_h1_val == 32768: 3
     rs2_h1_val == 16384: 1
     rs2_h1_val == 8192: 1
     rs2_h1_val == 4096: 1
     rs2_h1_val == 2048: 1
     rs2_h1_val == 1024: 1
     rs2_h1_val == 512: 2
     rs2_h1_val == 256: 1
     rs2_h1_val == 128: 3
     rs2_h1_val == 64: 2
     rs2_h1_val == 32: 1
     rs2_h1_val == 16: 1
     rs2_h1_val == 8: 1
     rs2_h1_val == 4: 1
     rs2_h1_val == 2: 2
     rs2_h1_val == 1: 1
     rs2_h1_val == 65535: 2
     rs2_h1_val == 0: 3
     rs2_h0_val == 43690: 3
     rs2_h0_val == 21845: 1
     rs2_h0_val == 32767: 1
     rs2_h0_val == 49151: 2
     rs2_h0_val == 57343: 1
     rs2_h0_val == 61439: 2
     rs2_h0_val == 63487: 2
     rs2_h0_val == 64511: 1
     rs2_h0_val == 65023: 2
     rs2_h0_val == 65279: 4
     rs2_h0_val == 65407: 2
     rs2_h0_val == 65471: 1
     rs2_h0_val == 65503: 1
     rs2_h0_val == 65519: 1
     rs2_h0_val == 65527: 3
     rs2_h0_val == 65531: 1
     rs2_h0_val == 65533: 3
     rs2_h0_val == 65534: 1
     rs2_h0_val == 32768: 1
     rs2_h0_val == 16384: 1
     rs2_h0_val == 8192: 2
     rs2_h0_val == 4096: 3
     rs2_h0_val == 2048: 3
     rs2_h0_val == 1024: 1
     rs2_h0_val == 512: 1
     rs2_h0_val == 256: 1
     rs2_h0_val == 128: 2
     rs2_h0_val == 64: 1
     rs2_h0_val == 32: 1
     rs2_h0_val == 16: 1
     rs2_h0_val == 8: 1
     rs2_h0_val == 4: 2
     rs2_h0_val == 2: 1
     rs2_h0_val == 1: 2
     rs2_h0_val == 65535: 3
     rs2_h0_val == 0: 3
     rs1_h1_val == 43690: 2
     rs1_h1_val == 21845: 4
     rs1_h1_val == 32767: 2
     rs1_h1_val == 49151: 1
     rs1_h1_val == 57343: 1
     rs1_h1_val == 61439: 1
     rs1_h1_val == 63487: 2
     rs1_h1_val == 64511: 2
     rs1_h1_val == 65023: 1
     rs1_h1_val == 65279: 2
     rs1_h1_val == 65407: 2
     rs1_h1_val == 65471: 2
     rs1_h1_val == 65503: 1
     rs1_h1_val == 65519: 2
     rs1_h1_val == 65527: 2
     rs1_h1_val == 65531: 2
     rs1_h1_val == 65533: 3
     rs1_h1_val == 65534: 1
     rs1_h1_val == 32768: 1
     rs1_h1_val == 16384: 1
     rs1_h1_val == 8192: 2
     rs1_h1_val == 4096: 3
     rs1_h1_val == 2048: 1
     rs1_h1_val == 1024: 1
     rs1_h1_val == 512: 1
     rs1_h1_val == 256: 1
     rs1_h1_val == 128: 2
     rs1_h1_val == 64: 2
     rs1_h1_val == 32: 1
     rs1_h1_val == 16: 1
     rs1_h1_val == 8: 1
     rs1_h1_val == 4: 2
     rs1_h1_val == 2: 2
     rs1_h1_val == 1: 1
     rs1_h1_val == 65535: 1
     rs1_h1_val == 0: 2
     rs1_h0_val == 43690: 1
     rs1_h0_val == 21845: 1
     rs1_h0_val == 32767: 5
     rs1_h0_val == 49151: 2
     rs1_h0_val == 57343: 1
     rs1_h0_val == 61439: 2
     rs1_h0_val == 63487: 1
     rs1_h0_val == 64511: 1
     rs1_h0_val == 65023: 1
     rs1_h0_val == 65279: 1
     rs1_h0_val == 65407: 2
     rs1_h0_val == 65471: 1
     rs1_h0_val == 65503: 1
     rs1_h0_val == 65519: 1
     rs1_h0_val == 65527: 1
     rs1_h0_val == 65531: 2
     rs1_h0_val == 65533: 1
     rs1_h0_val == 65534: 1
     rs1_h0_val == 32768: 1
     rs1_h0_val == 16384: 3
     rs1_h0_val == 8192: 1
     rs1_h0_val == 4096: 2
     rs1_h0_val == 2048: 1
     rs1_h0_val == 1024: 3
     rs1_h0_val == 512: 2
     rs1_h0_val == 256: 3
     rs1_h0_val == 128: 2
     rs1_h0_val == 64: 2
     rs1_h0_val == 32: 1
     rs1_h0_val == 16: 1
     rs1_h0_val == 8: 2
     rs1_h0_val == 4: 3
     rs1_h0_val == 2: 1
     rs1_h0_val == 1: 1
     rs1_h0_val == 65535: 2
     coverage: 148/148
total_coverage: 250/250
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ursub64</td>
          <td class="col-result">318/318</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 183
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ursub64: 187
     coverage: 1/1
rd:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 1
     x30: 173
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs1:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 1
     x28: 173
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
rs2:
     x10: 1
     x12: 1
     x14: 1
     x16: 1
     x18: 1
     x2: 1
     x20: 1
     x22: 1
     x24: 1
     x26: 173
     x28: 1
     x30: 1
     x4: 1
     x6: 1
     x8: 1
     coverage: 15/15
val_comb:
     rs1_val != rs2_val and rs1_val > 0 and rs2_val > 0: 182
     rs2_val == 9223372036854775807: 1
     rs2_val == 13835058055282163711: 1
     rs2_val == 16140901064495857663: 1
     rs2_val == 17293822569102704639: 1
     rs2_val == 17870283321406128127: 2
     rs2_val == 18158513697557839871: 1
     rs2_val == 18302628885633695743: 1
     rs2_val == 18374686479671623679: 2
     rs2_val == 18410715276690587647: 1
     rs2_val == 18428729675200069631: 3
     rs2_val == 18437736874454810623: 1
     rs2_val == 18442240474082181119: 1
     rs2_val == 18444492273895866367: 2
     rs2_val == 18445618173802708991: 1
     rs2_val == 18446181123756130303: 1
     rs2_val == 18446462598732840959: 1
     rs2_val == 18446603336221196287: 2
     rs2_val == 18446673704965373951: 3
     rs2_val == 18446708889337462783: 4
     rs2_val == 18446726481523507199: 1
     rs2_val == 18446735277616529407: 1
     rs2_val == 18446739675663040511: 2
     rs2_val == 18446741874686296063: 3
     rs2_val == 18446742974197923839: 1
     rs2_val == 18446743523953737727: 1
     rs2_val == 18446743798831644671: 1
     rs2_val == 18446743936270598143: 1
     rs2_val == 18446744004990074879: 1
     rs2_val == 18446744039349813247: 1
     rs2_val == 18446744056529682431: 3
     rs2_val == 18446744065119617023: 1
     rs2_val == 18446744069414584319: 1
     rs2_val == 18446744071562067967: 2
     rs2_val == 18446744072635809791: 1
     rs2_val == 18446744073172680703: 1
     rs2_val == 18446744073441116159: 3
     rs2_val == 18446744073575333887: 1
     rs2_val == 18446744073642442751: 3
     rs2_val == 18446744073675997183: 1
     rs2_val == 18446744073692774399: 1
     rs2_val == 18446744073701163007: 1
     rs2_val == 18446744073705357311: 1
     rs2_val == 18446744073707454463: 4
     rs2_val == 18446744073708503039: 1
     rs2_val == 18446744073709027327: 2
     rs2_val == 18446744073709289471: 1
     rs2_val == 18446744073709420543: 1
     rs2_val == 18446744073709486079: 1
     rs2_val == 18446744073709518847: 1
     rs2_val == 18446744073709535231: 1
     rs2_val == 18446744073709543423: 1
     rs2_val == 18446744073709547519: 2
     rs2_val == 18446744073709549567: 1
     rs2_val == 18446744073709550591: 1
     rs2_val == 18446744073709551103: 2
     rs2_val == 18446744073709551359: 2
     rs2_val == 18446744073709551487: 1
     rs2_val == 18446744073709551551: 1
     rs2_val == 18446744073709551583: 1
     rs2_val == 18446744073709551599: 1
     rs2_val == 18446744073709551607: 2
     rs2_val == 18446744073709551611: 3
     rs2_val == 18446744073709551613: 1
     rs2_val == 18446744073709551614: 1
     rs1_val == 9223372036854775807: 1
     rs1_val == 13835058055282163711: 1
     rs1_val == 16140901064495857663: 2
     rs1_val == 17293822569102704639: 1
     rs1_val == 17870283321406128127: 2
     rs1_val == 18158513697557839871: 1
     rs1_val == 18302628885633695743: 1
     rs1_val == 18374686479671623679: 1
     rs1_val == 18410715276690587647: 1
     rs1_val == 18428729675200069631: 1
     rs1_val == 18437736874454810623: 2
     rs1_val == 18442240474082181119: 2
     rs1_val == 18444492273895866367: 3
     rs1_val == 18445618173802708991: 1
     rs1_val == 18446181123756130303: 3
     rs1_val == 18446462598732840959: 1
     rs1_val == 18446603336221196287: 1
     rs1_val == 18446673704965373951: 1
     rs1_val == 18446708889337462783: 1
     rs1_val == 18446726481523507199: 2
     rs1_val == 18446735277616529407: 2
     rs1_val == 18446739675663040511: 1
     rs1_val == 18446741874686296063: 1
     rs1_val == 18446742974197923839: 1
     rs1_val == 18446743523953737727: 1
     rs1_val == 18446743798831644671: 1
     rs1_val == 18446743936270598143: 1
     rs1_val == 18446744004990074879: 2
     rs1_val == 18446744039349813247: 2
     rs1_val == 18446744056529682431: 1
     rs1_val == 18446744065119617023: 1
     rs1_val == 18446744069414584319: 1
     rs1_val == 18446744071562067967: 1
     rs1_val == 18446744072635809791: 1
     rs1_val == 18446744073172680703: 1
     rs1_val == 18446744073441116159: 1
     rs1_val == 18446744073575333887: 1
     rs1_val == 18446744073642442751: 3
     rs1_val == 18446744073675997183: 1
     rs1_val == 18446744073692774399: 1
     rs1_val == 18446744073701163007: 3
     rs1_val == 18446744073705357311: 1
     rs1_val == 18446744073707454463: 2
     rs1_val == 18446744073708503039: 1
     rs1_val == 18446744073709027327: 1
     rs1_val == 18446744073709289471: 1
     rs1_val == 18446744073709420543: 2
     rs1_val == 18446744073709486079: 1
     rs1_val == 18446744073709518847: 1
     rs1_val == 18446744073709535231: 1
     rs1_val == 18446744073709543423: 1
     rs1_val == 18446744073709547519: 1
     rs1_val == 18446744073709549567: 1
     rs1_val == 18446744073709550591: 2
     rs1_val == 18446744073709551103: 1
     rs1_val == 18446744073709551359: 1
     rs1_val == 18446744073709551487: 3
     rs1_val == 18446744073709551551: 3
     rs1_val == 18446744073709551583: 1
     rs1_val == 18446744073709551599: 2
     rs1_val == 18446744073709551607: 2
     rs1_val == 18446744073709551611: 2
     rs1_val == 18446744073709551613: 1
     rs1_val == 18446744073709551614: 1
     rs2_val == 9223372036854775808: 1
     rs2_val == 4611686018427387904: 2
     rs2_val == 2305843009213693952: 1
     rs2_val == 1152921504606846976: 2
     rs2_val == 576460752303423488: 2
     rs2_val == 288230376151711744: 1
     rs2_val == 144115188075855872: 1
     rs2_val == 72057594037927936: 1
     rs2_val == 36028797018963968: 1
     rs2_val == 18014398509481984: 1
     rs2_val == 9007199254740992: 1
     rs2_val == 4503599627370496: 1
     rs2_val == 2251799813685248: 1
     rs2_val == 1125899906842624: 1
     rs2_val == 562949953421312: 1
     rs2_val == 281474976710656: 1
     rs2_val == 140737488355328: 1
     rs2_val == 70368744177664: 1
     rs2_val == 35184372088832: 2
     rs2_val == 17592186044416: 1
     rs2_val == 8796093022208: 1
     rs2_val == 4398046511104: 1
     rs2_val == 2199023255552: 1
     rs2_val == 1099511627776: 1
     rs2_val == 549755813888: 1
     rs2_val == 274877906944: 1
     rs2_val == 137438953472: 2
     rs2_val == 68719476736: 1
     rs2_val == 34359738368: 1
     rs2_val == 17179869184: 2
     rs2_val == 8589934592: 1
     rs2_val == 4294967296: 1
     rs2_val == 2147483648: 2
     rs2_val == 1073741824: 1
     rs2_val == 536870912: 1
     rs2_val == 268435456: 1
     rs2_val == 134217728: 1
     rs2_val == 67108864: 1
     rs2_val == 33554432: 1
     rs2_val == 16777216: 1
     rs2_val == 8388608: 1
     rs2_val == 4194304: 1
     rs2_val == 2097152: 2
     rs2_val == 1048576: 1
     rs2_val == 524288: 1
     rs2_val == 262144: 1
     rs2_val == 131072: 1
     rs2_val == 65536: 2
     rs2_val == 32768: 1
     rs2_val == 16384: 2
     rs2_val == 8192: 1
     rs2_val == 4096: 1
     rs2_val == 2048: 2
     rs2_val == 1024: 1
     rs2_val == 512: 3
     rs2_val == 256: 2
     rs2_val == 128: 1
     rs2_val == 64: 2
     rs2_val == 32: 1
     rs2_val == 16: 1
     rs2_val == 8: 1
     rs2_val == 4: 1
     rs2_val == 2: 2
     rs2_val == 1: 1
     rs1_val == 9223372036854775808: 1
     rs1_val == 4611686018427387904: 1
     rs1_val == 2305843009213693952: 2
     rs1_val == 1152921504606846976: 1
     rs1_val == 576460752303423488: 1
     rs1_val == 288230376151711744: 1
     rs1_val == 144115188075855872: 1
     rs1_val == 72057594037927936: 1
     rs1_val == 36028797018963968: 2
     rs1_val == 18014398509481984: 3
     rs1_val == 9007199254740992: 1
     rs1_val == 4503599627370496: 1
     rs1_val == 2251799813685248: 1
     rs1_val == 1125899906842624: 1
     rs1_val == 562949953421312: 1
     rs1_val == 281474976710656: 1
     rs1_val == 140737488355328: 1
     rs1_val == 70368744177664: 1
     rs1_val == 35184372088832: 1
     rs1_val == 17592186044416: 2
     rs1_val == 8796093022208: 1
     rs1_val == 4398046511104: 1
     rs1_val == 2199023255552: 1
     rs1_val == 1099511627776: 1
     rs1_val == 549755813888: 1
     rs1_val == 274877906944: 1
     rs1_val == 137438953472: 1
     rs1_val == 68719476736: 1
     rs1_val == 34359738368: 2
     rs1_val == 17179869184: 1
     rs1_val == 8589934592: 2
     rs1_val == 4294967296: 1
     rs1_val == 2147483648: 1
     rs1_val == 1073741824: 1
     rs1_val == 536870912: 4
     rs1_val == 268435456: 1
     rs1_val == 134217728: 1
     rs1_val == 67108864: 1
     rs1_val == 33554432: 1
     rs1_val == 16777216: 1
     rs1_val == 8388608: 1
     rs1_val == 4194304: 1
     rs1_val == 2097152: 2
     rs1_val == 1048576: 3
     rs1_val == 524288: 1
     rs1_val == 262144: 2
     rs1_val == 131072: 1
     rs1_val == 65536: 1
     rs1_val == 32768: 1
     rs1_val == 16384: 1
     rs1_val == 8192: 1
     rs1_val == 4096: 1
     rs1_val == 2048: 1
     rs1_val == 1024: 1
     rs1_val == 512: 1
     rs1_val == 256: 1
     rs1_val == 128: 1
     rs1_val == 64: 1
     rs1_val == 32: 1
     rs1_val == 16: 1
     rs1_val == 8: 2
     rs1_val == 4: 1
     rs1_val == 2: 2
     rs1_val == 1: 1
     rs2_val == 12297829382473034410: 2
     rs2_val == 6148914691236517205: 1
     rs1_val == 12297829382473034410: 2
     rs1_val == 6148914691236517205: 3
     rs1_val == (2**64-1): 3
     rs1_val == 0: 1
     rs1_val == rs2_val and rs1_val > 0 and rs2_val > 0: 3
     rs1_val > 0 and rs2_val > 0: 185
     rs2_val == (2**64-1): 1
     rs2_val == 0: 1
     coverage: 267/267
total_coverage: 318/318
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ursub8</td>
          <td class="col-result">270/270</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 61
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ursub8: 65
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 34
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 34
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 34
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 3
     rs1_b3_val != rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 52
     rs1_b3_val == rs2_b3_val and rs1_b3_val > 0 and rs2_b3_val > 0: 9
     rs1_b2_val != rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 57
     rs1_b2_val == rs2_b2_val and rs1_b2_val > 0 and rs2_b2_val > 0: 2
     rs1_b1_val != rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 55
     rs1_b1_val == rs2_b1_val and rs1_b1_val > 0 and rs2_b1_val > 0: 6
     rs1_b0_val != rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 52
     rs1_b0_val == rs2_b0_val and rs1_b0_val > 0 and rs2_b0_val > 0: 7
     rs2_b3_val == 170: 3
     rs2_b3_val == 85: 3
     rs2_b3_val == 127: 3
     rs2_b3_val == 191: 3
     rs2_b3_val == 223: 2
     rs2_b3_val == 239: 3
     rs2_b3_val == 247: 1
     rs2_b3_val == 251: 2
     rs2_b3_val == 253: 1
     rs2_b3_val == 254: 2
     rs2_b3_val == 128: 1
     rs2_b3_val == 64: 2
     rs2_b3_val == 32: 2
     rs2_b3_val == 16: 1
     rs2_b3_val == 8: 2
     rs2_b3_val == 4: 2
     rs2_b3_val == 2: 2
     rs2_b3_val == 1: 2
     rs2_b3_val == 255: 2
     rs2_b3_val == 0: 3
     rs2_b2_val == 170: 2
     rs2_b2_val == 85: 1
     rs2_b2_val == 127: 1
     rs2_b2_val == 191: 3
     rs2_b2_val == 223: 1
     rs2_b2_val == 239: 4
     rs2_b2_val == 247: 1
     rs2_b2_val == 251: 1
     rs2_b2_val == 253: 2
     rs2_b2_val == 254: 2
     rs2_b2_val == 128: 2
     rs2_b2_val == 64: 1
     rs2_b2_val == 32: 3
     rs2_b2_val == 16: 1
     rs2_b2_val == 8: 3
     rs2_b2_val == 4: 2
     rs2_b2_val == 2: 1
     rs2_b2_val == 1: 1
     rs2_b2_val == 255: 1
     rs2_b2_val == 0: 4
     rs2_b1_val == 170: 2
     rs2_b1_val == 85: 2
     rs2_b1_val == 127: 2
     rs2_b1_val == 191: 5
     rs2_b1_val == 223: 2
     rs2_b1_val == 239: 3
     rs2_b1_val == 247: 2
     rs2_b1_val == 251: 2
     rs2_b1_val == 253: 1
     rs2_b1_val == 254: 3
     rs2_b1_val == 128: 2
     rs2_b1_val == 64: 3
     rs2_b1_val == 32: 1
     rs2_b1_val == 16: 1
     rs2_b1_val == 8: 3
     rs2_b1_val == 4: 2
     rs2_b1_val == 2: 3
     rs2_b1_val == 1: 2
     rs2_b1_val == 255: 1
     rs2_b1_val == 0: 3
     rs2_b0_val == 170: 2
     rs2_b0_val == 85: 1
     rs2_b0_val == 127: 3
     rs2_b0_val == 191: 2
     rs2_b0_val == 223: 2
     rs2_b0_val == 239: 2
     rs2_b0_val == 247: 1
     rs2_b0_val == 251: 1
     rs2_b0_val == 253: 3
     rs2_b0_val == 254: 2
     rs2_b0_val == 128: 1
     rs2_b0_val == 64: 1
     rs2_b0_val == 32: 2
     rs2_b0_val == 16: 2
     rs2_b0_val == 8: 1
     rs2_b0_val == 4: 3
     rs2_b0_val == 2: 1
     rs2_b0_val == 1: 1
     rs2_b0_val == 255: 4
     rs2_b0_val == 0: 4
     rs1_b3_val == 170: 3
     rs1_b3_val == 85: 4
     rs1_b3_val == 127: 4
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 3
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 3
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 2
     rs1_b2_val == 85: 4
     rs1_b2_val == 127: 3
     rs1_b2_val == 191: 4
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 3
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 4
     rs1_b2_val == 253: 2
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 7
     rs1_b2_val == 0: 4
     rs1_b1_val == 170: 3
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 3
     rs1_b1_val == 191: 7
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 3
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 3
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 3
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 4
     rs1_b0_val == 64: 5
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 2
     rs1_b0_val == 8: 3
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 1
     coverage: 168/168
total_coverage: 270/270
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ursubw</td>
          <td class="col-result">238/238</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
op_comb:
     rs1 != rs2  and rs1 != rd and rs2 != rd: 99
     rs1 == rd != rs2: 1
     rs1 == rs2 != rd: 1
     rs1 == rs2 == rd: 1
     rs2 == rd != rs1: 1
     coverage: 5/5
opcode:
     ursubw: 103
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 72
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 72
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs2:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 72
     x3: 1
     x30: 1
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_w0_val == 0: 2
     rs2_w0_val == 2863311530: 2
     rs2_w0_val == 1431655765: 1
     rs2_w0_val == 2147483647: 2
     rs2_w0_val == 3221225471: 2
     rs2_w0_val == 3758096383: 1
     rs2_w0_val == 4026531839: 2
     rs2_w0_val == 4160749567: 1
     rs2_w0_val == 4227858431: 2
     rs2_w0_val == 4261412863: 1
     rs2_w0_val == 4278190079: 2
     rs2_w0_val == 4286578687: 1
     rs2_w0_val == 4290772991: 3
     rs2_w0_val == 4292870143: 1
     rs2_w0_val == 4293918719: 1
     rs2_w0_val == 4294443007: 1
     rs2_w0_val == 4294705151: 1
     rs2_w0_val == 4294836223: 1
     rs2_w0_val == 4294901759: 1
     rs2_w0_val == 4294934527: 2
     rs2_w0_val == 4294950911: 1
     rs2_w0_val == 4294959103: 1
     rs2_w0_val == 4294963199: 1
     rs2_w0_val == 4294965247: 1
     rs2_w0_val == 4294966271: 1
     rs2_w0_val == 4294966783: 1
     rs2_w0_val == 4294967039: 2
     rs2_w0_val == 4294967167: 2
     rs2_w0_val == 4294967231: 5
     rs2_w0_val == 4294967263: 2
     rs2_w0_val == 4294967279: 1
     rs2_w0_val == 4294967287: 2
     rs2_w0_val == 4294967291: 1
     rs2_w0_val == 4294967293: 1
     rs2_w0_val == 4294967294: 2
     rs2_w0_val == 2147483648: 1
     rs2_w0_val == 1073741824: 1
     rs2_w0_val == 536870912: 1
     rs2_w0_val == 268435456: 2
     rs2_w0_val == 134217728: 2
     rs2_w0_val == 67108864: 2
     rs2_w0_val == 33554432: 1
     rs2_w0_val == 16777216: 1
     rs2_w0_val == 8388608: 1
     rs2_w0_val == 4194304: 1
     rs2_w0_val == 2097152: 2
     rs2_w0_val == 1048576: 1
     rs2_w0_val == 524288: 2
     rs2_w0_val == 262144: 3
     rs2_w0_val == 131072: 1
     rs2_w0_val == 65536: 2
     rs2_w0_val == 32768: 1
     rs2_w0_val == 16384: 1
     rs2_w0_val == 8192: 1
     rs2_w0_val == 4096: 1
     rs2_w0_val == 2048: 1
     rs2_w0_val == 1024: 1
     rs2_w0_val == 512: 2
     rs2_w0_val == 256: 2
     rs2_w0_val == 128: 1
     rs2_w0_val == 64: 1
     rs2_w0_val == 32: 1
     rs2_w0_val == 16: 2
     rs2_w0_val == 8: 1
     rs2_w0_val == 4: 1
     rs2_w0_val == 2: 1
     rs2_w0_val == 1: 1
     rs2_w0_val == 4294967295: 1
     rs2_w0_val == 0: 2
     rs1_w0_val == 2863311530: 4
     rs1_w0_val == 1431655765: 1
     rs1_w0_val == 2147483647: 2
     rs1_w0_val == 3221225471: 2
     rs1_w0_val == 3758096383: 1
     rs1_w0_val == 4026531839: 1
     rs1_w0_val == 4160749567: 3
     rs1_w0_val == 4227858431: 2
     rs1_w0_val == 4261412863: 2
     rs1_w0_val == 4278190079: 2
     rs1_w0_val == 4286578687: 1
     rs1_w0_val == 4290772991: 3
     rs1_w0_val == 4292870143: 1
     rs1_w0_val == 4293918719: 2
     rs1_w0_val == 4294443007: 1
     rs1_w0_val == 4294705151: 1
     rs1_w0_val == 4294836223: 2
     rs1_w0_val == 4294901759: 2
     rs1_w0_val == 4294934527: 1
     rs1_w0_val == 4294950911: 1
     rs1_w0_val == 4294959103: 1
     rs1_w0_val == 4294963199: 1
     rs1_w0_val == 4294965247: 1
     rs1_w0_val == 4294966271: 1
     rs1_w0_val == 4294966783: 1
     rs1_w0_val == 4294967039: 1
     rs1_w0_val == 4294967167: 1
     rs1_w0_val == 4294967231: 1
     rs1_w0_val == 4294967263: 1
     rs1_w0_val == 4294967279: 1
     rs1_w0_val == 4294967287: 1
     rs1_w0_val == 4294967291: 1
     rs1_w0_val == 4294967293: 1
     rs1_w0_val == 4294967294: 1
     rs1_w0_val == 2147483648: 1
     rs1_w0_val == 1073741824: 1
     rs1_w0_val == 536870912: 1
     rs1_w0_val == 268435456: 1
     rs1_w0_val == 134217728: 1
     rs1_w0_val == 67108864: 1
     rs1_w0_val == 33554432: 1
     rs1_w0_val == 16777216: 1
     rs1_w0_val == 8388608: 2
     rs1_w0_val == 4194304: 1
     rs1_w0_val == 2097152: 3
     rs1_w0_val == 1048576: 1
     rs1_w0_val == 524288: 1
     rs1_w0_val == 262144: 1
     rs1_w0_val == 131072: 1
     rs1_w0_val == 65536: 1
     rs1_w0_val == 32768: 1
     rs1_w0_val == 16384: 1
     rs1_w0_val == 8192: 1
     rs1_w0_val == 4096: 2
     rs1_w0_val == 2048: 1
     rs1_w0_val == 1024: 1
     rs1_w0_val == 512: 1
     rs1_w0_val == 256: 1
     rs1_w0_val == 128: 3
     rs1_w0_val == 64: 1
     rs1_w0_val == 32: 2
     rs1_w0_val == 16: 1
     rs1_w0_val == 8: 2
     rs1_w0_val == 4: 1
     rs1_w0_val == 2: 1
     rs1_w0_val == 1: 2
     rs1_w0_val == 4294967295: 1
     coverage: 136/136
total_coverage: 238/238
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">zunpkd810</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     zunpkd810: 45
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 14
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 14
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 5
     rs1_b3_val == 170: 3
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 2
     rs1_b3_val == 191: 3
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 1
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 3
     rs1_b3_val == 1: 2
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 5
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 3
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 3
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 3
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 4
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 2
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 1
     rs1_b1_val == 253: 2
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 2
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 2
     rs1_b1_val == 255: 2
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 1
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 2
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 2
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 2
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">zunpkd820</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     zunpkd820: 49
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 18
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 18
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 3
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 2
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 1
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 3
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 4
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 2
     rs1_b2_val == 127: 2
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 2
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 3
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 1
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 2
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 2
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 2
     rs1_b1_val == 85: 2
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 1
     rs1_b1_val == 247: 2
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 2
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 2
     rs1_b1_val == 32: 2
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 2
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 2
     rs1_b0_val == 247: 2
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 2
     rs1_b0_val == 254: 2
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 3
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 3
     rs1_b0_val == 2: 4
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 1
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">zunpkd830</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     zunpkd830: 47
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 16
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 16
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 4
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 1
     rs1_b3_val == 239: 3
     rs1_b3_val == 247: 3
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 2
     rs1_b3_val == 128: 1
     rs1_b3_val == 64: 3
     rs1_b3_val == 32: 2
     rs1_b3_val == 16: 2
     rs1_b3_val == 8: 2
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 3
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 3
     rs1_b2_val == 251: 2
     rs1_b2_val == 253: 3
     rs1_b2_val == 254: 2
     rs1_b2_val == 128: 2
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 2
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 4
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 3
     rs1_b1_val == 247: 1
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 2
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 2
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 2
     rs1_b1_val == 1: 3
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 2
     rs1_b0_val == 170: 2
     rs1_b0_val == 85: 2
     rs1_b0_val == 127: 3
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 1
     rs1_b0_val == 253: 2
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 1
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 1
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 1
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 2
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 2
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">zunpkd831</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     zunpkd831: 50
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 19
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 19
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 2
     rs1_b3_val == 127: 2
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 4
     rs1_b3_val == 239: 1
     rs1_b3_val == 247: 2
     rs1_b3_val == 251: 5
     rs1_b3_val == 253: 1
     rs1_b3_val == 254: 1
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 5
     rs1_b3_val == 32: 1
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 2
     rs1_b3_val == 2: 1
     rs1_b3_val == 1: 4
     rs1_b3_val == 255: 1
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 3
     rs1_b2_val == 85: 4
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 3
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 2
     rs1_b2_val == 16: 1
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 1
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 5
     rs1_b1_val == 191: 1
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 3
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 1
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 1
     rs1_b1_val == 8: 3
     rs1_b1_val == 4: 1
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 3
     rs1_b0_val == 170: 4
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 3
     rs1_b0_val == 191: 1
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 3
     rs1_b0_val == 253: 3
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 3
     rs1_b0_val == 64: 2
     rs1_b0_val == 32: 2
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 2
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 2
     rs1_b0_val == 255: 1
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">zunpkd832</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">config:
   - check ISA:=regex(.*I.*P.*)
opcode:
     zunpkd832: 46
     coverage: 1/1
rd:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 1
     x31: 15
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
rs1:
     x0: 1
     x1: 1
     x10: 1
     x11: 1
     x12: 1
     x13: 1
     x14: 1
     x15: 1
     x16: 1
     x17: 1
     x18: 1
     x19: 1
     x2: 1
     x20: 1
     x21: 1
     x22: 1
     x23: 1
     x24: 1
     x25: 1
     x26: 1
     x27: 1
     x28: 1
     x29: 1
     x3: 1
     x30: 15
     x31: 1
     x4: 1
     x5: 1
     x6: 1
     x7: 1
     x8: 1
     x9: 1
     coverage: 32/32
val_comb:
     rs1_b0_val == 0: 2
     rs1_b3_val == 170: 2
     rs1_b3_val == 85: 1
     rs1_b3_val == 127: 2
     rs1_b3_val == 191: 1
     rs1_b3_val == 223: 2
     rs1_b3_val == 239: 5
     rs1_b3_val == 247: 1
     rs1_b3_val == 251: 2
     rs1_b3_val == 253: 2
     rs1_b3_val == 254: 4
     rs1_b3_val == 128: 2
     rs1_b3_val == 64: 2
     rs1_b3_val == 32: 3
     rs1_b3_val == 16: 1
     rs1_b3_val == 8: 1
     rs1_b3_val == 4: 1
     rs1_b3_val == 2: 2
     rs1_b3_val == 1: 1
     rs1_b3_val == 255: 2
     rs1_b3_val == 0: 2
     rs1_b2_val == 170: 1
     rs1_b2_val == 85: 1
     rs1_b2_val == 127: 1
     rs1_b2_val == 191: 1
     rs1_b2_val == 223: 1
     rs1_b2_val == 239: 1
     rs1_b2_val == 247: 1
     rs1_b2_val == 251: 1
     rs1_b2_val == 253: 1
     rs1_b2_val == 254: 1
     rs1_b2_val == 128: 1
     rs1_b2_val == 64: 1
     rs1_b2_val == 32: 4
     rs1_b2_val == 16: 2
     rs1_b2_val == 8: 1
     rs1_b2_val == 4: 1
     rs1_b2_val == 2: 1
     rs1_b2_val == 1: 2
     rs1_b2_val == 255: 1
     rs1_b2_val == 0: 2
     rs1_b1_val == 170: 1
     rs1_b1_val == 85: 1
     rs1_b1_val == 127: 1
     rs1_b1_val == 191: 2
     rs1_b1_val == 223: 1
     rs1_b1_val == 239: 2
     rs1_b1_val == 247: 2
     rs1_b1_val == 251: 2
     rs1_b1_val == 253: 1
     rs1_b1_val == 254: 1
     rs1_b1_val == 128: 1
     rs1_b1_val == 64: 3
     rs1_b1_val == 32: 1
     rs1_b1_val == 16: 2
     rs1_b1_val == 8: 1
     rs1_b1_val == 4: 2
     rs1_b1_val == 2: 1
     rs1_b1_val == 1: 1
     rs1_b1_val == 255: 1
     rs1_b1_val == 0: 4
     rs1_b0_val == 170: 1
     rs1_b0_val == 85: 1
     rs1_b0_val == 127: 1
     rs1_b0_val == 191: 2
     rs1_b0_val == 223: 1
     rs1_b0_val == 239: 1
     rs1_b0_val == 247: 1
     rs1_b0_val == 251: 2
     rs1_b0_val == 253: 1
     rs1_b0_val == 254: 1
     rs1_b0_val == 128: 2
     rs1_b0_val == 64: 1
     rs1_b0_val == 32: 3
     rs1_b0_val == 16: 1
     rs1_b0_val == 8: 2
     rs1_b0_val == 4: 1
     rs1_b0_val == 2: 1
     rs1_b0_val == 1: 1
     rs1_b0_val == 255: 2
     coverage: 80/80
total_coverage: 145/145
</br></div></td>
        </tr></tbody>
        
      </table>
        </results-table-body>
      </body></html>
