#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ee6c374570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ee6c394fe0 .scope module, "upstream_processor_top" "upstream_processor_top" 3 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "client_id";
    .port_info 2 /INPUT 32 "amount";
    .port_info 3 /INPUT 1 "new_order";
    .port_info 4 /INPUT 1 "new_max";
L_000001ee6c394480 .functor OR 1, L_000001ee6c394800, L_000001ee6c3949c0, C4<0>, C4<0>;
L_000001ee6c394b80 .functor NOT 32, v000001ee6c372c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ee6c3f4f80_0 .net *"_ivl_10", 31 0, L_000001ee6c3f5d40;  1 drivers
v000001ee6c3f5ca0_0 .net *"_ivl_4", 31 0, L_000001ee6c3f52a0;  1 drivers
v000001ee6c3f4d00_0 .net *"_ivl_6", 31 0, L_000001ee6c394b80;  1 drivers
L_000001ee6c4300d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ee6c3f5160_0 .net/2u *"_ivl_8", 31 0, L_000001ee6c4300d0;  1 drivers
v000001ee6c3f49e0_0 .net "accumulated_orders", 31 0, v000001ee6c371ea0_0;  1 drivers
o000001ee6c3a2c68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ee6c3f5e80_0 .net "amount", 31 0, o000001ee6c3a2c68;  0 drivers
v000001ee6c3f4c60_0 .net "cancelled_orders", 31 0, v000001ee6c372c60_0;  1 drivers
v000001ee6c3f4080_0 .net "check_risk", 0 0, L_000001ee6c394bf0;  1 drivers
o000001ee6c3a2bd8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ee6c3f4120_0 .net "client_id", 4 0, o000001ee6c3a2bd8;  0 drivers
o000001ee6c3a2c08 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee6c3f4da0_0 .net "clk", 0 0, o000001ee6c3a2c08;  0 drivers
v000001ee6c3f4e40_0 .net "max_to_trade", 31 0, v000001ee6c372800_0;  1 drivers
v000001ee6c3f5340_0 .net "memwr", 0 0, v000001ee6c3f58e0_0;  1 drivers
o000001ee6c3a3538 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee6c3f5ac0_0 .net "new_max", 0 0, o000001ee6c3a3538;  0 drivers
o000001ee6c3a3568 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee6c3f5200_0 .net "new_order", 0 0, o000001ee6c3a3568;  0 drivers
v000001ee6c3f4260_0 .net "nocare", 0 0, v000001ee6c3723a0_0;  1 drivers
v000001ee6c3f4ee0_0 .net "pass_checks", 0 0, L_000001ee6c394f00;  1 drivers
v000001ee6c3f46c0_0 .net "send_order", 0 0, L_000001ee6c3949c0;  1 drivers
v000001ee6c3f5b60_0 .net "update_max", 0 0, L_000001ee6c394800;  1 drivers
v000001ee6c3f5020_0 .var "upstreamclient_id", 9 0;
L_000001ee6c3f52a0 .arith/sum 32, v000001ee6c371ea0_0, o000001ee6c3a2c68;
L_000001ee6c3f5d40 .arith/sum 32, L_000001ee6c394b80, L_000001ee6c4300d0;
L_000001ee6c3f53e0 .arith/sum 32, L_000001ee6c3f52a0, L_000001ee6c3f5d40;
S_000001ee6c395170 .scope module, "RAMDOWNSTREAM" "ramdownstream" 3 37, 4 7 0, S_000001ee6c394fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "downstream_address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "downstream_write_enable";
    .port_info 4 /INPUT 1 "clk_read";
    .port_info 5 /INPUT 5 "address_read";
    .port_info 6 /OUTPUT 32 "data_read";
    .port_info 7 /OUTPUT 1 "memwr";
P_000001ee6c374700 .param/l "A_MAX" 0 4 13, +C4<00000000000000000000000000100000>;
P_000001ee6c374738 .param/l "A_WIDTH" 0 4 12, +C4<00000000000000000000000000000101>;
P_000001ee6c374770 .param/l "D_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
v000001ee6c372120_0 .net "address_read", 4 0, o000001ee6c3a2bd8;  alias, 0 drivers
v000001ee6c372a80_0 .net "clk_read", 0 0, o000001ee6c3a2c08;  alias, 0 drivers
v000001ee6c372300_0 .net "clk_write", 0 0, o000001ee6c3a2c08;  alias, 0 drivers
v000001ee6c372c60_0 .var "data_read", 31 0;
v000001ee6c372b20_0 .net "data_write", 31 0, o000001ee6c3a2c68;  alias, 0 drivers
v000001ee6c3726c0_0 .net "downstream_address_write", 4 0, o000001ee6c3a2bd8;  alias, 0 drivers
L_000001ee6c430088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ee6c371d60_0 .net "downstream_write_enable", 0 0, L_000001ee6c430088;  1 drivers
v000001ee6c371e00 .array "memory", 0 31, 31 0;
v000001ee6c3723a0_0 .var "memwr", 0 0;
E_000001ee6c39e650 .event posedge, v000001ee6c372a80_0;
S_000001ee6c395300 .scope module, "RAMUPSTREAM" "ramupstream" 3 24, 5 8 0, S_000001ee6c394fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 10 "address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "change_max";
    .port_info 5 /INPUT 1 "clk_read";
    .port_info 6 /INPUT 10 "address_read";
    .port_info 7 /OUTPUT 32 "accumulated_orders";
    .port_info 8 /OUTPUT 32 "max_to_trade";
    .port_info 9 /OUTPUT 1 "memwr";
P_000001ee6c37cda0 .param/l "A_MAX" 0 5 13, +C4<00000000000000000000010000000000>;
P_000001ee6c37cdd8 .param/l "A_WIDTH" 0 5 12, +C4<00000000000000000000000000001010>;
P_000001ee6c37ce10 .param/l "D_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v000001ee6c371ea0_0 .var "accumulated_orders", 31 0;
v000001ee6c3721c0_0 .net "address_read", 9 0, v000001ee6c3f5020_0;  1 drivers
v000001ee6c372440_0 .net "address_write", 9 0, v000001ee6c3f5020_0;  alias, 1 drivers
v000001ee6c3724e0_0 .net "change_max", 0 0, L_000001ee6c394800;  alias, 1 drivers
v000001ee6c3729e0_0 .net "clk_read", 0 0, o000001ee6c3a2c08;  alias, 0 drivers
v000001ee6c372580_0 .net "clk_write", 0 0, o000001ee6c3a2c08;  alias, 0 drivers
v000001ee6c372760_0 .net "data_write", 31 0, o000001ee6c3a2c68;  alias, 0 drivers
v000001ee6c372800_0 .var "max_to_trade", 31 0;
v000001ee6c3728a0 .array "memory", 0 1023, 31 0;
v000001ee6c3f58e0_0 .var "memwr", 0 0;
v000001ee6c3f4a80_0 .net "write_enable", 0 0, L_000001ee6c394480;  1 drivers
S_000001ee6c32def0 .scope module, "SLT" "SLT" 3 48, 6 2 0, S_000001ee6c394fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "Result";
L_000001ee6c394f00 .functor BUFZ 1, v000001ee6c3f41c0_0, C4<0>, C4<0>, C4<0>;
v000001ee6c3f4800_0 .net "A", 31 0, v000001ee6c372800_0;  alias, 1 drivers
v000001ee6c3f57a0_0 .net "B", 31 0, L_000001ee6c3f53e0;  1 drivers
v000001ee6c3f4b20_0 .net "Result", 0 0, L_000001ee6c394f00;  alias, 1 drivers
v000001ee6c3f41c0_0 .var "sltresult", 0 0;
E_000001ee6c39e850 .event anyedge, v000001ee6c3f57a0_0, v000001ee6c372800_0;
S_000001ee6c32e080 .scope module, "UPSTREAMPROCESSOR" "upstream_processor" 3 53, 7 5 0, S_000001ee6c394fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "risk_ok";
    .port_info 2 /INPUT 1 "new_order";
    .port_info 3 /INPUT 1 "new_max";
    .port_info 4 /INPUT 1 "memwr";
    .port_info 5 /OUTPUT 1 "check_risk";
    .port_info 6 /OUTPUT 1 "send_order";
    .port_info 7 /OUTPUT 1 "update_max";
P_000001ee6c370f20 .param/l "IDLE" 0 7 20, C4<00001>;
P_000001ee6c370f58 .param/l "STATE_NEWMAX" 0 7 23, C4<01000>;
P_000001ee6c370f90 .param/l "STATE_RISKCHECK" 0 7 21, C4<00010>;
P_000001ee6c370fc8 .param/l "STATE_RISKCHK_SENDORDER" 0 7 24, C4<10000>;
P_000001ee6c371000 .param/l "STATE_SENDORDER" 0 7 22, C4<00100>;
L_000001ee6c394bf0 .functor OR 1, L_000001ee6c40e330, L_000001ee6c40ec90, C4<0>, C4<0>;
L_000001ee6c3949c0 .functor OR 1, L_000001ee6c40ed30, L_000001ee6c40e470, C4<0>, C4<0>;
L_000001ee6c394800 .functor OR 1, L_000001ee6c40f7d0, L_000001ee6c40f730, C4<0>, C4<0>;
L_000001ee6c430118 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001ee6c3f5520_0 .net/2u *"_ivl_0", 4 0, L_000001ee6c430118;  1 drivers
L_000001ee6c4301a8 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v000001ee6c3f5980_0 .net/2u *"_ivl_10", 4 0, L_000001ee6c4301a8;  1 drivers
v000001ee6c3f50c0_0 .net *"_ivl_12", 0 0, L_000001ee6c40ed30;  1 drivers
L_000001ee6c4301f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v000001ee6c3f4300_0 .net/2u *"_ivl_14", 4 0, L_000001ee6c4301f0;  1 drivers
v000001ee6c3f4580_0 .net *"_ivl_16", 0 0, L_000001ee6c40e470;  1 drivers
v000001ee6c3f5a20_0 .net *"_ivl_2", 0 0, L_000001ee6c40e330;  1 drivers
L_000001ee6c430238 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v000001ee6c3f5660_0 .net/2u *"_ivl_20", 4 0, L_000001ee6c430238;  1 drivers
v000001ee6c3f4760_0 .net *"_ivl_22", 0 0, L_000001ee6c40f7d0;  1 drivers
v000001ee6c3f43a0_0 .net *"_ivl_24", 4 0, L_000001ee6c40e510;  1 drivers
L_000001ee6c430280 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ee6c3f4440_0 .net *"_ivl_27", 3 0, L_000001ee6c430280;  1 drivers
v000001ee6c3f44e0_0 .net *"_ivl_28", 0 0, L_000001ee6c40f730;  1 drivers
L_000001ee6c430160 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v000001ee6c3f5840_0 .net/2u *"_ivl_4", 4 0, L_000001ee6c430160;  1 drivers
v000001ee6c3f5700_0 .net *"_ivl_6", 0 0, L_000001ee6c40ec90;  1 drivers
v000001ee6c3f5c00_0 .net "check_risk", 0 0, L_000001ee6c394bf0;  alias, 1 drivers
v000001ee6c3f55c0_0 .net "clk", 0 0, o000001ee6c3a2c08;  alias, 0 drivers
v000001ee6c3f4940_0 .net "memwr", 0 0, v000001ee6c3f58e0_0;  alias, 1 drivers
v000001ee6c3f48a0_0 .net "new_max", 0 0, o000001ee6c3a3538;  alias, 0 drivers
v000001ee6c3f5f20_0 .net "new_order", 0 0, o000001ee6c3a3568;  alias, 0 drivers
v000001ee6c3f5480_0 .net "risk_ok", 0 0, L_000001ee6c394f00;  alias, 1 drivers
v000001ee6c3f4620_0 .net "send_order", 0 0, L_000001ee6c3949c0;  alias, 1 drivers
v000001ee6c3f5de0_0 .var "state", 4 0;
v000001ee6c3f4bc0_0 .net "update_max", 0 0, L_000001ee6c394800;  alias, 1 drivers
L_000001ee6c40e330 .cmp/eq 5, v000001ee6c3f5de0_0, L_000001ee6c430118;
L_000001ee6c40ec90 .cmp/eq 5, v000001ee6c3f5de0_0, L_000001ee6c430160;
L_000001ee6c40ed30 .cmp/eq 5, v000001ee6c3f5de0_0, L_000001ee6c4301a8;
L_000001ee6c40e470 .cmp/eq 5, v000001ee6c3f5de0_0, L_000001ee6c4301f0;
L_000001ee6c40f7d0 .cmp/eq 5, v000001ee6c3f5de0_0, L_000001ee6c430238;
L_000001ee6c40e510 .concat [ 1 4 0 0], o000001ee6c3a3538, L_000001ee6c430280;
L_000001ee6c40f730 .cmp/eq 5, v000001ee6c3f5de0_0, L_000001ee6c40e510;
    .scope S_000001ee6c395300;
T_0 ;
    %wait E_000001ee6c39e650;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee6c3f58e0_0, 0;
    %load/vec4 v000001ee6c3f4a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001ee6c3724e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ee6c372760_0;
    %load/vec4 v000001ee6c372440_0;
    %pad/u 11;
    %addi 992, 0, 11;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee6c3728a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee6c3f58e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ee6c372760_0;
    %load/vec4 v000001ee6c372440_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee6c3728a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee6c3f58e0_0, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ee6c395300;
T_1 ;
    %wait E_000001ee6c39e650;
    %load/vec4 v000001ee6c3721c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ee6c3728a0, 4;
    %assign/vec4 v000001ee6c371ea0_0, 0;
    %load/vec4 v000001ee6c3721c0_0;
    %pad/u 11;
    %addi 992, 0, 11;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ee6c3728a0, 4;
    %assign/vec4 v000001ee6c372800_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ee6c395170;
T_2 ;
    %wait E_000001ee6c39e650;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee6c3723a0_0, 0;
    %load/vec4 v000001ee6c371d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001ee6c372b20_0;
    %load/vec4 v000001ee6c3726c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee6c371e00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee6c3723a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ee6c395170;
T_3 ;
    %wait E_000001ee6c39e650;
    %load/vec4 v000001ee6c372120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ee6c371e00, 4;
    %assign/vec4 v000001ee6c372c60_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ee6c32def0;
T_4 ;
    %wait E_000001ee6c39e850;
    %load/vec4 v000001ee6c3f4800_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001ee6c3f57a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001ee6c3f57a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001ee6c3f4800_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee6c3f41c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee6c3f41c0_0, 0;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ee6c3f4800_0;
    %load/vec4 v000001ee6c3f57a0_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee6c3f41c0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee6c3f41c0_0, 0;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ee6c32e080;
T_5 ;
    %wait E_000001ee6c39e650;
    %load/vec4 v000001ee6c3f5de0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
T_5.18 ;
T_5.16 ;
T_5.14 ;
T_5.12 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
T_5.26 ;
T_5.24 ;
T_5.22 ;
T_5.20 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
T_5.30 ;
T_5.28 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.31, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.32;
T_5.31 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.34;
T_5.33 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.35, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.37, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.38;
T_5.37 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.39, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.40;
T_5.39 ;
    %load/vec4 v000001ee6c3f4940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ee6c3f5f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f48a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ee6c3f5480_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.41, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001ee6c3f5de0_0, 0;
T_5.42 ;
T_5.40 ;
T_5.38 ;
T_5.36 ;
T_5.34 ;
T_5.32 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "upstream_top.sv";
    "./../shared/ramdownstream.sv";
    "./../shared/ramupstream.sv";
    "./SLT.sv";
    "./upstream.sv";
