-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- PROGRAM		"Quartus Prime"
-- VERSION		"Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"
-- CREATED		"Sun Jun 27 15:12:19 2021"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY pll IS 
	PORT
	(
		clock_50mhz :  IN  STD_LOGIC;
		gens_out :  OUT  STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END pll;

ARCHITECTURE bdf_type OF pll IS 

COMPONENT divfreq
	PORT(clk : IN STD_LOGIC;
		 freq_out : OUT STD_LOGIC
	);
END COMPONENT;

COMPONENT sine_wave_gen
	PORT(clk : IN STD_LOGIC;
		 dataout : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;

SIGNAL	SYNTHESIZED_WIRE_0 :  STD_LOGIC;


BEGIN 



b2v_inst : divfreq
PORT MAP(clk => clock_50mhz,
		 freq_out => SYNTHESIZED_WIRE_0);


b2v_inst1 : sine_wave_gen
PORT MAP(clk => SYNTHESIZED_WIRE_0,
		 dataout => gens_out);


END bdf_type;