INFO-FLOW: Workspace /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1 opened at Sun May 07 10:29:23 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/akhilkushe/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.33 sec.
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.56 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
Execute     config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.58 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.24 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
Execute   source ./cabac_top/solution1/directives.tcl 
Execute     set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/arith_dec.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang src/arith_dec.cpp -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top cabac_top -name=cabac_top 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.76 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.99 sec.
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.08 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.bc -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.64 sec.
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/deBin.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang src/deBin.cpp -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top cabac_top -name=cabac_top 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.57 sec.
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.05 sec.
Command       clang_tidy done; 1.15 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.57 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.bc -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.59 sec.
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/initializer.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang src/initializer.cpp -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top cabac_top -name=cabac_top 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.03 sec.
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.37 sec.
Command       clang_tidy done; 1.41 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.67 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.bc -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.78 sec.
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/quad_tree.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang src/quad_tree.cpp -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cabac_top -name=cabac_top 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.bc -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.pp.0.cpp.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/top.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang src/top.cpp -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cabac_top -name=cabac_top 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.56 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 5.77 sec.
Command       clang_tidy done; 5.8 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.53 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.bc -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.6 sec.
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang src/utils.cpp -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cabac_top -name=cabac_top 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.56 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/.systemc_flag -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/all.directive.json -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.87 sec.
Command       clang_tidy done; 0.9 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.57 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.55 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.93 seconds. CPU system time: 3.57 seconds. Elapsed time: 33.98 seconds; current allocated memory: 211.875 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.g.bc" "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.g.bc" "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.g.bc" "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.g.bc" "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.g.bc" "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/arith_dec.g.bc /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/deBin.g.bc /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/initializer.g.bc /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/quad_tree.g.bc /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top.g.bc /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/utils.g.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.98 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.98 sec.
Execute       run_link_or_opt -opt -out /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cabac_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cabac_top -reflow-float-conversion -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.04 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.04 sec.
Execute       run_link_or_opt -out /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cabac_top 
Execute         ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cabac_top -mllvm -hls-db-dir -mllvm /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.75 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i336.s_struct._data_outs' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/../../../kernel.xml -> /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.84 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.4 seconds; current allocated memory: 215.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 215.020 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cabac_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.0.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 226.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.1.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.16 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 239.379 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.g.1.bc to /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.o.1.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.left_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.up_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoTypeIdx' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoEOClass' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.sao_band_position' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoTypeIdx' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoEOClass' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.sao_band_position' (src/top.cpp:34) in dimension 1 completely.
Command         transform done; 0.93 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
Command         transform done; 1.73 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.67 seconds; current allocated memory: 281.258 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.o.2.bc -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:188:31)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:205:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:206:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:208:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:219:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:46:14)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:191:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
Command         transform done; 2.9 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.82 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.91 seconds; current allocated memory: 466.023 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.02 sec.
Command     elaborate done; 46.41 sec.
Execute     ap_eval exec zip -j /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
Execute       ap_set_top_model cabac_top 
Execute       get_model_list cabac_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cabac_top 
Execute       preproc_iomode -model cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       preproc_iomode -model sao_top 
Execute       preproc_iomode -model sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       preproc_iomode -model sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       preproc_iomode -model sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       preproc_iomode -model sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       preproc_iomode -model sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       preproc_iomode -model parseSAOEO 
Execute       preproc_iomode -model sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       preproc_iomode -model decode_decision 
Execute       preproc_iomode -model decode_regular 
Execute       preproc_iomode -model decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       preproc_iomode -model parseSAOMergeFlag 
Execute       preproc_iomode -model sao_top_Pipeline_2 
Execute       preproc_iomode -model sao_top_Pipeline_1 
Execute       preproc_iomode -model cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       preproc_iomode -model cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       preproc_iomode -model cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       get_model_list cabac_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: cabac_top_Pipeline_VITIS_LOOP_29_1 cabac_top_Pipeline_VITIS_LOOP_40_1 cabac_top_Pipeline_VITIS_LOOP_8_1 cabac_top_Pipeline_VITIS_LOOP_45_1 sao_top_Pipeline_1 sao_top_Pipeline_2 parseSAOMergeFlag decode_regular_Pipeline_VITIS_LOOP_53_1 decode_regular decode_decision sao_top_Pipeline_VITIS_LOOP_54_1 parseSAOEO sao_top_Pipeline_VITIS_LOOP_162_3 sao_top_Pipeline_VITIS_LOOP_96_1 sao_top_Pipeline_VITIS_LOOP_189_4 sao_top_Pipeline_VITIS_LOOP_201_5 sao_top_Pipeline_VITIS_LOOP_213_6 sao_top cabac_top_Pipeline_VITIS_LOOP_14_1 cabac_top
INFO-FLOW: Configuring Module : cabac_top_Pipeline_VITIS_LOOP_29_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       apply_spec_resource_limit cabac_top_Pipeline_VITIS_LOOP_29_1 
INFO-FLOW: Configuring Module : cabac_top_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit cabac_top_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : cabac_top_Pipeline_VITIS_LOOP_8_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       apply_spec_resource_limit cabac_top_Pipeline_VITIS_LOOP_8_1 
INFO-FLOW: Configuring Module : cabac_top_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       apply_spec_resource_limit cabac_top_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Configuring Module : sao_top_Pipeline_1 ...
Execute       set_default_model sao_top_Pipeline_1 
Execute       apply_spec_resource_limit sao_top_Pipeline_1 
INFO-FLOW: Configuring Module : sao_top_Pipeline_2 ...
Execute       set_default_model sao_top_Pipeline_2 
Execute       apply_spec_resource_limit sao_top_Pipeline_2 
INFO-FLOW: Configuring Module : parseSAOMergeFlag ...
Execute       set_default_model parseSAOMergeFlag 
Execute       apply_spec_resource_limit parseSAOMergeFlag 
INFO-FLOW: Configuring Module : decode_regular_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       apply_spec_resource_limit decode_regular_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Configuring Module : decode_regular ...
Execute       set_default_model decode_regular 
Execute       apply_spec_resource_limit decode_regular 
INFO-FLOW: Configuring Module : decode_decision ...
Execute       set_default_model decode_decision 
Execute       apply_spec_resource_limit decode_decision 
INFO-FLOW: Configuring Module : sao_top_Pipeline_VITIS_LOOP_54_1 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       apply_spec_resource_limit sao_top_Pipeline_VITIS_LOOP_54_1 
INFO-FLOW: Configuring Module : parseSAOEO ...
Execute       set_default_model parseSAOEO 
Execute       apply_spec_resource_limit parseSAOEO 
INFO-FLOW: Configuring Module : sao_top_Pipeline_VITIS_LOOP_162_3 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       apply_spec_resource_limit sao_top_Pipeline_VITIS_LOOP_162_3 
INFO-FLOW: Configuring Module : sao_top_Pipeline_VITIS_LOOP_96_1 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       apply_spec_resource_limit sao_top_Pipeline_VITIS_LOOP_96_1 
INFO-FLOW: Configuring Module : sao_top_Pipeline_VITIS_LOOP_189_4 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       apply_spec_resource_limit sao_top_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Configuring Module : sao_top_Pipeline_VITIS_LOOP_201_5 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       apply_spec_resource_limit sao_top_Pipeline_VITIS_LOOP_201_5 
INFO-FLOW: Configuring Module : sao_top_Pipeline_VITIS_LOOP_213_6 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       apply_spec_resource_limit sao_top_Pipeline_VITIS_LOOP_213_6 
INFO-FLOW: Configuring Module : sao_top ...
Execute       set_default_model sao_top 
Execute       apply_spec_resource_limit sao_top 
INFO-FLOW: Configuring Module : cabac_top_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       apply_spec_resource_limit cabac_top_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Configuring Module : cabac_top ...
Execute       set_default_model cabac_top 
Execute       apply_spec_resource_limit cabac_top 
INFO-FLOW: Model list for preprocess: cabac_top_Pipeline_VITIS_LOOP_29_1 cabac_top_Pipeline_VITIS_LOOP_40_1 cabac_top_Pipeline_VITIS_LOOP_8_1 cabac_top_Pipeline_VITIS_LOOP_45_1 sao_top_Pipeline_1 sao_top_Pipeline_2 parseSAOMergeFlag decode_regular_Pipeline_VITIS_LOOP_53_1 decode_regular decode_decision sao_top_Pipeline_VITIS_LOOP_54_1 parseSAOEO sao_top_Pipeline_VITIS_LOOP_162_3 sao_top_Pipeline_VITIS_LOOP_96_1 sao_top_Pipeline_VITIS_LOOP_189_4 sao_top_Pipeline_VITIS_LOOP_201_5 sao_top_Pipeline_VITIS_LOOP_213_6 sao_top cabac_top_Pipeline_VITIS_LOOP_14_1 cabac_top
INFO-FLOW: Preprocessing Module: cabac_top_Pipeline_VITIS_LOOP_29_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       cdfg_preprocess -model cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_29_1 
INFO-FLOW: Preprocessing Module: cabac_top_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: cabac_top_Pipeline_VITIS_LOOP_8_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       cdfg_preprocess -model cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_8_1 
INFO-FLOW: Preprocessing Module: cabac_top_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       cdfg_preprocess -model cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_1 ...
Execute       set_default_model sao_top_Pipeline_1 
Execute       cdfg_preprocess -model sao_top_Pipeline_1 
Execute       rtl_gen_preprocess sao_top_Pipeline_1 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_2 ...
Execute       set_default_model sao_top_Pipeline_2 
Execute       cdfg_preprocess -model sao_top_Pipeline_2 
Execute       rtl_gen_preprocess sao_top_Pipeline_2 
INFO-FLOW: Preprocessing Module: parseSAOMergeFlag ...
Execute       set_default_model parseSAOMergeFlag 
Execute       cdfg_preprocess -model parseSAOMergeFlag 
Execute       rtl_gen_preprocess parseSAOMergeFlag 
INFO-FLOW: Preprocessing Module: decode_regular_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       cdfg_preprocess -model decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess decode_regular_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Preprocessing Module: decode_regular ...
Execute       set_default_model decode_regular 
Execute       cdfg_preprocess -model decode_regular 
Execute       rtl_gen_preprocess decode_regular 
INFO-FLOW: Preprocessing Module: decode_decision ...
Execute       set_default_model decode_decision 
Execute       cdfg_preprocess -model decode_decision 
Execute       rtl_gen_preprocess decode_decision 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_VITIS_LOOP_54_1 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       cdfg_preprocess -model sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_54_1 
INFO-FLOW: Preprocessing Module: parseSAOEO ...
Execute       set_default_model parseSAOEO 
Execute       cdfg_preprocess -model parseSAOEO 
Execute       rtl_gen_preprocess parseSAOEO 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_VITIS_LOOP_162_3 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       cdfg_preprocess -model sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_162_3 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_VITIS_LOOP_96_1 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       cdfg_preprocess -model sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_96_1 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_VITIS_LOOP_189_4 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       cdfg_preprocess -model sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_VITIS_LOOP_201_5 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       cdfg_preprocess -model sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_201_5 
INFO-FLOW: Preprocessing Module: sao_top_Pipeline_VITIS_LOOP_213_6 ...
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       cdfg_preprocess -model sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_213_6 
INFO-FLOW: Preprocessing Module: sao_top ...
Execute       set_default_model sao_top 
Execute       cdfg_preprocess -model sao_top 
Execute       rtl_gen_preprocess sao_top 
INFO-FLOW: Preprocessing Module: cabac_top_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       cdfg_preprocess -model cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Preprocessing Module: cabac_top ...
Execute       set_default_model cabac_top 
Execute       cdfg_preprocess -model cabac_top 
Execute       rtl_gen_preprocess cabac_top 
INFO-FLOW: Model list for synthesis: cabac_top_Pipeline_VITIS_LOOP_29_1 cabac_top_Pipeline_VITIS_LOOP_40_1 cabac_top_Pipeline_VITIS_LOOP_8_1 cabac_top_Pipeline_VITIS_LOOP_45_1 sao_top_Pipeline_1 sao_top_Pipeline_2 parseSAOMergeFlag decode_regular_Pipeline_VITIS_LOOP_53_1 decode_regular decode_decision sao_top_Pipeline_VITIS_LOOP_54_1 parseSAOEO sao_top_Pipeline_VITIS_LOOP_162_3 sao_top_Pipeline_VITIS_LOOP_96_1 sao_top_Pipeline_VITIS_LOOP_189_4 sao_top_Pipeline_VITIS_LOOP_201_5 sao_top_Pipeline_VITIS_LOOP_213_6 sao_top cabac_top_Pipeline_VITIS_LOOP_14_1 cabac_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       schedule -model cabac_top_Pipeline_VITIS_LOOP_29_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 468.285 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.sched.adb -f 
INFO-FLOW: Finish scheduling cabac_top_Pipeline_VITIS_LOOP_29_1.
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       bind -model cabac_top_Pipeline_VITIS_LOOP_29_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 468.285 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.bind.adb -f 
INFO-FLOW: Finish binding cabac_top_Pipeline_VITIS_LOOP_29_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model cabac_top_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 468.812 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling cabac_top_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model cabac_top_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.812 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding cabac_top_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       schedule -model cabac_top_Pipeline_VITIS_LOOP_8_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 469.227 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.sched.adb -f 
INFO-FLOW: Finish scheduling cabac_top_Pipeline_VITIS_LOOP_8_1.
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       bind -model cabac_top_Pipeline_VITIS_LOOP_8_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.227 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.bind.adb -f 
INFO-FLOW: Finish binding cabac_top_Pipeline_VITIS_LOOP_8_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       schedule -model cabac_top_Pipeline_VITIS_LOOP_45_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.488 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.sched.adb -f 
INFO-FLOW: Finish scheduling cabac_top_Pipeline_VITIS_LOOP_45_1.
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       bind -model cabac_top_Pipeline_VITIS_LOOP_45_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.488 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.bind.adb -f 
INFO-FLOW: Finish binding cabac_top_Pipeline_VITIS_LOOP_45_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_1 
Execute       schedule -model sao_top_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.777 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_1.
Execute       set_default_model sao_top_Pipeline_1 
Execute       bind -model sao_top_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.777 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_2 
Execute       schedule -model sao_top_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.004 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_2.
Execute       set_default_model sao_top_Pipeline_2 
Execute       bind -model sao_top_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 470.004 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model parseSAOMergeFlag 
Execute       schedule -model parseSAOMergeFlag 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.203 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.sched.adb -f 
INFO-FLOW: Finish scheduling parseSAOMergeFlag.
Execute       set_default_model parseSAOMergeFlag 
Execute       bind -model parseSAOMergeFlag 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.203 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.bind.adb -f 
INFO-FLOW: Finish binding parseSAOMergeFlag.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       schedule -model decode_regular_Pipeline_VITIS_LOOP_53_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 470.711 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.sched.adb -f 
INFO-FLOW: Finish scheduling decode_regular_Pipeline_VITIS_LOOP_53_1.
Execute       set_default_model decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       bind -model decode_regular_Pipeline_VITIS_LOOP_53_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.711 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.bind.adb -f 
INFO-FLOW: Finish binding decode_regular_Pipeline_VITIS_LOOP_53_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_regular 
Execute       schedule -model decode_regular 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 471.207 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.sched.adb -f 
INFO-FLOW: Finish scheduling decode_regular.
Execute       set_default_model decode_regular 
Execute       bind -model decode_regular 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 471.207 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.bind.adb -f 
INFO-FLOW: Finish binding decode_regular.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_decision 
Execute       schedule -model decode_decision 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 471.805 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.sched.adb -f 
INFO-FLOW: Finish scheduling decode_decision.
Execute       set_default_model decode_decision 
Execute       bind -model decode_decision 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 471.805 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.bind.adb -f 
INFO-FLOW: Finish binding decode_decision.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       schedule -model sao_top_Pipeline_VITIS_LOOP_54_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 472.637 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_VITIS_LOOP_54_1.
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       bind -model sao_top_Pipeline_VITIS_LOOP_54_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 472.637 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_VITIS_LOOP_54_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model parseSAOEO 
Execute       schedule -model parseSAOEO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 472.922 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.sched.adb -f 
INFO-FLOW: Finish scheduling parseSAOEO.
Execute       set_default_model parseSAOEO 
Execute       bind -model parseSAOEO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 472.922 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.bind.adb -f 
INFO-FLOW: Finish binding parseSAOEO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       schedule -model sao_top_Pipeline_VITIS_LOOP_162_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 473.762 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_VITIS_LOOP_162_3.
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       bind -model sao_top_Pipeline_VITIS_LOOP_162_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 473.762 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_VITIS_LOOP_162_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       schedule -model sao_top_Pipeline_VITIS_LOOP_96_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 474.414 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_VITIS_LOOP_96_1.
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       bind -model sao_top_Pipeline_VITIS_LOOP_96_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.414 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_VITIS_LOOP_96_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       schedule -model sao_top_Pipeline_VITIS_LOOP_189_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 474.977 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_VITIS_LOOP_189_4.
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       bind -model sao_top_Pipeline_VITIS_LOOP_189_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 474.977 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_VITIS_LOOP_189_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       schedule -model sao_top_Pipeline_VITIS_LOOP_201_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 475.777 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_VITIS_LOOP_201_5.
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       bind -model sao_top_Pipeline_VITIS_LOOP_201_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.777 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_VITIS_LOOP_201_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       schedule -model sao_top_Pipeline_VITIS_LOOP_213_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 476.469 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top_Pipeline_VITIS_LOOP_213_6.
Execute       set_default_model sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       bind -model sao_top_Pipeline_VITIS_LOOP_213_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 476.469 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.bind.adb -f 
INFO-FLOW: Finish binding sao_top_Pipeline_VITIS_LOOP_213_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sao_top 
Execute       schedule -model sao_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 482.484 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.sched.adb -f 
INFO-FLOW: Finish scheduling sao_top.
Execute       set_default_model sao_top 
Execute       bind -model sao_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 482.484 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.bind.adb -f 
INFO-FLOW: Finish binding sao_top.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       schedule -model cabac_top_Pipeline_VITIS_LOOP_14_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 482.484 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.sched.adb -f 
INFO-FLOW: Finish scheduling cabac_top_Pipeline_VITIS_LOOP_14_1.
Execute       set_default_model cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       bind -model cabac_top_Pipeline_VITIS_LOOP_14_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 482.484 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.bind.adb -f 
INFO-FLOW: Finish binding cabac_top_Pipeline_VITIS_LOOP_14_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cabac_top 
Execute       schedule -model cabac_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 482.484 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.sched.adb -f 
INFO-FLOW: Finish scheduling cabac_top.
Execute       set_default_model cabac_top 
Execute       bind -model cabac_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 482.484 MB.
Execute       syn_report -verbosereport -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.bind.adb -f 
INFO-FLOW: Finish binding cabac_top.
Execute       get_model_list cabac_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess sao_top_Pipeline_1 
Execute       rtl_gen_preprocess sao_top_Pipeline_2 
Execute       rtl_gen_preprocess parseSAOMergeFlag 
Execute       rtl_gen_preprocess decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess decode_regular 
Execute       rtl_gen_preprocess decode_decision 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       rtl_gen_preprocess parseSAOEO 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       rtl_gen_preprocess sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       rtl_gen_preprocess sao_top 
Execute       rtl_gen_preprocess cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       rtl_gen_preprocess cabac_top 
INFO-FLOW: Model list for RTL generation: cabac_top_Pipeline_VITIS_LOOP_29_1 cabac_top_Pipeline_VITIS_LOOP_40_1 cabac_top_Pipeline_VITIS_LOOP_8_1 cabac_top_Pipeline_VITIS_LOOP_45_1 sao_top_Pipeline_1 sao_top_Pipeline_2 parseSAOMergeFlag decode_regular_Pipeline_VITIS_LOOP_53_1 decode_regular decode_decision sao_top_Pipeline_VITIS_LOOP_54_1 parseSAOEO sao_top_Pipeline_VITIS_LOOP_162_3 sao_top_Pipeline_VITIS_LOOP_96_1 sao_top_Pipeline_VITIS_LOOP_189_4 sao_top_Pipeline_VITIS_LOOP_201_5 sao_top_Pipeline_VITIS_LOOP_213_6 sao_top cabac_top_Pipeline_VITIS_LOOP_14_1 cabac_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cabac_top_Pipeline_VITIS_LOOP_29_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 482.500 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_29_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_29_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1 
Execute       syn_report -csynth -model cabac_top_Pipeline_VITIS_LOOP_29_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_29_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cabac_top_Pipeline_VITIS_LOOP_29_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_29_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cabac_top_Pipeline_VITIS_LOOP_29_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_29_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.adb 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_29_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cabac_top_Pipeline_VITIS_LOOP_29_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cabac_top_Pipeline_VITIS_LOOP_40_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 483.797 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model cabac_top_Pipeline_VITIS_LOOP_40_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cabac_top_Pipeline_VITIS_LOOP_40_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cabac_top_Pipeline_VITIS_LOOP_40_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_40_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cabac_top_Pipeline_VITIS_LOOP_40_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cabac_top_Pipeline_VITIS_LOOP_8_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 485.152 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_8_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_8_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_8_1 
Execute       syn_report -csynth -model cabac_top_Pipeline_VITIS_LOOP_8_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_8_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cabac_top_Pipeline_VITIS_LOOP_8_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_8_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cabac_top_Pipeline_VITIS_LOOP_8_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_8_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.adb 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_8_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cabac_top_Pipeline_VITIS_LOOP_8_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cabac_top_Pipeline_VITIS_LOOP_45_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 485.918 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_45_1 
Execute       syn_report -csynth -model cabac_top_Pipeline_VITIS_LOOP_45_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_45_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cabac_top_Pipeline_VITIS_LOOP_45_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_45_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cabac_top_Pipeline_VITIS_LOOP_45_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_45_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.adb 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_45_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cabac_top_Pipeline_VITIS_LOOP_45_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 486.594 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_1 
Execute       gen_rtl sao_top_Pipeline_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_1 
Execute       syn_report -csynth -model sao_top_Pipeline_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.adb 
Execute       db_write -model sao_top_Pipeline_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_2 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 487.277 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_2 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_2 
Execute       gen_rtl sao_top_Pipeline_2 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_2 
Execute       syn_report -csynth -model sao_top_Pipeline_2 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_2 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_2 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_2 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.adb 
Execute       db_write -model sao_top_Pipeline_2 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_2 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model parseSAOMergeFlag -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 488.156 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl parseSAOMergeFlag -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_parseSAOMergeFlag 
Execute       gen_rtl parseSAOMergeFlag -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_parseSAOMergeFlag 
Execute       syn_report -csynth -model parseSAOMergeFlag -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/parseSAOMergeFlag_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model parseSAOMergeFlag -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/parseSAOMergeFlag_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model parseSAOMergeFlag -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model parseSAOMergeFlag -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.adb 
Execute       db_write -model parseSAOMergeFlag -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info parseSAOMergeFlag -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decode_regular_Pipeline_VITIS_LOOP_53_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 489.676 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_regular_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       gen_rtl decode_regular_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1 
Execute       syn_report -csynth -model decode_regular_Pipeline_VITIS_LOOP_53_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/decode_regular_Pipeline_VITIS_LOOP_53_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decode_regular_Pipeline_VITIS_LOOP_53_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/decode_regular_Pipeline_VITIS_LOOP_53_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decode_regular_Pipeline_VITIS_LOOP_53_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decode_regular_Pipeline_VITIS_LOOP_53_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.adb 
Execute       db_write -model decode_regular_Pipeline_VITIS_LOOP_53_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decode_regular_Pipeline_VITIS_LOOP_53_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decode_regular -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 491.691 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_regular -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_decode_regular 
Execute       gen_rtl decode_regular -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_decode_regular 
Execute       syn_report -csynth -model decode_regular -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/decode_regular_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decode_regular -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/decode_regular_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decode_regular -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decode_regular -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.adb 
Execute       db_write -model decode_regular -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decode_regular -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decode_decision -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 493.527 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_decision -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_decode_decision 
Execute       gen_rtl decode_decision -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_decode_decision 
Execute       syn_report -csynth -model decode_decision -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/decode_decision_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decode_decision -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/decode_decision_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decode_decision -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decode_decision -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.adb 
Execute       db_write -model decode_decision -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decode_decision -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_VITIS_LOOP_54_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 495.293 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_54_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_54_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1 
Execute       syn_report -csynth -model sao_top_Pipeline_VITIS_LOOP_54_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_54_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_VITIS_LOOP_54_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_54_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_VITIS_LOOP_54_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_54_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.adb 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_54_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_VITIS_LOOP_54_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model parseSAOEO -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.191 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl parseSAOEO -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_parseSAOEO 
Execute       gen_rtl parseSAOEO -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_parseSAOEO 
Execute       syn_report -csynth -model parseSAOEO -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/parseSAOEO_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model parseSAOEO -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/parseSAOEO_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model parseSAOEO -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model parseSAOEO -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.adb 
Execute       db_write -model parseSAOEO -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info parseSAOEO -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_VITIS_LOOP_162_3 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 499.324 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_162_3 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_162_3 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3 
Execute       syn_report -csynth -model sao_top_Pipeline_VITIS_LOOP_162_3 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_162_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_VITIS_LOOP_162_3 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_162_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_VITIS_LOOP_162_3 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_162_3 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.adb 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_162_3 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_VITIS_LOOP_162_3 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_VITIS_LOOP_96_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 501.770 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_96_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_96_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1 
Execute       syn_report -csynth -model sao_top_Pipeline_VITIS_LOOP_96_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_96_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_VITIS_LOOP_96_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_96_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_VITIS_LOOP_96_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_96_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.adb 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_96_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_VITIS_LOOP_96_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_VITIS_LOOP_189_4 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 503.758 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4 
Execute       syn_report -csynth -model sao_top_Pipeline_VITIS_LOOP_189_4 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_189_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_VITIS_LOOP_189_4 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_189_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_VITIS_LOOP_189_4 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_189_4 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.adb 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_189_4 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_VITIS_LOOP_189_4 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_VITIS_LOOP_201_5 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 505.191 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_201_5 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_201_5 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5 
Execute       syn_report -csynth -model sao_top_Pipeline_VITIS_LOOP_201_5 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_201_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_VITIS_LOOP_201_5 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_201_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_VITIS_LOOP_201_5 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_201_5 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.adb 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_201_5 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_VITIS_LOOP_201_5 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top_Pipeline_VITIS_LOOP_213_6 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 507.809 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_213_6 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       gen_rtl sao_top_Pipeline_VITIS_LOOP_213_6 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6 
Execute       syn_report -csynth -model sao_top_Pipeline_VITIS_LOOP_213_6 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_213_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top_Pipeline_VITIS_LOOP_213_6 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_Pipeline_VITIS_LOOP_213_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top_Pipeline_VITIS_LOOP_213_6 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_213_6 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.adb 
Execute       db_write -model sao_top_Pipeline_VITIS_LOOP_213_6 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top_Pipeline_VITIS_LOOP_213_6 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sao_top -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 513.680 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sao_top -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_sao_top 
Execute       gen_rtl sao_top -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_sao_top 
Execute       syn_report -csynth -model sao_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sao_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/sao_top_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sao_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -model sao_top -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.adb 
Execute       db_write -model sao_top -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sao_top -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cabac_top_Pipeline_VITIS_LOOP_14_1 -top_prefix cabac_top_ -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 521.695 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top_cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       gen_rtl cabac_top_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_14_1 
Execute       syn_report -csynth -model cabac_top_Pipeline_VITIS_LOOP_14_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_14_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cabac_top_Pipeline_VITIS_LOOP_14_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_Pipeline_VITIS_LOOP_14_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cabac_top_Pipeline_VITIS_LOOP_14_1 -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_14_1 -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.adb 
Execute       db_write -model cabac_top_Pipeline_VITIS_LOOP_14_1 -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cabac_top_Pipeline_VITIS_LOOP_14_1 -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cabac_top -top_prefix  -sub_prefix cabac_top_ -mg_file /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 525.746 MB.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cabac_top -istop -style xilinx -f -lang vhdl -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/vhdl/cabac_top 
Execute       gen_rtl cabac_top -istop -style xilinx -f -lang vlog -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/verilog/cabac_top 
Execute       syn_report -csynth -model cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/cabac_top_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.49 sec.
Execute       db_write -model cabac_top -f -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.adb 
Execute       db_write -model cabac_top -bindview -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cabac_top -p /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top 
Execute       export_constraint_db -f -tool general -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.constraint.tcl 
Execute       syn_report -designview -model cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.design.xml 
Command       syn_report done; 0.44 sec.
Execute       syn_report -csynthDesign -model cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cabac_top -o /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cabac_top 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain cabac_top 
INFO-FLOW: Model list for RTL component generation: cabac_top_Pipeline_VITIS_LOOP_29_1 cabac_top_Pipeline_VITIS_LOOP_40_1 cabac_top_Pipeline_VITIS_LOOP_8_1 cabac_top_Pipeline_VITIS_LOOP_45_1 sao_top_Pipeline_1 sao_top_Pipeline_2 parseSAOMergeFlag decode_regular_Pipeline_VITIS_LOOP_53_1 decode_regular decode_decision sao_top_Pipeline_VITIS_LOOP_54_1 parseSAOEO sao_top_Pipeline_VITIS_LOOP_162_3 sao_top_Pipeline_VITIS_LOOP_96_1 sao_top_Pipeline_VITIS_LOOP_189_4 sao_top_Pipeline_VITIS_LOOP_201_5 sao_top_Pipeline_VITIS_LOOP_213_6 sao_top cabac_top_Pipeline_VITIS_LOOP_14_1 cabac_top
INFO-FLOW: Handling components in module [cabac_top_Pipeline_VITIS_LOOP_29_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
INFO-FLOW: Handling components in module [cabac_top_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component cabac_top_mul_7s_6ns_13_1_1.
INFO-FLOW: Append model cabac_top_mul_7s_6ns_13_1_1
INFO-FLOW: Found component cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.
INFO-FLOW: Append model cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R
INFO-FLOW: Found component cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.
INFO-FLOW: Append model cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R
INFO-FLOW: Found component cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.
INFO-FLOW: Append model cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cabac_top_Pipeline_VITIS_LOOP_8_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cabac_top_Pipeline_VITIS_LOOP_45_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sao_top_Pipeline_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sao_top_Pipeline_2] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [parseSAOMergeFlag] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.compgen.tcl 
INFO-FLOW: Handling components in module [decode_regular_Pipeline_VITIS_LOOP_53_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [decode_regular] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.compgen.tcl 
INFO-FLOW: Found component cabac_top_decode_regular_lpsTable_ROM_AUTO_1R.
INFO-FLOW: Append model cabac_top_decode_regular_lpsTable_ROM_AUTO_1R
INFO-FLOW: Found component cabac_top_decode_regular_transMPS_ROM_AUTO_1R.
INFO-FLOW: Append model cabac_top_decode_regular_transMPS_ROM_AUTO_1R
INFO-FLOW: Found component cabac_top_decode_regular_transLPS_ROM_AUTO_1R.
INFO-FLOW: Append model cabac_top_decode_regular_transLPS_ROM_AUTO_1R
INFO-FLOW: Handling components in module [decode_decision] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.compgen.tcl 
INFO-FLOW: Handling components in module [sao_top_Pipeline_VITIS_LOOP_54_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [parseSAOEO] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.compgen.tcl 
INFO-FLOW: Handling components in module [sao_top_Pipeline_VITIS_LOOP_162_3] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sao_top_Pipeline_VITIS_LOOP_96_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sao_top_Pipeline_VITIS_LOOP_189_4] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sao_top_Pipeline_VITIS_LOOP_201_5] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.compgen.tcl 
INFO-FLOW: Found component cabac_top_mux_32_8_1_1.
INFO-FLOW: Append model cabac_top_mux_32_8_1_1
INFO-FLOW: Found component cabac_top_mux_32_16_1_1.
INFO-FLOW: Append model cabac_top_mux_32_16_1_1
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sao_top_Pipeline_VITIS_LOOP_213_6] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.compgen.tcl 
INFO-FLOW: Found component cabac_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sao_top] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.compgen.tcl 
INFO-FLOW: Found component cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W.
INFO-FLOW: Append model cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W
INFO-FLOW: Found component cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W.
INFO-FLOW: Append model cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [cabac_top_Pipeline_VITIS_LOOP_14_1] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO-FLOW: Handling components in module [cabac_top] ... 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.compgen.tcl 
INFO-FLOW: Found component cabac_top_ctxTables_RAM_AUTO_1R1W.
INFO-FLOW: Append model cabac_top_ctxTables_RAM_AUTO_1R1W
INFO-FLOW: Found component cabac_top_data_out_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model cabac_top_data_out_1_RAM_AUTO_1R1W
INFO-FLOW: Found component cabac_top_tempBst_RAM_AUTO_1R1W.
INFO-FLOW: Append model cabac_top_tempBst_RAM_AUTO_1R1W
INFO-FLOW: Found component cabac_top_fifo_w8_d512_A.
INFO-FLOW: Append model cabac_top_fifo_w8_d512_A
INFO-FLOW: Found component cabac_top_control_s_axi.
INFO-FLOW: Append model cabac_top_control_s_axi
INFO-FLOW: Found component cabac_top_ctx_m_axi.
INFO-FLOW: Append model cabac_top_ctx_m_axi
INFO-FLOW: Found component cabac_top_regslice_both.
INFO-FLOW: Append model cabac_top_regslice_both
INFO-FLOW: Found component cabac_top_regslice_both.
INFO-FLOW: Append model cabac_top_regslice_both
INFO-FLOW: Found component cabac_top_regslice_both.
INFO-FLOW: Append model cabac_top_regslice_both
INFO-FLOW: Found component cabac_top_regslice_both.
INFO-FLOW: Append model cabac_top_regslice_both
INFO-FLOW: Append model cabac_top_Pipeline_VITIS_LOOP_29_1
INFO-FLOW: Append model cabac_top_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model cabac_top_Pipeline_VITIS_LOOP_8_1
INFO-FLOW: Append model cabac_top_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: Append model sao_top_Pipeline_1
INFO-FLOW: Append model sao_top_Pipeline_2
INFO-FLOW: Append model parseSAOMergeFlag
INFO-FLOW: Append model decode_regular_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: Append model decode_regular
INFO-FLOW: Append model decode_decision
INFO-FLOW: Append model sao_top_Pipeline_VITIS_LOOP_54_1
INFO-FLOW: Append model parseSAOEO
INFO-FLOW: Append model sao_top_Pipeline_VITIS_LOOP_162_3
INFO-FLOW: Append model sao_top_Pipeline_VITIS_LOOP_96_1
INFO-FLOW: Append model sao_top_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: Append model sao_top_Pipeline_VITIS_LOOP_201_5
INFO-FLOW: Append model sao_top_Pipeline_VITIS_LOOP_213_6
INFO-FLOW: Append model sao_top
INFO-FLOW: Append model cabac_top_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: Append model cabac_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cabac_top_mul_7s_6ns_13_1_1 cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_decode_regular_lpsTable_ROM_AUTO_1R cabac_top_decode_regular_transMPS_ROM_AUTO_1R cabac_top_decode_regular_transLPS_ROM_AUTO_1R cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_mux_32_8_1_1 cabac_top_mux_32_16_1_1 cabac_top_flow_control_loop_pipe_sequential_init cabac_top_flow_control_loop_pipe_sequential_init cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W cabac_top_ctxTables_RAM_AUTO_1R1W cabac_top_data_out_1_RAM_AUTO_1R1W cabac_top_tempBst_RAM_AUTO_1R1W cabac_top_fifo_w8_d512_A cabac_top_control_s_axi cabac_top_ctx_m_axi cabac_top_regslice_both cabac_top_regslice_both cabac_top_regslice_both cabac_top_regslice_both cabac_top_Pipeline_VITIS_LOOP_29_1 cabac_top_Pipeline_VITIS_LOOP_40_1 cabac_top_Pipeline_VITIS_LOOP_8_1 cabac_top_Pipeline_VITIS_LOOP_45_1 sao_top_Pipeline_1 sao_top_Pipeline_2 parseSAOMergeFlag decode_regular_Pipeline_VITIS_LOOP_53_1 decode_regular decode_decision sao_top_Pipeline_VITIS_LOOP_54_1 parseSAOEO sao_top_Pipeline_VITIS_LOOP_162_3 sao_top_Pipeline_VITIS_LOOP_96_1 sao_top_Pipeline_VITIS_LOOP_189_4 sao_top_Pipeline_VITIS_LOOP_201_5 sao_top_Pipeline_VITIS_LOOP_213_6 sao_top cabac_top_Pipeline_VITIS_LOOP_14_1 cabac_top
INFO-FLOW: Generating /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cabac_top_mul_7s_6ns_13_1_1
INFO-FLOW: To file: write model cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R
INFO-FLOW: To file: write model cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R
INFO-FLOW: To file: write model cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_decode_regular_lpsTable_ROM_AUTO_1R
INFO-FLOW: To file: write model cabac_top_decode_regular_transMPS_ROM_AUTO_1R
INFO-FLOW: To file: write model cabac_top_decode_regular_transLPS_ROM_AUTO_1R
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_mux_32_8_1_1
INFO-FLOW: To file: write model cabac_top_mux_32_16_1_1
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cabac_top_ctxTables_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cabac_top_data_out_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cabac_top_tempBst_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cabac_top_fifo_w8_d512_A
INFO-FLOW: To file: write model cabac_top_control_s_axi
INFO-FLOW: To file: write model cabac_top_ctx_m_axi
INFO-FLOW: To file: write model cabac_top_regslice_both
INFO-FLOW: To file: write model cabac_top_regslice_both
INFO-FLOW: To file: write model cabac_top_regslice_both
INFO-FLOW: To file: write model cabac_top_regslice_both
INFO-FLOW: To file: write model cabac_top_Pipeline_VITIS_LOOP_29_1
INFO-FLOW: To file: write model cabac_top_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model cabac_top_Pipeline_VITIS_LOOP_8_1
INFO-FLOW: To file: write model cabac_top_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: To file: write model sao_top_Pipeline_1
INFO-FLOW: To file: write model sao_top_Pipeline_2
INFO-FLOW: To file: write model parseSAOMergeFlag
INFO-FLOW: To file: write model decode_regular_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: To file: write model decode_regular
INFO-FLOW: To file: write model decode_decision
INFO-FLOW: To file: write model sao_top_Pipeline_VITIS_LOOP_54_1
INFO-FLOW: To file: write model parseSAOEO
INFO-FLOW: To file: write model sao_top_Pipeline_VITIS_LOOP_162_3
INFO-FLOW: To file: write model sao_top_Pipeline_VITIS_LOOP_96_1
INFO-FLOW: To file: write model sao_top_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: To file: write model sao_top_Pipeline_VITIS_LOOP_201_5
INFO-FLOW: To file: write model sao_top_Pipeline_VITIS_LOOP_213_6
INFO-FLOW: To file: write model sao_top
INFO-FLOW: To file: write model cabac_top_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: To file: write model cabac_top
INFO-FLOW: Generating /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/vhdl' dstVlogDir='/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/vlog' tclDir='/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db' modelList='cabac_top_mul_7s_6ns_13_1_1
cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R
cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R
cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_decode_regular_lpsTable_ROM_AUTO_1R
cabac_top_decode_regular_transMPS_ROM_AUTO_1R
cabac_top_decode_regular_transLPS_ROM_AUTO_1R
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_mux_32_8_1_1
cabac_top_mux_32_16_1_1
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W
cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W
cabac_top_ctxTables_RAM_AUTO_1R1W
cabac_top_data_out_1_RAM_AUTO_1R1W
cabac_top_tempBst_RAM_AUTO_1R1W
cabac_top_fifo_w8_d512_A
cabac_top_control_s_axi
cabac_top_ctx_m_axi
cabac_top_regslice_both
cabac_top_regslice_both
cabac_top_regslice_both
cabac_top_regslice_both
cabac_top_Pipeline_VITIS_LOOP_29_1
cabac_top_Pipeline_VITIS_LOOP_40_1
cabac_top_Pipeline_VITIS_LOOP_8_1
cabac_top_Pipeline_VITIS_LOOP_45_1
sao_top_Pipeline_1
sao_top_Pipeline_2
parseSAOMergeFlag
decode_regular_Pipeline_VITIS_LOOP_53_1
decode_regular
decode_decision
sao_top_Pipeline_VITIS_LOOP_54_1
parseSAOEO
sao_top_Pipeline_VITIS_LOOP_162_3
sao_top_Pipeline_VITIS_LOOP_96_1
sao_top_Pipeline_VITIS_LOOP_189_4
sao_top_Pipeline_VITIS_LOOP_201_5
sao_top_Pipeline_VITIS_LOOP_213_6
sao_top
cabac_top_Pipeline_VITIS_LOOP_14_1
cabac_top
' expOnly='0'
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.34 sec.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cabac_top_decode_regular_lpsTable_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cabac_top_decode_regular_transMPS_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cabac_top_decode_regular_transLPS_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.35 sec.
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cabac_top_data_out_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cabac_top_tempBst_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'streamCtxRAM_U(cabac_top_fifo_w8_d512_A)' using Vivado Default RAMs.
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.3 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.5 seconds; current allocated memory: 533.109 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cabac_top_mul_7s_6ns_13_1_1
cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R
cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R
cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_decode_regular_lpsTable_ROM_AUTO_1R
cabac_top_decode_regular_transMPS_ROM_AUTO_1R
cabac_top_decode_regular_transLPS_ROM_AUTO_1R
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_mux_32_8_1_1
cabac_top_mux_32_16_1_1
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_flow_control_loop_pipe_sequential_init
cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W
cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W
cabac_top_ctxTables_RAM_AUTO_1R1W
cabac_top_data_out_1_RAM_AUTO_1R1W
cabac_top_tempBst_RAM_AUTO_1R1W
cabac_top_fifo_w8_d512_A
cabac_top_control_s_axi
cabac_top_ctx_m_axi
cabac_top_regslice_both
cabac_top_regslice_both
cabac_top_regslice_both
cabac_top_regslice_both
cabac_top_Pipeline_VITIS_LOOP_29_1
cabac_top_Pipeline_VITIS_LOOP_40_1
cabac_top_Pipeline_VITIS_LOOP_8_1
cabac_top_Pipeline_VITIS_LOOP_45_1
sao_top_Pipeline_1
sao_top_Pipeline_2
parseSAOMergeFlag
decode_regular_Pipeline_VITIS_LOOP_53_1
decode_regular
decode_decision
sao_top_Pipeline_VITIS_LOOP_54_1
parseSAOEO
sao_top_Pipeline_VITIS_LOOP_162_3
sao_top_Pipeline_VITIS_LOOP_96_1
sao_top_Pipeline_VITIS_LOOP_189_4
sao_top_Pipeline_VITIS_LOOP_201_5
sao_top_Pipeline_VITIS_LOOP_213_6
sao_top
cabac_top_Pipeline_VITIS_LOOP_14_1
cabac_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.compgen.dataonly.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.compgen.dataonly.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_29_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_8_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_2.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOMergeFlag.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_regular.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/decode_decision.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_54_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/parseSAOEO.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_162_3.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_96_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_189_4.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_201_5.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top_Pipeline_VITIS_LOOP_213_6.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/sao_top.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.constraint.tcl 
Execute       sc_get_clocks cabac_top 
Execute       source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE cabac_top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctx_m_axi_U SOURCE {} VARIABLE {} MODULE cabac_top LOOP {} BUNDLEDNAME ctx DSP 0 BRAM 2 URAM 0}' bind_report_dict='TOP cabac_top DATA {cabac_top {DEPTH 1 CHILDREN {cabac_top_Pipeline_VITIS_LOOP_40_1 cabac_top_Pipeline_VITIS_LOOP_29_1 cabac_top_Pipeline_VITIS_LOOP_8_1 cabac_top_Pipeline_VITIS_LOOP_45_1 sao_top cabac_top_Pipeline_VITIS_LOOP_14_1} BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME streamCtxRAM_fifo_U SOURCE src/top.cpp:26 VARIABLE streamCtxRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ctxTables_U SOURCE src/top.cpp:29 VARIABLE ctxTables LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME data_out_1_U SOURCE {} VARIABLE data_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tempBst_U SOURCE src/top.cpp:44 VARIABLE tempBst LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 5 URAM 0}} cabac_top_Pipeline_VITIS_LOOP_40_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_174_p2 SOURCE src/initializer.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_232_p2 SOURCE src/initializer.cpp:11 VARIABLE add_ln11 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME slope_fu_238_p2 SOURCE src/initializer.cpp:11 VARIABLE slope LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_6ns_13_1_1_U4 SOURCE src/initializer.cpp:14 VARIABLE mul_ln14 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_280_p2 SOURCE src/initializer.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_286_p2 SOURCE src/initializer.cpp:14 VARIABLE add_ln14_1 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln16_fu_335_p2 SOURCE src/initializer.cpp:16 VARIABLE sub_ln16 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME B_FRAME_INIT_VALS_U SOURCE {} VARIABLE B_FRAME_INIT_VALS LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME P_FRAME_INIT_VALS_U SOURCE {} VARIABLE P_FRAME_INIT_VALS LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME I_FRAME_INIT_VALS_U SOURCE {} VARIABLE I_FRAME_INIT_VALS LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} cabac_top_Pipeline_VITIS_LOOP_29_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_108_p2 SOURCE src/initializer.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cabac_top_Pipeline_VITIS_LOOP_8_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_86_p2 SOURCE src/top.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_8_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cabac_top_Pipeline_VITIS_LOOP_45_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_78_p2 SOURCE src/top.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top {DEPTH 2 CHILDREN {sao_top_Pipeline_1 sao_top_Pipeline_2 parseSAOMergeFlag sao_top_Pipeline_VITIS_LOOP_201_5 decode_decision sao_top_Pipeline_VITIS_LOOP_54_1 parseSAOEO sao_top_Pipeline_VITIS_LOOP_162_3 sao_top_Pipeline_VITIS_LOOP_96_1 sao_top_Pipeline_VITIS_LOOP_189_4 sao_top_Pipeline_VITIS_LOOP_213_6} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME sao_offset_abs_U SOURCE src/deBin.cpp:122 VARIABLE sao_offset_abs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME sao_offset_sign_U SOURCE src/deBin.cpp:123 VARIABLE sao_offset_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_1700_p2 SOURCE src/deBin.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_142_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_1749_p2 SOURCE src/deBin.cpp:188 VARIABLE add_ln188 LOOP VITIS_LOOP_142_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_1956_p2 SOURCE src/deBin.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_1971_p2 SOURCE src/deBin.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1 URAM 0}} sao_top_Pipeline_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_58_p2 SOURCE {} VARIABLE empty_51 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top_Pipeline_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_58_p2 SOURCE {} VARIABLE empty_49 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} parseSAOMergeFlag {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_161_p2 SOURCE src/utils.cpp:14 VARIABLE add_ln14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_189_p2 SOURCE src/utils.cpp:16 VARIABLE add_ln16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_194_p2 SOURCE src/utils.cpp:6 VARIABLE add_ln6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_250_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top_Pipeline_VITIS_LOOP_201_5 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_424_p2 SOURCE src/deBin.cpp:201 VARIABLE add_ln201 LOOP VITIS_LOOP_201_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_442_p2 SOURCE src/deBin.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_201_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_453_p2 SOURCE src/deBin.cpp:205 VARIABLE add_ln205 LOOP VITIS_LOOP_201_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_562_p2 SOURCE src/deBin.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_201_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_572_p2 SOURCE src/deBin.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_201_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_582_p2 SOURCE src/deBin.cpp:208 VARIABLE add_ln208 LOOP VITIS_LOOP_201_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} decode_decision {DEPTH 3 CHILDREN decode_regular BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_231_p2 SOURCE src/utils.cpp:14 VARIABLE add_ln14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_279_p2 SOURCE src/utils.cpp:16 VARIABLE add_ln16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_284_p2 SOURCE src/utils.cpp:6 VARIABLE add_ln6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_353_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 1 URAM 0}} decode_regular {DEPTH 4 CHILDREN decode_regular_Pipeline_VITIS_LOOP_53_1 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_262_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_1_fu_295_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME lpsTable_U SOURCE {} VARIABLE lpsTable LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME transMPS_U SOURCE {} VARIABLE transMPS LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME transLPS_U SOURCE {} VARIABLE transLPS LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} decode_regular_Pipeline_VITIS_LOOP_53_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_329_p2 SOURCE src/utils.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_279_p2 SOURCE src/utils.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_298_p2 SOURCE src/utils.cpp:6 VARIABLE add_ln6 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top_Pipeline_VITIS_LOOP_54_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_245_p2 SOURCE src/deBin.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_289_p2 SOURCE src/utils.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_251_p2 SOURCE src/utils.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_270_p2 SOURCE src/utils.cpp:6 VARIABLE add_ln6 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_367_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} parseSAOEO {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_196_p2 SOURCE src/deBin.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_216_p2 SOURCE src/utils.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_236_p2 SOURCE src/utils.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_252_p2 SOURCE src/utils.cpp:6 VARIABLE add_ln6 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_371_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top_Pipeline_VITIS_LOOP_162_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_311_p2 SOURCE src/deBin.cpp:162 VARIABLE add_ln162 LOOP VITIS_LOOP_162_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_321_p2 SOURCE src/deBin.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_162_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_398_p2 SOURCE src/utils.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_162_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_353_p2 SOURCE src/utils.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_162_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_372_p2 SOURCE src/utils.cpp:6 VARIABLE add_ln6 LOOP VITIS_LOOP_162_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_509_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP VITIS_LOOP_162_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top_Pipeline_VITIS_LOOP_96_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_291_p2 SOURCE src/deBin.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_356_p2 SOURCE src/utils.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_306_p2 SOURCE src/utils.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_325_p2 SOURCE src/utils.cpp:6 VARIABLE add_ln6 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_473_p2 SOURCE /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top_Pipeline_VITIS_LOOP_189_4 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_109_p2 SOURCE src/deBin.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_119_p2 SOURCE src/deBin.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_2_fu_138_p2 SOURCE src/deBin.cpp:193 VARIABLE add_ln193_2 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln191_fu_151_p2 SOURCE src/deBin.cpp:191 VARIABLE sub_ln191 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sao_top_Pipeline_VITIS_LOOP_213_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_541_p2 SOURCE src/deBin.cpp:213 VARIABLE add_ln213 LOOP VITIS_LOOP_213_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_559_p2 SOURCE src/deBin.cpp:216 VARIABLE add_ln216 LOOP VITIS_LOOP_213_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_570_p2 SOURCE src/deBin.cpp:217 VARIABLE add_ln217 LOOP VITIS_LOOP_213_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_679_p2 SOURCE src/deBin.cpp:218 VARIABLE add_ln218 LOOP VITIS_LOOP_213_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_689_p2 SOURCE src/deBin.cpp:219 VARIABLE add_ln219 LOOP VITIS_LOOP_213_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_699_p2 SOURCE src/deBin.cpp:220 VARIABLE add_ln220 LOOP VITIS_LOOP_213_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cabac_top_Pipeline_VITIS_LOOP_14_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_139_p2 SOURCE src/top.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_14_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 545.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cabac_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cabac_top.
Execute       syn_report -model cabac_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 13.21 sec.
Command   csynth_design done; 59.68 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.29 seconds. CPU system time: 4.69 seconds. Elapsed time: 59.68 seconds; current allocated memory: -602.270 MB.
Command ap_source done; 62.57 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1 opened at Sun May 07 10:31:24 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/akhilkushe/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.42 sec.
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.64 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
Execute     config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.66 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
Execute   source ./cabac_top/solution1/directives.tcl 
Execute     set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/tb_src/test_1.cpp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/test_1.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/test_1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/test_1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.3 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/src/arith_dec.cpp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/arith_dec.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/arith_dec.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/arith_dec.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.3 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/src/deBin.cpp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/deBin.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/deBin.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/deBin.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.29 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/src/initializer.cpp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/initializer.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/initializer.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/initializer.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.44 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/src/quad_tree.cpp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/quad_tree.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/quad_tree.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/quad_tree.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/src/top.cpp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.92 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/src/utils.cpp /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/utils.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/utils.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/utils.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.2 sec.
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.rtl_wrap.cfg.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.29 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
Execute     source /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/.autopilot/db/cabac_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 33.78 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 63.44 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 76.94 seconds. CPU system time: 6.47 seconds. Elapsed time: 63.44 seconds; current allocated memory: -920.281 MB.
Command ap_source done; 66.41 sec.
Execute cleanup_all 
