{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611579960480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611579960486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 16:06:00 2021 " "Processing started: Mon Jan 25 16:06:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611579960486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579960486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579960486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611579960966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611579960966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK main.v(9) " "Verilog HDL Declaration information at main.v(9): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611579968615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968617 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/UART_Rx.v " "Can't analyze file -- file output_files/UART_Rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968625 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem.v " "Can't analyze file -- file mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM.v(127) " "Verilog HDL information at RAM.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611579968633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968634 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse1.v " "Can't analyze file -- file Pulse1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968646 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Pulse.v " "Can't analyze file -- file st_Pulse.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968651 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Delay.v " "Can't analyze file -- file st_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968656 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_CH2.v " "Can't analyze file -- file Pulse_CH2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968660 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Delay_CH2.v " "Can't analyze file -- file Delay_CH2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968668 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL1.v " "Can't analyze file -- file Pulse_PL1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968673 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL2.v " "Can't analyze file -- file Pulse_PL2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968678 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL3.v " "Can't analyze file -- file Pulse_PL3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968683 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL4.v " "Can't analyze file -- file Pulse_PL4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968687 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL5.v " "Can't analyze file -- file Pulse_PL5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968692 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL6.v " "Can't analyze file -- file Pulse_PL6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968697 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL7.v " "Can't analyze file -- file Pulse_PL7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968702 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Pulse_PL8.v " "Can't analyze file -- file output_files/Pulse_PL8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968706 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Delay_DL1.v " "Can't analyze file -- file Delay_DL1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968710 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL2.v " "Can't analyze file -- file output_files/Delay_DL2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968713 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL3.v " "Can't analyze file -- file output_files/Delay_DL3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968715 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL4.v " "Can't analyze file -- file output_files/Delay_DL4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968718 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL5.v " "Can't analyze file -- file output_files/Delay_DL5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968721 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL6.v " "Can't analyze file -- file output_files/Delay_DL6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968724 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL7.v " "Can't analyze file -- file output_files/Delay_DL7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968727 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL8.v " "Can't analyze file -- file output_files/Delay_DL8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968734 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_st.v " "Can't analyze file -- file Pulse_st.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611579968740 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 DLST.v(18) " "Verilog HDL Expression warning at DLST.v(18): truncated literal to match 24 bits" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/DLST.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1611579968742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579968744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579968744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_START main.v(177) " "Verilog HDL Implicit Net warning at main.v(177): created implicit net for \"PC_START\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579968744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_UART_clk main.v(189) " "Verilog HDL Implicit Net warning at main.v(189): created implicit net for \"control_UART_clk\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579968744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIV_CLK main.v(212) " "Verilog HDL Implicit Net warning at main.v(212): created implicit net for \"DIV_CLK\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579968744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(181) " "Verilog HDL Instantiation warning at main.v(181): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611579968744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(189) " "Verilog HDL Instantiation warning at main.v(189): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 189 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611579968745 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(206) " "Verilog HDL Instantiation warning at main.v(206): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 206 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611579968745 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(249) " "Verilog HDL Instantiation warning at main.v(249): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 249 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611579968745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611579969103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll_inst\"" {  } { { "main.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611579969243 ""}  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611579969243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611579969289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579969289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt Start.v(23) " "Verilog HDL or VHDL warning at Start.v(23): object \"cnt\" assigned a value but never read" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Start.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611579969298 "|main|Start:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_Rx.v(40) " "Verilog HDL assignment warning at UART_Rx.v(40): truncated value with size 32 to match size of target (16)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969316 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 UART_Rx.v(60) " "Verilog HDL assignment warning at UART_Rx.v(60): truncated value with size 9 to match size of target (8)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969316 "|main|UART_Rx:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(139) " "Verilog HDL assignment warning at RAM.v(139): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(141) " "Verilog HDL assignment warning at RAM.v(141): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(142) " "Verilog HDL assignment warning at RAM.v(142): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(146) " "Verilog HDL assignment warning at RAM.v(146): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(148) " "Verilog HDL assignment warning at RAM.v(148): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(149) " "Verilog HDL assignment warning at RAM.v(149): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(153) " "Verilog HDL assignment warning at RAM.v(153): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(155) " "Verilog HDL assignment warning at RAM.v(155): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(156) " "Verilog HDL assignment warning at RAM.v(156): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(159) " "Verilog HDL assignment warning at RAM.v(159): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969322 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(161) " "Verilog HDL assignment warning at RAM.v(161): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(162) " "Verilog HDL assignment warning at RAM.v(162): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(165) " "Verilog HDL assignment warning at RAM.v(165): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(167) " "Verilog HDL assignment warning at RAM.v(167): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(168) " "Verilog HDL assignment warning at RAM.v(168): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(171) " "Verilog HDL assignment warning at RAM.v(171): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(173) " "Verilog HDL assignment warning at RAM.v(173): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(174) " "Verilog HDL assignment warning at RAM.v(174): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(177) " "Verilog HDL assignment warning at RAM.v(177): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(179) " "Verilog HDL assignment warning at RAM.v(179): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(180) " "Verilog HDL assignment warning at RAM.v(180): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(183) " "Verilog HDL assignment warning at RAM.v(183): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(185) " "Verilog HDL assignment warning at RAM.v(185): truncated value with size 8 to match size of target (5)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(186) " "Verilog HDL assignment warning at RAM.v(186): truncated value with size 8 to match size of target (4)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL9_drt RAM.v(60) " "Output port \"PL9_drt\" at RAM.v(60) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL9_del RAM.v(61) " "Output port \"DL9_del\" at RAM.v(61) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch9_type_start RAM.v(62) " "Output port \"ch9_type_start\" at RAM.v(62) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL9 RAM.v(63) " "Output port \"Mult_PL9\" at RAM.v(63) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL9 RAM.v(64) " "Output port \"Mult_DL9\" at RAM.v(64) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL10_drt RAM.v(66) " "Output port \"PL10_drt\" at RAM.v(66) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL10_del RAM.v(67) " "Output port \"DL10_del\" at RAM.v(67) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch10_type_start RAM.v(68) " "Output port \"ch10_type_start\" at RAM.v(68) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL10 RAM.v(69) " "Output port \"Mult_PL10\" at RAM.v(69) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL10 RAM.v(70) " "Output port \"Mult_DL10\" at RAM.v(70) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL11_drt RAM.v(72) " "Output port \"PL11_drt\" at RAM.v(72) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL11_del RAM.v(73) " "Output port \"DL11_del\" at RAM.v(73) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch11_type_start RAM.v(74) " "Output port \"ch11_type_start\" at RAM.v(74) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL11 RAM.v(75) " "Output port \"Mult_PL11\" at RAM.v(75) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL11 RAM.v(76) " "Output port \"Mult_DL11\" at RAM.v(76) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL12_drt RAM.v(78) " "Output port \"PL12_drt\" at RAM.v(78) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL12_del RAM.v(79) " "Output port \"DL12_del\" at RAM.v(79) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch12_type_start RAM.v(80) " "Output port \"ch12_type_start\" at RAM.v(80) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL12 RAM.v(81) " "Output port \"Mult_PL12\" at RAM.v(81) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL12 RAM.v(82) " "Output port \"Mult_DL12\" at RAM.v(82) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL13_drt RAM.v(84) " "Output port \"PL13_drt\" at RAM.v(84) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL13_del RAM.v(85) " "Output port \"DL13_del\" at RAM.v(85) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch13_type_start RAM.v(86) " "Output port \"ch13_type_start\" at RAM.v(86) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL13 RAM.v(87) " "Output port \"Mult_PL13\" at RAM.v(87) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL13 RAM.v(88) " "Output port \"Mult_DL13\" at RAM.v(88) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL14_drt RAM.v(90) " "Output port \"PL14_drt\" at RAM.v(90) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969323 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL14_del RAM.v(91) " "Output port \"DL14_del\" at RAM.v(91) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch14_type_start RAM.v(92) " "Output port \"ch14_type_start\" at RAM.v(92) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL14 RAM.v(93) " "Output port \"Mult_PL14\" at RAM.v(93) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL14 RAM.v(94) " "Output port \"Mult_DL14\" at RAM.v(94) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL15_drt RAM.v(96) " "Output port \"PL15_drt\" at RAM.v(96) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL15_del RAM.v(97) " "Output port \"DL15_del\" at RAM.v(97) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch15_type_start RAM.v(98) " "Output port \"ch15_type_start\" at RAM.v(98) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL15 RAM.v(99) " "Output port \"Mult_PL15\" at RAM.v(99) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL15 RAM.v(100) " "Output port \"Mult_DL15\" at RAM.v(100) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL16_drt RAM.v(102) " "Output port \"PL16_drt\" at RAM.v(102) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL16_del RAM.v(103) " "Output port \"DL16_del\" at RAM.v(103) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch16_type_start RAM.v(104) " "Output port \"ch16_type_start\" at RAM.v(104) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL16 RAM.v(105) " "Output port \"Mult_PL16\" at RAM.v(105) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL16 RAM.v(106) " "Output port \"Mult_DL16\" at RAM.v(106) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611579969324 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:comb_14 " "Elaborating entity \"DLST\" for hierarchy \"DLST:comb_14\"" {  } { { "main.v" "comb_14" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579969344 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969432 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611579969432 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611579969433 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611579969433 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969434 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969434 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969434 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611579969434 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611579969434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611579970673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611579971429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579972479 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611579972665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611579972665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2549 " "Implemented 2549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611579972861 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611579972861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2536 " "Implemented 2536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611579972861 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1611579972861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611579972861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611579972899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 16:06:12 2021 " "Processing ended: Mon Jan 25 16:06:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611579972899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611579972899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611579972899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611579972899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611579973996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611579974001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 16:06:13 2021 " "Processing started: Mon Jan 25 16:06:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611579974001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611579974001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611579974002 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611579974119 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1611579974120 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1611579974120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611579974242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611579974242 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611579974264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611579974295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611579974295 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1611579974339 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1611579974339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611579974401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611579974410 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1611579974650 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611579974665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611579974665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611579974665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611579974665 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611579974665 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611579974671 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611579974671 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611579974672 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611579974672 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611579974672 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611579974672 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611579974673 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611579975293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611579975294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611579975298 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1611579975324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1611579975328 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1611579975328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 26 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN 26 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 5509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL1\|div_clk  " "Automatically promoted node Pulse:PL1\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL1\|div_clk~0 " "Destination node Pulse:PL1\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 2375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL2\|div_clk  " "Automatically promoted node Pulse:PL2\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL2\|div_clk~0 " "Destination node Pulse:PL2\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 2508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 1846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL3\|div_clk  " "Automatically promoted node Pulse:PL3\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL3\|div_clk~0 " "Destination node Pulse:PL3\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 2638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 1677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL4\|div_clk  " "Automatically promoted node Pulse:PL4\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL4\|div_clk~0 " "Destination node Pulse:PL4\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL5\|div_clk  " "Automatically promoted node Pulse:PL5\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL5\|div_clk~0 " "Destination node Pulse:PL5\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 2898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL6\|div_clk  " "Automatically promoted node Pulse:PL6\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL6\|div_clk~0 " "Destination node Pulse:PL6\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 3029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL7\|div_clk  " "Automatically promoted node Pulse:PL7\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL7\|div_clk~0 " "Destination node Pulse:PL7\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 3160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975462 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL8\|div_clk  " "Automatically promoted node Pulse:PL8\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611579975463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL8\|div_clk~0 " "Destination node Pulse:PL8\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 3290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611579975463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611579975463 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611579975463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611579975946 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611579975949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611579975950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611579975953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611579975959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611579975964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611579975964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611579975967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611579976083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1611579976086 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611579976086 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611579976152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1611579976180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611579976735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611579977122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611579977141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611579980129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611579980129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611579980725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.5% " "3e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1611579981858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y13 X31_Y25 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25"} { { 12 { 0 ""} 21 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611579982034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611579982034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1611579983980 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611579983980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611579983984 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.32 " "Total time spent on timing analysis during the Fitter is 2.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611579984164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611579984182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611579984798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611579984800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611579985571 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611579986248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611579986539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611579987148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 16:06:27 2021 " "Processing ended: Mon Jan 25 16:06:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611579987148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611579987148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611579987148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611579987148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611579988080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611579988086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 16:06:27 2021 " "Processing started: Mon Jan 25 16:06:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611579988086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611579988086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611579988086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1611579988362 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611579988701 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611579988734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611579989082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 16:06:29 2021 " "Processing ended: Mon Jan 25 16:06:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611579989082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611579989082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611579989082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611579989082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611579989982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611579989987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 16:06:29 2021 " "Processing started: Mon Jan 25 16:06:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611579989987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1611579989987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_pow --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1611579989987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1611579990262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1611579990268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1611579990268 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1611579990611 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL1\|div_clk " "Node: Pulse:PL1\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL1\|cnt1\[27\] Pulse:PL1\|div_clk " "Register Pulse:PL1\|cnt1\[27\] is being clocked by Pulse:PL1\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Pulse:PL1|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:comb_13\|DATA\[105\]\[0\] clk " "Register RAM:comb_13\|DATA\[105\]\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_Rx:comb_12\|UART_clk " "Node: UART_Rx:comb_12\|UART_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_Rx:comb_12\|wr_addr\[5\] UART_Rx:comb_12\|UART_clk " "Register UART_Rx:comb_12\|wr_addr\[5\] is being clocked by UART_Rx:comb_12\|UART_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|UART_Rx:comb_12|UART_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL8\|div_clk " "Node: Delay:DL8\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL8\|End_Flg Delay:DL8\|div_clk " "Register Delay:DL8\|End_Flg is being clocked by Delay:DL8\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Delay:DL8|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL8\|div_clk " "Node: Pulse:PL8\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL8\|launch_DL Pulse:PL8\|div_clk " "Register Pulse:PL8\|launch_DL is being clocked by Pulse:PL8\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Pulse:PL8|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL7\|div_clk " "Node: Delay:DL7\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL7\|launch_PL Delay:DL7\|div_clk " "Register Delay:DL7\|launch_PL is being clocked by Delay:DL7\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Delay:DL7|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL7\|div_clk " "Node: Pulse:PL7\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL7\|launch_DL Pulse:PL7\|div_clk " "Register Pulse:PL7\|launch_DL is being clocked by Pulse:PL7\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Pulse:PL7|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL6\|div_clk " "Node: Delay:DL6\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL6\|launch_PL Delay:DL6\|div_clk " "Register Delay:DL6\|launch_PL is being clocked by Delay:DL6\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Delay:DL6|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL6\|div_clk " "Node: Pulse:PL6\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL6\|launch_DL Pulse:PL6\|div_clk " "Register Pulse:PL6\|launch_DL is being clocked by Pulse:PL6\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Pulse:PL6|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL5\|div_clk " "Node: Delay:DL5\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL5\|launch_PL Delay:DL5\|div_clk " "Register Delay:DL5\|launch_PL is being clocked by Delay:DL5\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Delay:DL5|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL5\|div_clk " "Node: Pulse:PL5\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL5\|launch_DL Pulse:PL5\|div_clk " "Register Pulse:PL5\|launch_DL is being clocked by Pulse:PL5\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Pulse:PL5|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL4\|div_clk " "Node: Delay:DL4\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL4\|launch_PL Delay:DL4\|div_clk " "Register Delay:DL4\|launch_PL is being clocked by Delay:DL4\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Delay:DL4|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL4\|div_clk " "Node: Pulse:PL4\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL4\|launch_DL Pulse:PL4\|div_clk " "Register Pulse:PL4\|launch_DL is being clocked by Pulse:PL4\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Pulse:PL4|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL3\|div_clk " "Node: Delay:DL3\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL3\|launch_PL Delay:DL3\|div_clk " "Register Delay:DL3\|launch_PL is being clocked by Delay:DL3\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Delay:DL3|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL3\|div_clk " "Node: Pulse:PL3\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL3\|launch_DL Pulse:PL3\|div_clk " "Register Pulse:PL3\|launch_DL is being clocked by Pulse:PL3\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990617 "|main|Pulse:PL3|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL2\|div_clk " "Node: Delay:DL2\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL2\|launch_PL Delay:DL2\|div_clk " "Register Delay:DL2\|launch_PL is being clocked by Delay:DL2\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990618 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990618 "|main|Delay:DL2|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pulse:PL2\|div_clk " "Node: Pulse:PL2\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pulse:PL2\|launch_DL Pulse:PL2\|div_clk " "Register Pulse:PL2\|launch_DL is being clocked by Pulse:PL2\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990618 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990618 "|main|Pulse:PL2|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Delay:DL1\|div_clk " "Node: Delay:DL1\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Delay:DL1\|launch_PL Delay:DL1\|div_clk " "Register Delay:DL1\|launch_PL is being clocked by Delay:DL1\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611579990618 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1611579990618 "|main|Delay:DL1|div_clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1611579990619 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1611579990633 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1611579990633 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1611579990657 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1611579990660 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1611579990687 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1611579990847 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1611579990888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1611579991721 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1611579992202 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "126.69 mW " "Total thermal power estimate for the design is 126.69 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1611579992410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611579992620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 16:06:32 2021 " "Processing ended: Mon Jan 25 16:06:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611579992620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611579992620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611579992620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1611579992620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1611579993688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611579993693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 16:06:33 2021 " "Processing started: Mon Jan 25 16:06:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611579993693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1611579993693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1611579993693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1611579993813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1611579994169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1611579994169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579994197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579994197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1611579994400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579994400 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk clk " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1611579994404 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1611579994404 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611579994404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579994405 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL1\|div_clk Pulse:PL1\|div_clk " "create_clock -period 1.000 -name Pulse:PL1\|div_clk Pulse:PL1\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk " "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL8\|div_clk Delay:DL8\|div_clk " "create_clock -period 1.000 -name Delay:DL8\|div_clk Delay:DL8\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL8\|div_clk Pulse:PL8\|div_clk " "create_clock -period 1.000 -name Pulse:PL8\|div_clk Pulse:PL8\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL7\|div_clk Delay:DL7\|div_clk " "create_clock -period 1.000 -name Delay:DL7\|div_clk Delay:DL7\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL7\|div_clk Pulse:PL7\|div_clk " "create_clock -period 1.000 -name Pulse:PL7\|div_clk Pulse:PL7\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL6\|div_clk Delay:DL6\|div_clk " "create_clock -period 1.000 -name Delay:DL6\|div_clk Delay:DL6\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL6\|div_clk Pulse:PL6\|div_clk " "create_clock -period 1.000 -name Pulse:PL6\|div_clk Pulse:PL6\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL5\|div_clk Delay:DL5\|div_clk " "create_clock -period 1.000 -name Delay:DL5\|div_clk Delay:DL5\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL5\|div_clk Pulse:PL5\|div_clk " "create_clock -period 1.000 -name Pulse:PL5\|div_clk Pulse:PL5\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL4\|div_clk Delay:DL4\|div_clk " "create_clock -period 1.000 -name Delay:DL4\|div_clk Delay:DL4\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL4\|div_clk Pulse:PL4\|div_clk " "create_clock -period 1.000 -name Pulse:PL4\|div_clk Pulse:PL4\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL3\|div_clk Delay:DL3\|div_clk " "create_clock -period 1.000 -name Delay:DL3\|div_clk Delay:DL3\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL3\|div_clk Pulse:PL3\|div_clk " "create_clock -period 1.000 -name Pulse:PL3\|div_clk Pulse:PL3\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL2\|div_clk Delay:DL2\|div_clk " "create_clock -period 1.000 -name Delay:DL2\|div_clk Delay:DL2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL2\|div_clk Pulse:PL2\|div_clk " "create_clock -period 1.000 -name Pulse:PL2\|div_clk Pulse:PL2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL1\|div_clk Delay:DL1\|div_clk " "create_clock -period 1.000 -name Delay:DL1\|div_clk Delay:DL1\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611579994408 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611579994408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1611579994426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611579994431 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1611579994432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611579994442 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1611579994476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611579994501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.605 " "Worst-case setup slack is -5.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.605            -130.459 Pulse:PL6\|div_clk  " "   -5.605            -130.459 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.270            -136.567 Pulse:PL3\|div_clk  " "   -5.270            -136.567 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.203            -122.831 Pulse:PL5\|div_clk  " "   -5.203            -122.831 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.077             -93.988 Delay:DL8\|div_clk  " "   -5.077             -93.988 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.812            -113.145 Pulse:PL8\|div_clk  " "   -4.812            -113.145 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.716            -124.933 Pulse:PL2\|div_clk  " "   -4.716            -124.933 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.433            -134.326 Pulse:PL4\|div_clk  " "   -4.433            -134.326 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.382            -140.951 Pulse:PL7\|div_clk  " "   -4.382            -140.951 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.207            -112.287 Delay:DL4\|div_clk  " "   -4.207            -112.287 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.202            -113.845 Delay:DL5\|div_clk  " "   -4.202            -113.845 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.151             -94.052 Delay:DL1\|div_clk  " "   -4.151             -94.052 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.147            -126.689 Delay:DL2\|div_clk  " "   -4.147            -126.689 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.119            -116.789 Delay:DL6\|div_clk  " "   -4.119            -116.789 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.105             -84.498 Delay:DL7\|div_clk  " "   -4.105             -84.498 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.960             -93.358 Pulse:PL1\|div_clk  " "   -3.960             -93.358 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415             -87.916 Delay:DL3\|div_clk  " "   -3.415             -87.916 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837            -910.221 clk  " "   -2.837            -910.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.581             -28.604 UART_Rx:comb_12\|UART_clk  " "   -2.581             -28.604 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091            -173.524 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.091            -173.524 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579994507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.517 " "Worst-case hold slack is -0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517              -7.739 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.517              -7.739 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 Pulse:PL2\|div_clk  " "    0.359               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Pulse:PL1\|div_clk  " "    0.360               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Pulse:PL3\|div_clk  " "    0.360               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Pulse:PL4\|div_clk  " "    0.360               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Pulse:PL6\|div_clk  " "    0.360               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Pulse:PL7\|div_clk  " "    0.360               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 Pulse:PL5\|div_clk  " "    0.361               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clk  " "    0.361               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 Pulse:PL8\|div_clk  " "    0.362               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Delay:DL1\|div_clk  " "    0.394               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Delay:DL3\|div_clk  " "    0.394               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Delay:DL4\|div_clk  " "    0.394               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Delay:DL5\|div_clk  " "    0.394               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Delay:DL6\|div_clk  " "    0.394               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Delay:DL7\|div_clk  " "    0.394               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 UART_Rx:comb_12\|UART_clk  " "    0.394               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 Delay:DL2\|div_clk  " "    0.488               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 Delay:DL8\|div_clk  " "    0.505               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579994538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611579994545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611579994551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL1\|div_clk  " "   -1.487             -55.019 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL2\|div_clk  " "   -1.487             -55.019 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL3\|div_clk  " "   -1.487             -55.019 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL4\|div_clk  " "   -1.487             -55.019 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL5\|div_clk  " "   -1.487             -55.019 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL6\|div_clk  " "   -1.487             -55.019 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL7\|div_clk  " "   -1.487             -55.019 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL8\|div_clk  " "   -1.487             -55.019 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL1\|div_clk  " "   -1.487             -53.532 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL2\|div_clk  " "   -1.487             -53.532 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL3\|div_clk  " "   -1.487             -53.532 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL4\|div_clk  " "   -1.487             -53.532 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL5\|div_clk  " "   -1.487             -53.532 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL6\|div_clk  " "   -1.487             -53.532 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL7\|div_clk  " "   -1.487             -53.532 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL8\|div_clk  " "   -1.487             -53.532 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk  " "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.212               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.212               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 clk  " "    4.744               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579994557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579994557 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611579994605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611579994623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611579995496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611579995622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611579995696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.197 " "Worst-case setup slack is -5.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.197            -121.802 Pulse:PL6\|div_clk  " "   -5.197            -121.802 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.821            -127.483 Pulse:PL3\|div_clk  " "   -4.821            -127.483 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.771            -114.602 Pulse:PL5\|div_clk  " "   -4.771            -114.602 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.626             -82.642 Delay:DL8\|div_clk  " "   -4.626             -82.642 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.390            -103.347 Pulse:PL8\|div_clk  " "   -4.390            -103.347 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.330            -116.205 Pulse:PL2\|div_clk  " "   -4.330            -116.205 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.988            -124.626 Pulse:PL4\|div_clk  " "   -3.988            -124.626 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.940            -130.562 Pulse:PL7\|div_clk  " "   -3.940            -130.562 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.841            -101.935 Delay:DL5\|div_clk  " "   -3.841            -101.935 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.775            -100.503 Delay:DL4\|div_clk  " "   -3.775            -100.503 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.757            -115.163 Delay:DL2\|div_clk  " "   -3.757            -115.163 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.708             -82.466 Delay:DL1\|div_clk  " "   -3.708             -82.466 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.695            -104.381 Delay:DL6\|div_clk  " "   -3.695            -104.381 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663             -73.917 Delay:DL7\|div_clk  " "   -3.663             -73.917 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.575             -83.326 Pulse:PL1\|div_clk  " "   -3.575             -83.326 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003             -76.419 Delay:DL3\|div_clk  " "   -3.003             -76.419 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.744            -877.540 clk  " "   -2.744            -877.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.389             -25.815 UART_Rx:comb_12\|UART_clk  " "   -2.389             -25.815 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751             -28.167 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.751             -28.167 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579995702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.548 " "Worst-case hold slack is -0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -8.254 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.548              -8.254 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Pulse:PL1\|div_clk  " "    0.322               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Pulse:PL3\|div_clk  " "    0.322               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Pulse:PL4\|div_clk  " "    0.322               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Pulse:PL7\|div_clk  " "    0.322               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 Pulse:PL2\|div_clk  " "    0.323               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 Pulse:PL5\|div_clk  " "    0.323               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 Pulse:PL6\|div_clk  " "    0.323               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk  " "    0.323               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 Pulse:PL8\|div_clk  " "    0.325               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Delay:DL1\|div_clk  " "    0.352               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Delay:DL3\|div_clk  " "    0.352               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Delay:DL4\|div_clk  " "    0.352               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Delay:DL5\|div_clk  " "    0.352               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Delay:DL6\|div_clk  " "    0.352               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Delay:DL7\|div_clk  " "    0.352               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 UART_Rx:comb_12\|UART_clk  " "    0.352               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 Delay:DL2\|div_clk  " "    0.411               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 Delay:DL8\|div_clk  " "    0.476               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579995729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611579995736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611579995742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL1\|div_clk  " "   -1.487             -55.019 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL2\|div_clk  " "   -1.487             -55.019 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL3\|div_clk  " "   -1.487             -55.019 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL4\|div_clk  " "   -1.487             -55.019 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL5\|div_clk  " "   -1.487             -55.019 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL6\|div_clk  " "   -1.487             -55.019 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL7\|div_clk  " "   -1.487             -55.019 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL8\|div_clk  " "   -1.487             -55.019 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL1\|div_clk  " "   -1.487             -53.532 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL2\|div_clk  " "   -1.487             -53.532 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL3\|div_clk  " "   -1.487             -53.532 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL4\|div_clk  " "   -1.487             -53.532 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL5\|div_clk  " "   -1.487             -53.532 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL6\|div_clk  " "   -1.487             -53.532 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL7\|div_clk  " "   -1.487             -53.532 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL8\|div_clk  " "   -1.487             -53.532 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk  " "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.188               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.188               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.761               0.000 clk  " "    4.761               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579995749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579995749 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611579995795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611579995974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611579995992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.587 " "Worst-case setup slack is -1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587             -30.609 Pulse:PL6\|div_clk  " "   -1.587             -30.609 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369             -20.185 Delay:DL8\|div_clk  " "   -1.369             -20.185 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339             -33.229 Pulse:PL3\|div_clk  " "   -1.339             -33.229 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292             -27.201 Pulse:PL5\|div_clk  " "   -1.292             -27.201 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221             -24.366 Pulse:PL8\|div_clk  " "   -1.221             -24.366 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -28.135 Pulse:PL2\|div_clk  " "   -1.213             -28.135 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163             -28.436 Delay:DL5\|div_clk  " "   -1.163             -28.436 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150             -29.745 Delay:DL4\|div_clk  " "   -1.150             -29.745 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138             -34.978 Delay:DL2\|div_clk  " "   -1.138             -34.978 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101             -21.187 Delay:DL1\|div_clk  " "   -1.101             -21.187 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075             -16.906 Delay:DL7\|div_clk  " "   -1.075             -16.906 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071             -31.279 Delay:DL6\|div_clk  " "   -1.071             -31.279 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064             -33.794 Pulse:PL7\|div_clk  " "   -1.064             -33.794 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.016             -30.544 Pulse:PL4\|div_clk  " "   -1.016             -30.544 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887             -15.662 Pulse:PL1\|div_clk  " "   -0.887             -15.662 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786             -18.249 Delay:DL3\|div_clk  " "   -0.786             -18.249 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493             -77.154 clk  " "   -0.493             -77.154 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369              -2.229 UART_Rx:comb_12\|UART_clk  " "   -0.369              -2.229 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.132               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579996003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.319 " "Worst-case hold slack is -0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -4.667 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.319              -4.667 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 Pulse:PL7\|div_clk  " "    0.098               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Pulse:PL4\|div_clk  " "    0.150               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Pulse:PL1\|div_clk  " "    0.151               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Pulse:PL2\|div_clk  " "    0.151               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Pulse:PL3\|div_clk  " "    0.151               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Pulse:PL5\|div_clk  " "    0.151               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Pulse:PL6\|div_clk  " "    0.151               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Pulse:PL8\|div_clk  " "    0.152               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 Delay:DL7\|div_clk  " "    0.163               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 Delay:DL1\|div_clk  " "    0.164               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Delay:DL3\|div_clk  " "    0.166               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Delay:DL4\|div_clk  " "    0.166               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Delay:DL5\|div_clk  " "    0.166               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Delay:DL6\|div_clk  " "    0.166               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 UART_Rx:comb_12\|UART_clk  " "    0.166               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 Delay:DL2\|div_clk  " "    0.178               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 Delay:DL8\|div_clk  " "    0.184               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579996027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611579996034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611579996041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL1\|div_clk  " "   -1.000             -37.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL2\|div_clk  " "   -1.000             -37.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL3\|div_clk  " "   -1.000             -37.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL4\|div_clk  " "   -1.000             -37.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL5\|div_clk  " "   -1.000             -37.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL6\|div_clk  " "   -1.000             -37.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL7\|div_clk  " "   -1.000             -37.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL8\|div_clk  " "   -1.000             -37.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL1\|div_clk  " "   -1.000             -36.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL2\|div_clk  " "   -1.000             -36.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL3\|div_clk  " "   -1.000             -36.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL4\|div_clk  " "   -1.000             -36.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL5\|div_clk  " "   -1.000             -36.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL6\|div_clk  " "   -1.000             -36.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL7\|div_clk  " "   -1.000             -36.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL8\|div_clk  " "   -1.000             -36.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 UART_Rx:comb_12\|UART_clk  " "   -1.000             -21.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.254               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.254               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.464               0.000 clk  " "    4.464               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611579996047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611579996047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611579996723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611579996723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611579996808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 16:06:36 2021 " "Processing ended: Mon Jan 25 16:06:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611579996808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611579996808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611579996808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611579996808 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Quartus Prime Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611579997462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611580020031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611580020037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 16:06:59 2021 " "Processing started: Mon Jan 25 16:06:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611580020037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1611580020037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp main -c main --netlist_type=sgate " "Command: quartus_npp main -c main --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1611580020037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1611580020194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611580020415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 16:07:00 2021 " "Processing ended: Mon Jan 25 16:07:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611580020415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611580020415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611580020415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1611580020415 ""}
