input <0,0>
mov RI AD0
input <0,1>
mov RI AD1
jump
<1>input 2
mov RI AD0
input 0
mov RI AD1
mov MEM GR0
input 1
mov RI GR1
mov GR0 RX
mov GR1 RY
compute add
mov RA GR0
input 2
mov RI AD0
input 0
mov RI AD1
mov GR0 MEM
input 32
mov RI GR0
mov GR0 RO
output
input 3
mov RI AD0
input 0
mov RI AD1
mov MEM GR0
input 48
mov RI GR1
mov GR0 RX
mov GR1 RY
compute add
mov RA GR0
mov GR0 RO
output
input 44
mov RI GR0
mov GR0 RO
output
input <4,0>
mov RI AD0
input <4,1>
mov RI AD1
jump
<5>input <5,0>
mov RI AD0
input <5,1>
mov RI AD1
jump
<0>input 0
mov RI GR0
input 3
mov RI AD0
input 0
mov RI AD1
mov GR0 MEM
<6>input 3
mov RI AD0
input 0
mov RI AD1
mov MEM GR0
input 48
mov RI GR1
mov GR0 RX
mov GR1 RY
compute add
mov RA GR0
mov GR0 RO
output
input 3
mov RI AD0
input 0
mov RI AD1
mov MEM GR0
input 1
mov RI GR1
mov GR0 RX
mov GR1 RY
compute add
mov RA GR0
input 3
mov RI AD0
input 0
mov RI AD1
mov GR0 MEM
input 32
mov RI GR0
mov GR0 RO
output
input <6,0>
mov RI AD0
input <6,1>
mov RI AD1
jump
input 3
mov RI AD0
input 0
mov RI AD1
mov MEM GR0
input 122
mov RI GR1
input 1
mov RI GR2
mov GR1 RX
mov GR2 RY
compute add
mov RA GR1
mov GR0 RX
mov GR1 RY
compute sub
mov RA GR0
input 0
mov RI RY
mov GR0 RX
input <5,0>
mov RI AD0
input <5,1>
mov RI AD1
branch 02
input <5,0>
mov RI AD0
input <5,1>
mov RI AD1
jump
<7>