// Seed: 1772004083
module module_0;
  wire [1 'h0 : 1] id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  supply1 id_0,
    output uwire   id_1,
    output supply0 id_2,
    input  supply0 id_3
);
  logic id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    output wire id_4,
    output tri id_5,
    output tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wor id_12,
    input wand id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16
);
  module_0 modCall_1 ();
endmodule
