Analysis & Synthesis report for FFT_new
Sun Jun 10 22:19:58 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated
 15. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 16. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 17. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated
 18. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 19. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 20. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated
 21. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 22. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 23. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated
 24. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 25. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 26. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated
 27. Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated
 28. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2|shift_taps_85m:auto_generated|altsyncram_pc81:altsyncram2
 29. Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3|shift_taps_n3m:auto_generated|altsyncram_v981:altsyncram2
 30. Parameter Settings for User Entity Instance: Top-level Entity: |FFT_IFFT
 31. Parameter Settings for User Entity Instance: fft:fft_ins
 32. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst
 33. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0
 34. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|BF_op:bf0
 35. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_I:ftrans_I_inst
 36. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1
 37. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|BF_op:bf0
 38. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst
 39. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle6:ftwiddle6_inst
 40. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1
 41. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2
 42. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst
 43. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0
 44. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|BF_op:bf0
 45. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_I:ftrans_I_inst
 46. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1
 47. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|BF_op:bf0
 48. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst
 49. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst
 50. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1
 51. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2
 52. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst
 53. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2
 54. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|BF_op:bf0
 55. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|ftrans_I:ftrans_I_inst
 56. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1
 57. Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|BF_op:bf0
 58. Parameter Settings for User Entity Instance: fft:fft_ins|ftrans1:ft1
 59. Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0
 60. Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1
 61. Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2
 62. Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3
 63. altmult_add Parameter Settings by Entity Instance
 64. altsyncram Parameter Settings by Entity Instance
 65. altshift_taps Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "fft:fft_ins|fft_stage2:stg2_inst"
 67. Port Connectivity Checks: "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"
 68. Port Connectivity Checks: "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"
 69. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 10 22:19:58 2012    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; FFT_new                                  ;
; Top-level Entity Name              ; FFT_IFFT                                 ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 2,297                                    ;
;     Total combinational functions  ; 1,729                                    ;
;     Dedicated logic registers      ; 1,251                                    ;
; Total registers                    ; 1251                                     ;
; Total pins                         ; 88                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 1,908                                    ;
; Embedded Multiplier 9-bit elements ; 16                                       ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C8       ;                    ;
; Top-level entity name                                                      ; FFT_IFFT           ; FFT_new            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; src/FFT_IFFT.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/FFT_IFFT.v                         ;
; src/cmpl_mul_6clk.v              ; yes             ; User Wizard-Generated File   ; D:/FPGA designs/FFT_new/src/cmpl_mul_6clk.v                    ;
; src/fft_stage2.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/fft_stage2.v                       ;
; src/BF_op.v                      ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/BF_op.v                            ;
; src/BF_stgX.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/BF_stgX.v                          ;
; src/fft.v                        ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/fft.v                              ;
; src/fft_stage1.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/fft_stage1.v                       ;
; src/fft_stageX.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/fft_stageX.v                       ;
; src/ftrans_I.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftrans_I.v                         ;
; src/ftrans_II.v                  ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftrans_II.v                        ;
; src/ftrans1.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftrans1.v                          ;
; src/ftwiddle.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftwiddle.v                         ;
; fft_inc.h                        ; yes             ; Auto-Found Unspecified File  ; D:/FPGA designs/FFT_new/fft_inc.h                              ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf   ;
; db/mult_add_n542.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/mult_add_n542.tdf                   ;
; db/ded_mult_si51.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/ded_mult_si51.tdf                   ;
; db/dffpipe_d3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/dffpipe_d3c.tdf                     ;
; db/mult_add_m442.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/mult_add_m442.tdf                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf    ;
; db/altsyncram_frg1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_frg1.tdf                 ;
; db/altsyncram_drg1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_drg1.tdf                 ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/altshift_taps.tdf ;
; db/shift_taps_85m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/shift_taps_85m.tdf                  ;
; db/altsyncram_pc81.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_pc81.tdf                 ;
; db/cntr_rnf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/cntr_rnf.tdf                        ;
; db/shift_taps_n3m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/shift_taps_n3m.tdf                  ;
; db/altsyncram_v981.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_v981.tdf                 ;
; db/cntr_1of.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/cntr_1of.tdf                        ;
; db/cmpr_gfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/cmpr_gfc.tdf                        ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 2,297      ;
;                                             ;            ;
; Total combinational functions               ; 1729       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 573        ;
;     -- 3 input functions                    ; 907        ;
;     -- <=2 input functions                  ; 249        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 936        ;
;     -- arithmetic mode                      ; 793        ;
;                                             ;            ;
; Total registers                             ; 1251       ;
;     -- Dedicated logic registers            ; 1251       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 88         ;
; Total memory bits                           ; 1908       ;
; Embedded Multiplier 9-bit elements          ; 16         ;
; Maximum fan-out node                        ; iclk~input ;
; Maximum fan-out                             ; 1417       ;
; Total fan-out                               ; 10330      ;
; Average fan-out                             ; 3.11       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                               ; Library Name ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FFT_IFFT                                                                            ; 1729 (0)          ; 1251 (0)     ; 1908        ; 16           ; 0       ; 8         ; 88   ; 0            ; |FFT_IFFT                                                                                                                                                                                                                                                                         ; work         ;
;    |fft:fft_ins|                                                                     ; 1729 (0)          ; 1251 (0)     ; 1908        ; 16           ; 0       ; 8         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins                                                                                                                                                                                                                                                             ;              ;
;       |fft_stage2:stg2_inst|                                                         ; 273 (0)           ; 233 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst                                                                                                                                                                                                                                        ;              ;
;          |fft_stage1:fft_stg1_inst1|                                                 ; 119 (83)          ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1                                                                                                                                                                                                              ; work         ;
;             |BF_op:bf0|                                                              ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|BF_op:bf0                                                                                                                                                                                                    ; work         ;
;          |fft_stage1:fft_stg1_inst2|                                                 ; 117 (81)          ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2                                                                                                                                                                                                              ; work         ;
;             |BF_op:bf0|                                                              ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|BF_op:bf0                                                                                                                                                                                                    ;              ;
;          |ftrans_I:ftrans_I_inst|                                                    ; 37 (37)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|ftrans_I:ftrans_I_inst                                                                                                                                                                                                                 ; work         ;
;       |fft_stageX:stagX[4].fft_stageX_inst|                                          ; 830 (0)           ; 757 (0)      ; 180         ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst                                                                                                                                                                                                                         ; work         ;
;          |BF_stgX:BF_inst0|                                                          ; 349 (241)         ; 405 (405)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0                                                                                                                                                                                                        ; work         ;
;             |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|BF_op:bf0                                                                                                                                                                                              ; work         ;
;          |BF_stgX:BF_inst1|                                                          ; 233 (125)         ; 260 (260)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1                                                                                                                                                                                                        ; work         ;
;             |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|BF_op:bf0                                                                                                                                                                                              ; work         ;
;          |ftrans_I:ftrans_I_inst|                                                    ; 37 (37)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_I:ftrans_I_inst                                                                                                                                                                                                  ; work         ;
;          |ftrans_II:ftrans_II_inst|                                                  ; 211 (4)           ; 52 (12)      ; 180         ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst                                                                                                                                                                                                ; work         ;
;             |altshift_taps:oaddr_d_rtl_3|                                            ; 8 (0)             ; 3 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3                                                                                                                                                                    ;              ;
;                |shift_taps_n3m:auto_generated|                                       ; 8 (0)             ; 3 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3|shift_taps_n3m:auto_generated                                                                                                                                      ;              ;
;                   |altsyncram_v981:altsyncram2|                                      ; 0 (0)             ; 0 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3|shift_taps_n3m:auto_generated|altsyncram_v981:altsyncram2                                                                                                          ;              ;
;                   |cntr_1of:cntr1|                                                   ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3|shift_taps_n3m:auto_generated|cntr_1of:cntr1                                                                                                                       ;              ;
;             |cmpl_mul_6clk:cmpl_mul_6c_inst|                                         ; 102 (0)           ; 37 (0)       ; 144         ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst                                                                                                                                                                 ; work         ;
;                |cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component| ; 102 (0)           ; 37 (0)       ; 144         ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component                                                                                             ; work         ;
;                   |altmult_add:mult_add1|                                            ; 67 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1                                                                       ; work         ;
;                      |mult_add_n542:auto_generated|                                  ; 67 (67)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated                                          ; work         ;
;                         |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1                  ;              ;
;                         |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2                  ;              ;
;                   |altmult_add:mult_add2|                                            ; 34 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2                                                                       ; work         ;
;                      |mult_add_m442:auto_generated|                                  ; 34 (34)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated                                          ;              ;
;                         |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1                  ; work         ;
;                         |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2                  ; work         ;
;                   |altshift_taps:result_real0c_rtl_2|                                ; 1 (0)             ; 1 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2                                                           ;              ;
;                      |shift_taps_85m:auto_generated|                                 ; 1 (0)             ; 1 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2|shift_taps_85m:auto_generated                             ;              ;
;                         |altsyncram_pc81:altsyncram2|                                ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2|shift_taps_85m:auto_generated|altsyncram_pc81:altsyncram2 ;              ;
;                         |cntr_rnf:cntr1|                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2|shift_taps_85m:auto_generated|cntr_rnf:cntr1              ;              ;
;             |ftwiddle4:ftwiddle4_inst|                                               ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst                                                                                                                                                                       ; work         ;
;       |fft_stageX:stagX[6].fft_stageX_inst|                                          ; 626 (0)           ; 261 (0)      ; 1728        ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst                                                                                                                                                                                                                         ;              ;
;          |BF_stgX:BF_inst0|                                                          ; 169 (61)          ; 85 (85)      ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0                                                                                                                                                                                                        ;              ;
;             |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|BF_op:bf0                                                                                                                                                                                              ;              ;
;             |altsyncram:r_rtl_1|                                                     ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1                                                                                                                                                                                     ;              ;
;                |altsyncram_drg1:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated                                                                                                                                                      ;              ;
;          |BF_stgX:BF_inst1|                                                          ; 166 (58)          ; 84 (84)      ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1                                                                                                                                                                                                        ;              ;
;             |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|BF_op:bf0                                                                                                                                                                                              ; work         ;
;             |altsyncram:r_rtl_0|                                                     ; 0 (0)             ; 0 (0)        ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0                                                                                                                                                                                     ;              ;
;                |altsyncram_frg1:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated                                                                                                                                                      ;              ;
;          |ftrans_I:ftrans_I_inst|                                                    ; 37 (37)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_I:ftrans_I_inst                                                                                                                                                                                                  ; work         ;
;          |ftrans_II:ftrans_II_inst|                                                  ; 254 (12)          ; 50 (14)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst                                                                                                                                                                                                ;              ;
;             |cmpl_mul_6clk:cmpl_mul_6c_inst|                                         ; 101 (0)           ; 36 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst                                                                                                                                                                 ;              ;
;                |cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component| ; 101 (0)           ; 36 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component                                                                                             ; work         ;
;                   |altmult_add:mult_add1|                                            ; 67 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1                                                                       ; work         ;
;                      |mult_add_n542:auto_generated|                                  ; 67 (67)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated                                          ;              ;
;                         |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1                  ; work         ;
;                         |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2                  ; work         ;
;                   |altmult_add:mult_add2|                                            ; 34 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2                                                                       ;              ;
;                      |mult_add_m442:auto_generated|                                  ; 34 (34)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated                                          ; work         ;
;                         |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1                  ;              ;
;                         |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2                  ; work         ;
;             |ftwiddle6:ftwiddle6_inst|                                               ; 141 (141)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle6:ftwiddle6_inst                                                                                                                                                                       ; work         ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3|shift_taps_n3m:auto_generated|altsyncram_v981:altsyncram2|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 6            ; 6            ; 6            ; 6            ; 36   ; None ;
; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2|shift_taps_85m:auto_generated|altsyncram_pc81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 72           ; 2            ; 72           ; 144  ; None ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 36           ; 32           ; 36           ; 1152 ; None ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+------------------------------------------------------------------------------+--------------------+
; Register name                                                                ; Reason for Removal ;
+------------------------------------------------------------------------------+--------------------+
; fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|oaddr[6..9]       ; Lost fanout        ;
; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|oaddr[4..5] ; Lost fanout        ;
; fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[2..9]       ; Lost fanout        ;
; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|oaddr[4..5] ; Lost fanout        ;
; Total Number of Removed Registers = 16                                       ;                    ;
+------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1251  ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 154   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 504   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                 ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
; Register Name                                                                  ; Megafunction                                                         ; Type ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[0]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[1]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[2]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[3]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[4]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[5]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[6]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[7]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[8]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[9]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[10] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[11] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[12] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[13] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[14] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[15] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[16] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[17] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[18] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[19] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[20] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[21] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[22] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[23] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[24] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[25] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[26] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[27] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[28] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[29] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[30] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[31] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[32] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[33] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[34] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|rdata_out[35] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[0]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[1]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[2]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[3]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[4]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[5]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[6]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[7]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[8]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[9]  ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[10] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[11] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[12] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[13] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[14] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[15] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[16] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[17] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[18] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[19] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[20] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[21] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[22] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[23] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[24] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[25] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[26] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[27] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[28] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[29] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[30] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[31] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[32] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[33] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[34] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|rdata_out[35] ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|oaddr[5]                                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|odata[23]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[7]                                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|odata[20]                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|oaddr[1]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|odata[14]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|oaddr[0]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|odata[25]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|oaddr[3]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|odata[32]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|oaddr[3]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|odata[33]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst|Mux0  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst|Mux32 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst|Mux9  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst|Mux33 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle6:ftwiddle6_inst|Mux9  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |FFT_IFFT|fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle6:ftwiddle6_inst|Mux28 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                                        ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe7a                                                                                                                                                                                                                    ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                                        ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe5a                                                                                                                                                                                                                    ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                                        ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe7a                                                                                                                                                                                                                    ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                                        ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe5a                                                                                                                                                                                                                    ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2|shift_taps_85m:auto_generated|altsyncram_pc81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3|shift_taps_n3m:auto_generated|altsyncram_v981:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FFT_IFFT ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; FFT_IFFT_P     ; 1     ; Signed Integer                                  ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                  ;
; DIV_EXP        ; 6     ; Signed Integer                                  ;
; MULT_OP_DLY_P  ; 6     ; Signed Integer                                  ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; TOTAL_STAGE_P  ; 6     ; Signed Integer                  ;
; MULT_OP_DLY_P  ; 6     ; Signed Integer                  ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; FFT_STG        ; 6     ; Signed Integer                                                      ;
; MULT_OP_DLY    ; 6     ; Signed Integer                                                      ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                      ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; FFT_STG        ; 6     ; Signed Integer                                                                       ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                       ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|BF_op:bf0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_I:ftrans_I_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; FFT_STG        ; 6     ; Signed Integer                                                                             ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                             ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; FFT_STG        ; 5     ; Signed Integer                                                                       ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                       ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|BF_op:bf0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; FFT_STG        ; 6     ; Signed Integer                                                                               ;
; MULT_OP_DLY    ; 6     ; Signed Integer                                                                               ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                               ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle6:ftwiddle6_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; SUB               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                                     ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                                            ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                                            ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_n542     ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                                     ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                                            ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                                            ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_m442     ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; FFT_STG        ; 4     ; Signed Integer                                                      ;
; MULT_OP_DLY    ; 6     ; Signed Integer                                                      ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                      ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; FFT_STG        ; 4     ; Signed Integer                                                                       ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                       ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|BF_op:bf0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_I:ftrans_I_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; FFT_STG        ; 4     ; Signed Integer                                                                             ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                             ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; FFT_STG        ; 3     ; Signed Integer                                                                       ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                       ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|BF_op:bf0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; FFT_STG        ; 4     ; Signed Integer                                                                               ;
; MULT_OP_DLY    ; 6     ; Signed Integer                                                                               ;
; TOTAL_STAGE_P  ; 6     ; Signed Integer                                                                               ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; SUB               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                                     ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                                            ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                                            ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_n542     ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                                     ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                                            ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                                            ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                        ; mult_add_m442     ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; TOTAL_STAGE_P  ; 10    ; Signed Integer                                       ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; FFT_STG        ; 2     ; Signed Integer                                                                 ;
; TOTAL_STAGE_P  ; 10    ; Signed Integer                                                                 ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|BF_op:bf0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|ftrans_I:ftrans_I_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; FFT_STG        ; 2     ; Signed Integer                                                              ;
; TOTAL_STAGE_P  ; 10    ; Signed Integer                                                              ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; FFT_STG        ; 1     ; Signed Integer                                                                 ;
; TOTAL_STAGE_P  ; 10    ; Signed Integer                                                                 ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|BF_op:bf0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; MULT_WIDTH     ; 18    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft_ins|ftrans1:ft1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; TOTAL_STAGE_P  ; 6     ; Signed Integer                              ;
; MULT_WIDTH_P   ; 18    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 36                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 36                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_frg1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 36                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 36                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_drg1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                      ;
; WIDTH          ; 72             ; Untyped                                                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_85m ; Untyped                                                                                                                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                             ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                             ;
; WIDTH          ; 6              ; Untyped                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_n3m ; Untyped                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                                                                                                                 ;
; Entity Instance                       ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                                            ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                                            ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                                                ;
; Entity Instance                       ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                                            ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                                            ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                                                ;
; Entity Instance                       ; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                                            ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                                            ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                                                ;
; Entity Instance                       ; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                                       ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                                            ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                                            ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                                                ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                   ;
; Entity Instance                           ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 36                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 36                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                             ;
; Entity Instance            ; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                             ;
;     -- WIDTH               ; 72                                                                                                                                                                                                            ;
; Entity Instance            ; fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3                                                                                                          ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                                                             ;
;     -- WIDTH               ; 6                                                                                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft:fft_ins|fft_stage2:stg2_inst"                                                                                                               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; iaddr ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iaddr[9..6]" will be connected to GND. ;
; oaddr ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (6 bits) it drives; bit(s) "oaddr[9..6]" have no fanouts                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------+
; result_real[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; result_real[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; result_imag[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; result_imag[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------+
; result_real[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; result_real[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; result_imag[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; result_imag[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Jun 10 22:19:48 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_new -c FFT_new
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file src/fft_new.bdf
    Info: Found entity 1: FFT_new
Info: Found 1 design units, including 1 entities, in source file src/fft_ifft.v
    Info: Found entity 1: FFT_IFFT
Info: Found 1 design units, including 1 entities, in source file src/conjugate_op.v
    Info: Found entity 1: conjugate_Op
Info: Found 1 design units, including 1 entities, in source file src/ftwiddle10.v
    Info: Found entity 1: ftwiddle10
Info: Found 1 design units, including 1 entities, in source file src/ftwiddle11.v
    Info: Found entity 1: ftwiddle11
Info: Found 2 design units, including 2 entities, in source file src/ftwiddle98.v
    Info: Found entity 1: ftwiddle9
    Info: Found entity 2: ftwiddle8
Info: Found 1 design units, including 1 entities, in source file src/div_op.v
    Info: Found entity 1: Div_Op
Info: Found 1 design units, including 1 entities, in source file src/ifft.v
    Info: Found entity 1: ifft
Info: Found 2 design units, including 2 entities, in source file src/cmpl_mul_2clk.v
    Info: Found entity 1: cmpl_mul_altmult_complex_38p
    Info: Found entity 2: cmpl_mul_2clk
Info: Found 2 design units, including 2 entities, in source file src/cmpl_mul_6clk.v
    Info: Found entity 1: cmpl_mul_altmult_complex_78p
    Info: Found entity 2: cmpl_mul_6clk
Info: Found 1 design units, including 1 entities, in source file src/fft_stage2.v
    Info: Found entity 1: fft_stage2
Info: Found 1 design units, including 1 entities, in source file src/bf_op.v
    Info: Found entity 1: BF_op
Info: Found 1 design units, including 1 entities, in source file src/bf_stgx.v
    Info: Found entity 1: BF_stgX
Info: Found 1 design units, including 1 entities, in source file src/fft.v
    Info: Found entity 1: fft
Warning: Can't analyze file -- file src/fft_sim.v is missing
Info: Found 1 design units, including 1 entities, in source file src/fft_stage1.v
    Info: Found entity 1: fft_stage1
Info: Found 1 design units, including 1 entities, in source file src/fft_stagex.v
    Info: Found entity 1: fft_stageX
Info: Found 1 design units, including 1 entities, in source file src/ftrans_i.v
    Info: Found entity 1: ftrans_I
Info: Found 1 design units, including 1 entities, in source file src/ftrans_ii.v
    Info: Found entity 1: ftrans_II
Info: Found 1 design units, including 1 entities, in source file src/ftrans1.v
    Info: Found entity 1: ftrans1
Info: Found 5 design units, including 5 entities, in source file src/ftwiddle.v
    Info: Found entity 1: ftwiddle7
    Info: Found entity 2: ftwiddle6
    Info: Found entity 3: ftwiddle5
    Info: Found entity 4: ftwiddle4
    Info: Found entity 5: ftwiddle3
Info: Elaborating entity "FFT_IFFT" for the top level hierarchy
Info: Elaborating entity "fft" for hierarchy "fft:fft_ins"
Info: Elaborating entity "fft_stageX" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0"
Info: Elaborating entity "BF_op" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|BF_op:bf0"
Info: Elaborating entity "ftrans_I" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_I:ftrans_I_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1"
Info: Elaborating entity "ftrans_II" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst"
Info: Elaborating entity "ftwiddle6" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle6:ftwiddle6_inst"
Info: Elaborating entity "cmpl_mul_6clk" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"
Info: Elaborating entity "cmpl_mul_altmult_complex_78p" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component"
Info: Elaborating entity "altmult_add" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1"
Info: Elaborated megafunction instantiation "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1"
Info: Instantiated megafunction "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1" with the following parameter:
    Info: Parameter "input_aclr_a0" = "ACLR0"
    Info: Parameter "input_aclr_a1" = "ACLR0"
    Info: Parameter "input_aclr_b0" = "ACLR0"
    Info: Parameter "input_aclr_b1" = "ACLR0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "input_register_a1" = "CLOCK0"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "input_register_b1" = "CLOCK0"
    Info: Parameter "multiplier1_direction" = "SUB"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_aclr1" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "multiplier_register1" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "2"
    Info: Parameter "output_aclr" = "ACLR0"
    Info: Parameter "output_register" = "CLOCK0"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "width_a" = "18"
    Info: Parameter "width_b" = "18"
    Info: Parameter "width_result" = "36"
    Info: Parameter "lpm_type" = "altmult_add"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_n542.tdf
    Info: Found entity 1: mult_add_n542
Info: Elaborating entity "mult_add_n542" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_si51.tdf
    Info: Found entity 1: ded_mult_si51
Info: Elaborating entity "ded_mult_si51" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf
    Info: Found entity 1: dffpipe_d3c
Info: Elaborating entity "dffpipe_d3c" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2"
Info: Elaborated megafunction instantiation "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2"
Info: Instantiated megafunction "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2" with the following parameter:
    Info: Parameter "input_aclr_a0" = "ACLR0"
    Info: Parameter "input_aclr_a1" = "ACLR0"
    Info: Parameter "input_aclr_b0" = "ACLR0"
    Info: Parameter "input_aclr_b1" = "ACLR0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "input_register_a1" = "CLOCK0"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "input_register_b1" = "CLOCK0"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_aclr1" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "multiplier_register1" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "2"
    Info: Parameter "output_aclr" = "ACLR0"
    Info: Parameter "output_register" = "CLOCK0"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "width_a" = "18"
    Info: Parameter "width_b" = "18"
    Info: Parameter "width_result" = "36"
    Info: Parameter "lpm_type" = "altmult_add"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_m442.tdf
    Info: Found entity 1: mult_add_m442
Info: Elaborating entity "mult_add_m442" for hierarchy "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated"
Info: Elaborating entity "fft_stageX" for hierarchy "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0"
Info: Elaborating entity "ftrans_I" for hierarchy "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_I:ftrans_I_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1"
Info: Elaborating entity "ftrans_II" for hierarchy "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst"
Info: Elaborating entity "ftwiddle4" for hierarchy "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|ftwiddle4:ftwiddle4_inst"
Info: Elaborating entity "fft_stage2" for hierarchy "fft:fft_ins|fft_stage2:stg2_inst"
Info: Elaborating entity "fft_stage1" for hierarchy "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2"
Info: Elaborating entity "ftrans_I" for hierarchy "fft:fft_ins|fft_stage2:stg2_inst|ftrans_I:ftrans_I_inst"
Info: Elaborating entity "fft_stage1" for hierarchy "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1"
Info: Elaborating entity "ftrans1" for hierarchy "fft:fft_ins|ftrans1:ft1"
Info: Ignored 72 buffer(s)
    Info: Ignored 72 SOFT buffer(s)
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Info: Found 2 instances of uninferred RAM logic
    Info: RAM logic "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|r" is uninferred due to inappropriate RAM size
    Info: RAM logic "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|r" is uninferred due to inappropriate RAM size
Info: Inferred 4 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|r~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 36
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 36
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|r~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 36
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter WIDTH_B set to 36
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altshift_taps megafunction from the following design logic: "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|result_real0c[33]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 72
    Info: Inferred altshift_taps megafunction from the following design logic: "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|oaddr_d[0][1]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 8
        Info: Parameter WIDTH set to 6
Info: Elaborated megafunction instantiation "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0"
Info: Instantiated megafunction "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "36"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "WIDTH_B" = "36"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_frg1.tdf
    Info: Found entity 1: altsyncram_frg1
Info: Elaborated megafunction instantiation "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1"
Info: Instantiated megafunction "fft:fft_ins|fft_stageX:stagX[6].fft_stageX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "36"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "WIDTH_B" = "36"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info: Found entity 1: altsyncram_drg1
Info: Elaborated megafunction instantiation "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2"
Info: Instantiated megafunction "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_2" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "72"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_85m.tdf
    Info: Found entity 1: shift_taps_85m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf
    Info: Found entity 1: altsyncram_pc81
Info: Found 1 design units, including 1 entities, in source file db/cntr_rnf.tdf
    Info: Found entity 1: cntr_rnf
Info: Elaborated megafunction instantiation "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3"
Info: Instantiated megafunction "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_3" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "8"
    Info: Parameter "WIDTH" = "6"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_n3m.tdf
    Info: Found entity 1: shift_taps_n3m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v981.tdf
    Info: Found entity 1: altsyncram_v981
Info: Found 1 design units, including 1 entities, in source file db/cntr_1of.tdf
    Info: Found entity 1: cntr_1of
Info: Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf
    Info: Found entity 1: cmpr_gfc
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|oaddr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|oaddr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|oaddr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst1|oaddr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|oaddr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst1|oaddr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stage2:stg2_inst|fft_stage1:fft_stg1_inst2|oaddr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|oaddr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:fft_ins|fft_stageX:stagX[4].fft_stageX_inst|BF_stgX:BF_inst0|oaddr[5]" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst_n"
Info: Implemented 2623 device resources after synthesis - the final resource count might be different
    Info: Implemented 45 input pins
    Info: Implemented 43 output pins
    Info: Implemented 2369 logic cells
    Info: Implemented 150 RAM segments
    Info: Implemented 16 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Sun Jun 10 22:19:58 2012
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


