%Warning-DECLFILENAME: testcases/alwayslatch_arrayofSVI_svi.sv:7:11: Filename 'alwayslatch_arrayofSVI_svi' does not match IFACE name: 'I'
    7 | interface I
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-PINMISSING: testcases/alwayslatch_arrayofSVI_svi.sv:52:5: Cell has missing pin: 'o_a'
   52 |   I u_I [SIZE-1:0]
      |     ^~~
%Warning-PINMISSING: testcases/alwayslatch_arrayofSVI_svi.sv:52:5: Cell has missing pin: 'o_b'
   52 |   I u_I [SIZE-1:0]
      |     ^~~
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_svi.sv:24:9: Non-blocking assignment '<=' in combinational logic process
                                                              : ... In instance top.u_I[7]
                                                              : ... This will be executed as a blocking assignment '='!
   24 |       y <= i_a;
      |         ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_svi.sv:22:9: Non-blocking assignment '<=' in combinational logic process
                                                              : ... In instance top.u_I[7]
                                                              : ... This will be executed as a blocking assignment '='!
   22 |       y <= 1'b0;
      |         ^~
%Error: Exiting due to 5 warning(s)
