Index: pxaregs-1.14/pxaregs.c
===================================================================
--- pxaregs-1.14.orig/pxaregs.c
+++ pxaregs-1.14/pxaregs.c
@@ -176,6 +176,14 @@ static struct reg_info regs[] = {
 { "PCFR_OPDE", 0x40F0001C,  0, 0x00000001, 'd', "PM stop 3.6864 MHz oscillator during sleep" },
 { "PCFR_FP",   0x40F0001C,  1, 0x00000001, 'd', "PM PCMCIA signals float during sleep" },
 { "PCFR_FS",   0x40F0001C,  2, 0x00000001, 'd', "PM static chip select signals float during sleep" },
+{ "PCFR_GPR_EN",0x40F0001C, 4, 0x00000001, 'd', "nRESET_GPIO Pin Enable (PXA270)" },
+{ "PCFR_PI2C_EN",0x40F0001C,6, 0x00000001, 'd', "Power Manager I2C Enable (PXA270)" },
+{ "PCFR_DC_EN",0x40F0001C,  7, 0x00000001, 'd', "Sleep/Deep-Sleep DC-DC Converter Enable (PXA270)" },
+{ "PCFR_FVC",  0x40F0001C, 10, 0x00000001, 'd', "Frequency/Voltage Change (PXA270))" },
+{ "PCFR_L1_EN",0x40F0001C, 11, 0x00000001, 'd', "Sleep Mode Sleep/Deep-Sleep Linear Regulator Enable (PXA270)" },
+{ "PCFR_GPROD",0x40F0001C, 12, 0x00000001, 'd', "GPIO nRESET_OUT Disable (PXA270)" },
+{ "PCFR_PO",   0x40F0001C, 14, 0x00000001, 'd', "PH Override (PXA270)" },
+{ "PCFR_RO",   0x40F0001C, 15, 0x00000001, 'd', "RHD Override (PXA270)" },
 
 { "PGSR0",     0x40F00020,  0, 0xffffffff, 'x', "Power Manager GPIO Sleep State Register 0 (3-32)" },
 { "PGSR_SS0",  0x40F00020,  0, 0x00000001, 'd', "PM GPIO pin 0 is driven to 1 during sleep" },
@@ -263,6 +271,48 @@ static struct reg_info regs[] = {
 { "PGSR_SS78", 0x40F00028, 14, 0x00000001, 'd', "PM GPIO pin 78 is driven to 1 during sleep" },
 { "PGSR_SS79", 0x40F00028, 15, 0x00000001, 'd', "PM GPIO pin 79 is driven to 1 during sleep" },
 { "PGSR_SS80", 0x40F00028, 16, 0x00000001, 'd', "PM GPIO pin 80 is driven to 1 during sleep" },
+{ "PGSR_SS81", 0x40F00028, 17, 0x00000001, 'd', "PM GPIO pin 81 is driven to 1 during sleep" },
+{ "PGSR_SS82", 0x40F00028, 18, 0x00000001, 'd', "PM GPIO pin 82 is driven to 1 during sleep" },
+{ "PGSR_SS83", 0x40F00028, 19, 0x00000001, 'd', "PM GPIO pin 83 is driven to 1 during sleep" },
+{ "PGSR_SS84", 0x40F00028, 20, 0x00000001, 'd', "PM GPIO pin 84 is driven to 1 during sleep" },
+{ "PGSR_SS85", 0x40F00028, 21, 0x00000001, 'd', "PM GPIO pin 85 is driven to 1 during sleep" },
+{ "PGSR_SS86", 0x40F00028, 22, 0x00000001, 'd', "PM GPIO pin 86 is driven to 1 during sleep" },
+{ "PGSR_SS87", 0x40F00028, 23, 0x00000001, 'd', "PM GPIO pin 87 is driven to 1 during sleep" },
+{ "PGSR_SS88", 0x40F00028, 24, 0x00000001, 'd', "PM GPIO pin 88 is driven to 1 during sleep" },
+{ "PGSR_SS89", 0x40F00028, 25, 0x00000001, 'd', "PM GPIO pin 89 is driven to 1 during sleep" },
+{ "PGSR_SS90", 0x40F00028, 26, 0x00000001, 'd', "PM GPIO pin 90 is driven to 1 during sleep" },
+{ "PGSR_SS91", 0x40F00028, 27, 0x00000001, 'd', "PM GPIO pin 91 is driven to 1 during sleep" },
+{ "PGSR_SS92", 0x40F00028, 28, 0x00000001, 'd', "PM GPIO pin 92 is driven to 1 during sleep" },
+{ "PGSR_SS93", 0x40F00028, 29, 0x00000001, 'd', "PM GPIO pin 93 is driven to 1 during sleep" },
+{ "PGSR_SS94", 0x40F00028, 30, 0x00000001, 'd', "PM GPIO pin 94 is driven to 1 during sleep" },
+{ "PGSR_SS95", 0x40F00028, 31, 0x00000001, 'd', "PM GPIO pin 95 is driven to 1 during sleep" },
+
+{ "PGSR3",     0x40F0002C,  0, 0xffffffff, 'x', "Power Manager GPIO Sleep State Register 3" },
+{ "PGSR_SS96", 0x40F0002C,  0, 0x00000001, 'd', "PM GPIO pin 96 is driven to 1 during sleep" },
+{ "PGSR_SS97", 0x40F0002C,  1, 0x00000001, 'd', "PM GPIO pin 97 is driven to 1 during sleep" },
+{ "PGSR_SS98", 0x40F0002C,  2, 0x00000001, 'd', "PM GPIO pin 98 is driven to 1 during sleep" },
+{ "PGSR_SS99", 0x40F0002C,  3, 0x00000001, 'd', "PM GPIO pin 99 is driven to 1 during sleep" },
+{ "PGSR_SS100", 0x40F0002C,  4, 0x00000001, 'd', "PM GPIO pin 100 is driven to 1 during sleep" },
+{ "PGSR_SS101", 0x40F0002C,  5, 0x00000001, 'd', "PM GPIO pin 101 is driven to 1 during sleep" },
+{ "PGSR_SS102", 0x40F0002C,  6, 0x00000001, 'd', "PM GPIO pin 102 is driven to 1 during sleep" },
+{ "PGSR_SS103", 0x40F0002C,  7, 0x00000001, 'd', "PM GPIO pin 103 is driven to 1 during sleep" },
+{ "PGSR_SS104", 0x40F0002C,  8, 0x00000001, 'd', "PM GPIO pin 104 is driven to 1 during sleep" },
+{ "PGSR_SS105", 0x40F0002C,  9, 0x00000001, 'd', "PM GPIO pin 105 is driven to 1 during sleep" },
+{ "PGSR_SS106", 0x40F0002C, 10, 0x00000001, 'd', "PM GPIO pin 106 is driven to 1 during sleep" },
+{ "PGSR_SS107", 0x40F0002C, 11, 0x00000001, 'd', "PM GPIO pin 107 is driven to 1 during sleep" },
+{ "PGSR_SS108", 0x40F0002C, 12, 0x00000001, 'd', "PM GPIO pin 108 is driven to 1 during sleep" },
+{ "PGSR_SS109", 0x40F0002C, 13, 0x00000001, 'd', "PM GPIO pin 109 is driven to 1 during sleep" },
+{ "PGSR_SS110", 0x40F0002C, 14, 0x00000001, 'd', "PM GPIO pin 110 is driven to 1 during sleep" },
+{ "PGSR_SS111", 0x40F0002C, 15, 0x00000001, 'd', "PM GPIO pin 111 is driven to 1 during sleep" },
+{ "PGSR_SS112", 0x40F0002C, 16, 0x00000001, 'd', "PM GPIO pin 112 is driven to 1 during sleep" },
+{ "PGSR_SS113", 0x40F0002C, 17, 0x00000001, 'd', "PM GPIO pin 113 is driven to 1 during sleep" },
+{ "PGSR_SS114", 0x40F0002C, 18, 0x00000001, 'd', "PM GPIO pin 114 is driven to 1 during sleep" },
+{ "PGSR_SS115", 0x40F0002C, 19, 0x00000001, 'd', "PM GPIO pin 115 is driven to 1 during sleep" },
+{ "PGSR_SS116", 0x40F0002C, 20, 0x00000001, 'd', "PM GPIO pin 116 is driven to 1 during sleep" },
+{ "PGSR_SS117", 0x40F0002C, 21, 0x00000001, 'd', "PM GPIO pin 117 is driven to 1 during sleep" },
+{ "PGSR_SS118", 0x40F0002C, 22, 0x00000001, 'd', "PM GPIO pin 118 is driven to 1 during sleep" },
+{ "PGSR_SS119", 0x40F0002C, 23, 0x00000001, 'd', "PM GPIO pin 119 is driven to 1 during sleep" },
+{ "PGSR_SS120", 0x40F0002C, 24, 0x00000001, 'd', "PM GPIO pin 120 is driven to 1 during sleep" },
 
 { "RCSR",      0x40F00030,  0, 0xffffffff, 'x', "Power Manager Reset Controller Status Register (3-34)" },
 { "RCSR_HWR",  0x40F00030,  0, 0x00000001, 'd', "PM hardware reset occurred" },
@@ -274,6 +324,18 @@ static struct reg_info regs[] = {
 { "PMFW",      0x40F00034,  0, 0xffffffff, 'x', "Power Manager Fast Sleep Wakeup Register (3-31)" },
 { "PMFW_FWAKE",0x40F00034,  1, 0x00000001, 'x', "Fast Wakeup Enable" },
 
+{ "PSLR",      0x40F00034,  0, 0xffffffff, 'x', "Power Manager Sleep Configuration Register (PXA270)" },
+{ "PSLR_SL_PI",0x40F00034,  2, 0x00000003, 'x', "Sleep or Deep-sleep Mode Unit Retention - PI Power Domain" },
+{ "PSLR_SL_R0",0x40F00034,  8, 0x00000001, 'd', "Sleep Mode Unit Retention -- Interrnal SRAM Bank 0" },
+{ "PSLR_SL_R1",0x40F00034,  9, 0x00000001, 'd', "Sleep Mode Unit Retention -- Interrnal SRAM Bank 1" },
+{ "PSLR_SL_R2",0x40F00034, 10, 0x00000001, 'd', "Sleep Mode Unit Retention -- Interrnal SRAM Bank 2" },
+{ "PSLR_SL_R3",0x40F00034, 11, 0x00000001, 'd', "Sleep Mode Unit Retention -- Interrnal SRAM Bank 3" },
+{ "PSLR_SL_ROD",0x40F00034,20, 0x00000001, 'd', "Sleep-Mode/Deep-Sleep Mode nRESET_OUT Disable" },
+{ "PSLR_IVF",  0x40F00034, 22, 0x00000001, 'd', "Ignore nVDD_FAULT in Sleep Mode and Deep-Sleep Mode" },
+{ "PSLR_PSSD", 0x40F00034, 23, 0x00000001, 'd', "Sleep-Mode Shorten Wake-up Delay Disable" },
+{ "PSLR_PWR_DEL",0x40F00034,24, 0x000000f, 'x', "External Low-Voltage Power Domains Ramp Delay" },
+{ "PSLR_SYS_DEL",0x40F00034,28, 0x000000f, 'x', "External High-Voltage Power Domains Ramp Delay" },
+
 { "CCCR",      0x41300000,  0, 0xffffffff, 'x', "Core Clock Configuration Register (3-35)" },
 { "CCCR_L",    0x41300000,  0, 0x0000001f, 'x', "CM crystal freq to memory freq multiplier" },
 { "CCCR_M",    0x41300000,  5, 0x00000003, 'x', "CM memory freq to run mode freq multiplier" },
@@ -483,6 +545,44 @@ static struct reg_info regs[] = {
 { "GPLR2_82", 0x40E00008, 18, 0x00000001, 'd', "GPIO 82 level" },
 { "GPLR2_83", 0x40E00008, 19, 0x00000001, 'd', "GPIO 83 level" },
 { "GPLR2_84", 0x40E00008, 20, 0x00000001, 'd', "GPIO 84 level" },
+{ "GPLR2_85", 0x40E00008, 21, 0x00000001, 'd', "GPIO 85 level" },
+{ "GPLR2_86", 0x40E00008, 22, 0x00000001, 'd', "GPIO 86 level" },
+{ "GPLR2_87", 0x40E00008, 23, 0x00000001, 'd', "GPIO 87 level" },
+{ "GPLR2_88", 0x40E00008, 24, 0x00000001, 'd', "GPIO 88 level" },
+{ "GPLR2_89", 0x40E00008, 25, 0x00000001, 'd', "GPIO 89 level" },
+{ "GPLR2_90", 0x40E00008, 26, 0x00000001, 'd', "GPIO 90 level" },
+{ "GPLR2_91", 0x40E00008, 27, 0x00000001, 'd', "GPIO 91 level" },
+{ "GPLR2_92", 0x40E00008, 28, 0x00000001, 'd', "GPIO 92 level" },
+{ "GPLR2_93", 0x40E00008, 29, 0x00000001, 'd', "GPIO 93 level" },
+{ "GPLR2_94", 0x40E00008, 30, 0x00000001, 'd', "GPIO 94 level" },
+{ "GPLR2_95", 0x40E00008, 31, 0x00000001, 'd', "GPIO 95 level" },
+
+{ "GPLR3",    0x40E00100,  0, 0xffffffff, 'x', "GPIO Level Register 3" },
+{ "GPLR3_96", 0x40E00100,  0, 0x00000001, 'd', "GPIO 96 level" },
+{ "GPLR3_97", 0x40E00100,  1, 0x00000001, 'd', "GPIO 97 level" },
+{ "GPLR3_98", 0x40E00100,  2, 0x00000001, 'd', "GPIO 98 level" },
+{ "GPLR3_99", 0x40E00100,  3, 0x00000001, 'd', "GPIO 99 level" },
+{ "GPLR3_100", 0x40E00100,  4, 0x00000001, 'd', "GPIO 100 level" },
+{ "GPLR3_101", 0x40E00100,  5, 0x00000001, 'd', "GPIO 101 level" },
+{ "GPLR3_102", 0x40E00100,  6, 0x00000001, 'd', "GPIO 102 level" },
+{ "GPLR3_103", 0x40E00100,  7, 0x00000001, 'd', "GPIO 103 level" },
+{ "GPLR3_104", 0x40E00100,  8, 0x00000001, 'd', "GPIO 104 level" },
+{ "GPLR3_105", 0x40E00100,  9, 0x00000001, 'd', "GPIO 105 level" },
+{ "GPLR3_106", 0x40E00100, 10, 0x00000001, 'd', "GPIO 106 level" },
+{ "GPLR3_107", 0x40E00100, 11, 0x00000001, 'd', "GPIO 107 level" },
+{ "GPLR3_108", 0x40E00100, 12, 0x00000001, 'd', "GPIO 108 level" },
+{ "GPLR3_109", 0x40E00100, 13, 0x00000001, 'd', "GPIO 109 level" },
+{ "GPLR3_110", 0x40E00100, 14, 0x00000001, 'd', "GPIO 110 level" },
+{ "GPLR3_111", 0x40E00100, 15, 0x00000001, 'd', "GPIO 111 level" },
+{ "GPLR3_112", 0x40E00100, 16, 0x00000001, 'd', "GPIO 112 level" },
+{ "GPLR3_113", 0x40E00100, 17, 0x00000001, 'd', "GPIO 113 level" },
+{ "GPLR3_114", 0x40E00100, 18, 0x00000001, 'd', "GPIO 114 level" },
+{ "GPLR3_115", 0x40E00100, 19, 0x00000001, 'd', "GPIO 115 level" },
+{ "GPLR3_116", 0x40E00100, 20, 0x00000001, 'd', "GPIO 116 level" },
+{ "GPLR3_117", 0x40E00100, 21, 0x00000001, 'd', "GPIO 117 level" },
+{ "GPLR3_118", 0x40E00100, 22, 0x00000001, 'd', "GPIO 118 level" },
+{ "GPLR3_119", 0x40E00100, 23, 0x00000001, 'd', "GPIO 119 level" },
+{ "GPLR3_120", 0x40E00100, 24, 0x00000001, 'd', "GPIO 120 level" },
 #endif
 
 { "GPDR0",    0x40E0000C,  0, 0xffffffff, 'x', "GPIO Direction Register 0 (4-9)" },
@@ -575,6 +675,44 @@ static struct reg_info regs[] = {
 { "GPDR2_82", 0x40E00014, 18, 0x00000001, 'd', "GPIO 82 i/o direction (1=output)" },
 { "GPDR2_83", 0x40E00014, 19, 0x00000001, 'd', "GPIO 83 i/o direction (1=output)" },
 { "GPDR2_84", 0x40E00014, 20, 0x00000001, 'd', "GPIO 84 i/o direction (1=output)" },
+{ "GPDR2_85", 0x40E00014, 21, 0x00000001, 'd', "GPIO 85 i/o direction (1=output)" },
+{ "GPDR2_86", 0x40E00014, 22, 0x00000001, 'd', "GPIO 86 i/o direction (1=output)" },
+{ "GPDR2_87", 0x40E00014, 23, 0x00000001, 'd', "GPIO 87 i/o direction (1=output)" },
+{ "GPDR2_88", 0x40E00014, 24, 0x00000001, 'd', "GPIO 88 i/o direction (1=output)" },
+{ "GPDR2_89", 0x40E00014, 25, 0x00000001, 'd', "GPIO 89 i/o direction (1=output)" },
+{ "GPDR2_90", 0x40E00014, 26, 0x00000001, 'd', "GPIO 90 i/o direction (1=output)" },
+{ "GPDR2_91", 0x40E00014, 27, 0x00000001, 'd', "GPIO 91 i/o direction (1=output)" },
+{ "GPDR2_92", 0x40E00014, 28, 0x00000001, 'd', "GPIO 92 i/o direction (1=output)" },
+{ "GPDR2_93", 0x40E00014, 29, 0x00000001, 'd', "GPIO 93 i/o direction (1=output)" },
+{ "GPDR2_94", 0x40E00014, 30, 0x00000001, 'd', "GPIO 94 i/o direction (1=output)" },
+{ "GPDR2_95", 0x40E00014, 31, 0x00000001, 'd', "GPIO 95 i/o direction (1=output)" },
+
+{ "GPDR3",    0x40E0010C,  0, 0xffffffff, 'x', "GPIO Direction Register 3" },
+{ "GPDR3_96", 0x40E0010C,  0, 0x00000001, 'd', "GPIO 96 i/o direction (1=output)" },
+{ "GPDR3_97", 0x40E0010C,  1, 0x00000001, 'd', "GPIO 97 i/o direction (1=output)" },
+{ "GPDR3_98", 0x40E0010C,  2, 0x00000001, 'd', "GPIO 98 i/o direction (1=output)" },
+{ "GPDR3_99", 0x40E0010C,  3, 0x00000001, 'd', "GPIO 99 i/o direction (1=output)" },
+{ "GPDR3_100",0x40E0010C,  4, 0x00000001, 'd', "GPIO 100 i/o direction (1=output)" },
+{ "GPDR3_101",0x40E0010C,  5, 0x00000001, 'd', "GPIO 101 i/o direction (1=output)" },
+{ "GPDR3_102",0x40E0010C,  6, 0x00000001, 'd', "GPIO 102 i/o direction (1=output)" },
+{ "GPDR3_103",0x40E0010C,  7, 0x00000001, 'd', "GPIO 103 i/o direction (1=output)" },
+{ "GPDR3_104",0x40E0010C,  8, 0x00000001, 'd', "GPIO 104 i/o direction (1=output)" },
+{ "GPDR3_105",0x40E0010C,  9, 0x00000001, 'd', "GPIO 105 i/o direction (1=output)" },
+{ "GPDR3_106",0x40E0010C, 10, 0x00000001, 'd', "GPIO 106 i/o direction (1=output)" },
+{ "GPDR3_107",0x40E0010C, 11, 0x00000001, 'd', "GPIO 107 i/o direction (1=output)" },
+{ "GPDR3_108",0x40E0010C, 12, 0x00000001, 'd', "GPIO 108 i/o direction (1=output)" },
+{ "GPDR3_109",0x40E0010C, 13, 0x00000001, 'd', "GPIO 109 i/o direction (1=output)" },
+{ "GPDR3_110",0x40E0010C, 14, 0x00000001, 'd', "GPIO 110 i/o direction (1=output)" },
+{ "GPDR3_111",0x40E0010C, 15, 0x00000001, 'd', "GPIO 111 i/o direction (1=output)" },
+{ "GPDR3_112",0x40E0010C, 16, 0x00000001, 'd', "GPIO 112 i/o direction (1=output)" },
+{ "GPDR3_113",0x40E0010C, 17, 0x00000001, 'd', "GPIO 113 i/o direction (1=output)" },
+{ "GPDR3_114",0x40E0010C, 18, 0x00000001, 'd', "GPIO 114 i/o direction (1=output)" },
+{ "GPDR3_115",0x40E0010C, 19, 0x00000001, 'd', "GPIO 115 i/o direction (1=output)" },
+{ "GPDR3_116",0x40E0010C, 20, 0x00000001, 'd', "GPIO 116 i/o direction (1=output)" },
+{ "GPDR3_117",0x40E0010C, 21, 0x00000001, 'd', "GPIO 117 i/o direction (1=output)" },
+{ "GPDR3_118",0x40E0010C, 22, 0x00000001, 'd', "GPIO 118 i/o direction (1=output)" },
+{ "GPDR3_119",0x40E0010C, 23, 0x00000001, 'd', "GPIO 119 i/o direction (1=output)" },
+{ "GPDR3_120",0x40E0010C, 24, 0x00000001, 'd', "GPIO 120 i/o direction (1=output)" },
 
 { "GPSR0",    0x40E00018,  0, 0xffffffff, 'x', "GPIO Set Register 0 (4-10)" },
 { "GPSR0_0",  0x40E00018,  0, 0x00000001, 'd', "GPIO 0 set" },
@@ -666,6 +804,44 @@ static struct reg_info regs[] = {
 { "GPSR2_82", 0x40E00020, 18, 0x00000001, 'd', "GPIO 82 set" },
 { "GPSR2_83", 0x40E00020, 19, 0x00000001, 'd', "GPIO 83 set" },
 { "GPSR2_84", 0x40E00020, 20, 0x00000001, 'd', "GPIO 84 set" },
+{ "GPSR2_85", 0x40E00020, 21, 0x00000001, 'd', "GPIO 85 set" },
+{ "GPSR2_86", 0x40E00020, 22, 0x00000001, 'd', "GPIO 86 set" },
+{ "GPSR2_87", 0x40E00020, 23, 0x00000001, 'd', "GPIO 87 set" },
+{ "GPSR2_88", 0x40E00020, 24, 0x00000001, 'd', "GPIO 88 set" },
+{ "GPSR2_89", 0x40E00020, 25, 0x00000001, 'd', "GPIO 89 set" },
+{ "GPSR2_90", 0x40E00020, 26, 0x00000001, 'd', "GPIO 90 set" },
+{ "GPSR2_91", 0x40E00020, 27, 0x00000001, 'd', "GPIO 91 set" },
+{ "GPSR2_92", 0x40E00020, 28, 0x00000001, 'd', "GPIO 92 set" },
+{ "GPSR2_93", 0x40E00020, 29, 0x00000001, 'd', "GPIO 93 set" },
+{ "GPSR2_94", 0x40E00020, 30, 0x00000001, 'd', "GPIO 94 set" },
+{ "GPSR2_95", 0x40E00020, 31, 0x00000001, 'd', "GPIO 95 set" },
+
+{ "GPSR3",    0x40E00118,  0, 0xffffffff, 'x', "GPIO Set Register 3" },
+{ "GPSR3_96", 0x40E00118,  0, 0x00000001, 'd', "GPIO 96 set" },
+{ "GPSR3_97", 0x40E00118,  1, 0x00000001, 'd', "GPIO 97 set" },
+{ "GPSR3_98", 0x40E00118,  2, 0x00000001, 'd', "GPIO 98 set" },
+{ "GPSR3_99", 0x40E00118,  3, 0x00000001, 'd', "GPIO 99 set" },
+{ "GPSR3_100",0x40E00118,  4, 0x00000001, 'd', "GPIO 100 set" },
+{ "GPSR3_101",0x40E00118,  5, 0x00000001, 'd', "GPIO 101 set" },
+{ "GPSR3_102",0x40E00118,  6, 0x00000001, 'd', "GPIO 102 set" },
+{ "GPSR3_103",0x40E00118,  7, 0x00000001, 'd', "GPIO 103 set" },
+{ "GPSR3_104",0x40E00118,  8, 0x00000001, 'd', "GPIO 104 set" },
+{ "GPSR3_105",0x40E00118,  9, 0x00000001, 'd', "GPIO 105 set" },
+{ "GPSR3_106",0x40E00118, 10, 0x00000001, 'd', "GPIO 106 set" },
+{ "GPSR3_107",0x40E00118, 11, 0x00000001, 'd', "GPIO 107 set" },
+{ "GPSR3_108",0x40E00118, 12, 0x00000001, 'd', "GPIO 108 set" },
+{ "GPSR3_109",0x40E00118, 13, 0x00000001, 'd', "GPIO 109 set" },
+{ "GPSR3_110",0x40E00118, 14, 0x00000001, 'd', "GPIO 110 set" },
+{ "GPSR3_111",0x40E00118, 15, 0x00000001, 'd', "GPIO 111 set" },
+{ "GPSR3_112",0x40E00118, 16, 0x00000001, 'd', "GPIO 112 set" },
+{ "GPSR3_113",0x40E00118, 17, 0x00000001, 'd', "GPIO 113 set" },
+{ "GPSR3_114",0x40E00118, 18, 0x00000001, 'd', "GPIO 114 set" },
+{ "GPSR3_115",0x40E00118, 19, 0x00000001, 'd', "GPIO 115 set" },
+{ "GPSR3_116",0x40E00118, 20, 0x00000001, 'd', "GPIO 116 set" },
+{ "GPSR3_117",0x40E00118, 21, 0x00000001, 'd', "GPIO 117 set" },
+{ "GPSR3_118",0x40E00118, 22, 0x00000001, 'd', "GPIO 118 set" },
+{ "GPSR3_119",0x40E00118, 23, 0x00000001, 'd', "GPIO 119 set" },
+{ "GPSR3_120",0x40E00118, 24, 0x00000001, 'd', "GPIO 120 set" },
 
 { "GPCR0",    0x40E00024,  0, 0xffffffff, 'x', "GPIO Clear Register 0 (4-11)" },
 { "GPCR0_0",  0x40E00024,  0, 0x00000001, 'd', "GPIO 0 clear" },
@@ -757,6 +933,44 @@ static struct reg_info regs[] = {
 { "GPCR2_82", 0x40E0002C, 18, 0x00000001, 'd', "GPIO 82 clear" },
 { "GPCR2_83", 0x40E0002C, 19, 0x00000001, 'd', "GPIO 83 clear" },
 { "GPCR2_84", 0x40E0002C, 20, 0x00000001, 'd', "GPIO 84 clear" },
+{ "GPCR2_85", 0x40E0002C, 21, 0x00000001, 'd', "GPIO 85 clear" },
+{ "GPCR2_86", 0x40E0002C, 22, 0x00000001, 'd', "GPIO 86 clear" },
+{ "GPCR2_87", 0x40E0002C, 23, 0x00000001, 'd', "GPIO 87 clear" },
+{ "GPCR2_88", 0x40E0002C, 24, 0x00000001, 'd', "GPIO 88 clear" },
+{ "GPCR2_89", 0x40E0002C, 25, 0x00000001, 'd', "GPIO 89 clear" },
+{ "GPCR2_90", 0x40E0002C, 26, 0x00000001, 'd', "GPIO 90 clear" },
+{ "GPCR2_91", 0x40E0002C, 27, 0x00000001, 'd', "GPIO 91 clear" },
+{ "GPCR2_92", 0x40E0002C, 28, 0x00000001, 'd', "GPIO 92 clear" },
+{ "GPCR2_93", 0x40E0002C, 29, 0x00000001, 'd', "GPIO 93 clear" },
+{ "GPCR2_94", 0x40E0002C, 30, 0x00000001, 'd', "GPIO 94 clear" },
+{ "GPCR2_95", 0x40E0002C, 31, 0x00000001, 'd', "GPIO 95 clear" },
+
+{ "GPCR3",    0x40E00124,  0, 0xffffffff, 'x', "GPIO Clear Register 3" },
+{ "GPCR3_96", 0x40E00124,  0, 0x00000001, 'd', "GPIO 96 clear" },
+{ "GPCR3_97", 0x40E00124,  1, 0x00000001, 'd', "GPIO 97 clear" },
+{ "GPCR3_98", 0x40E00124,  2, 0x00000001, 'd', "GPIO 98 clear" },
+{ "GPCR3_99", 0x40E00124,  3, 0x00000001, 'd', "GPIO 99 clear" },
+{ "GPCR3_100",0x40E00124,  4, 0x00000001, 'd', "GPIO 100 clear" },
+{ "GPCR3_101",0x40E00124,  5, 0x00000001, 'd', "GPIO 101 clear" },
+{ "GPCR3_102",0x40E00124,  6, 0x00000001, 'd', "GPIO 102 clear" },
+{ "GPCR3_103",0x40E00124,  7, 0x00000001, 'd', "GPIO 103 clear" },
+{ "GPCR3_104",0x40E00124,  8, 0x00000001, 'd', "GPIO 104 clear" },
+{ "GPCR3_105",0x40E00124,  9, 0x00000001, 'd', "GPIO 105 clear" },
+{ "GPCR3_106",0x40E00124, 10, 0x00000001, 'd', "GPIO 106 clear" },
+{ "GPCR3_107",0x40E00124, 11, 0x00000001, 'd', "GPIO 107 clear" },
+{ "GPCR3_108",0x40E00124, 12, 0x00000001, 'd', "GPIO 108 clear" },
+{ "GPCR3_109",0x40E00124, 13, 0x00000001, 'd', "GPIO 109 clear" },
+{ "GPCR3_110",0x40E00124, 14, 0x00000001, 'd', "GPIO 110 clear" },
+{ "GPCR3_111",0x40E00124, 15, 0x00000001, 'd', "GPIO 111 clear" },
+{ "GPCR3_112",0x40E00124, 16, 0x00000001, 'd', "GPIO 112 clear" },
+{ "GPCR3_113",0x40E00124, 17, 0x00000001, 'd', "GPIO 113 clear" },
+{ "GPCR3_114",0x40E00124, 18, 0x00000001, 'd', "GPIO 114 clear" },
+{ "GPCR3_115",0x40E00124, 19, 0x00000001, 'd', "GPIO 115 clear" },
+{ "GPCR3_116",0x40E00124, 20, 0x00000001, 'd', "GPIO 116 clear" },
+{ "GPCR3_117",0x40E00124, 21, 0x00000001, 'd', "GPIO 117 clear" },
+{ "GPCR3_118",0x40E00124, 22, 0x00000001, 'd', "GPIO 118 clear" },
+{ "GPCR3_119",0x40E00124, 23, 0x00000001, 'd', "GPIO 119 clear" },
+{ "GPCR3_120",0x40E00124, 24, 0x00000001, 'd', "GPIO 120 clear" },
 
 { "GRER0",    0x40E00030,  0, 0xffffffff, 'x', "GPIO Raising Edge Detect Enable Register 0 (4-13)" },
 { "GRER0_0",  0x40E00030,  0, 0x00000001, 'd', "GPIO 0 raising edge detect enabled" },
@@ -848,6 +1062,44 @@ static struct reg_info regs[] = {
 { "GRER2_82", 0x40E00038, 18, 0x00000001, 'd', "GPIO 82 raising edge detect enabled" },
 { "GRER2_83", 0x40E00038, 19, 0x00000001, 'd', "GPIO 83 raising edge detect enabled" },
 { "GRER2_84", 0x40E00038, 20, 0x00000001, 'd', "GPIO 84 raising edge detect enabled" },
+{ "GRER2_85", 0x40E00038, 21, 0x00000001, 'd', "GPIO 85 rising edge detect enabled" },
+{ "GRER2_86", 0x40E00038, 22, 0x00000001, 'd', "GPIO 86 rising edge detect enabled" },
+{ "GRER2_87", 0x40E00038, 23, 0x00000001, 'd', "GPIO 87 rising edge detect enabled" },
+{ "GRER2_88", 0x40E00038, 24, 0x00000001, 'd', "GPIO 88 rising edge detect enabled" },
+{ "GRER2_89", 0x40E00038, 25, 0x00000001, 'd', "GPIO 89 rising edge detect enabled" },
+{ "GRER2_90", 0x40E00038, 26, 0x00000001, 'd', "GPIO 90 rising edge detect enabled" },
+{ "GRER2_91", 0x40E00038, 27, 0x00000001, 'd', "GPIO 91 rising edge detect enabled" },
+{ "GRER2_92", 0x40E00038, 28, 0x00000001, 'd', "GPIO 92 rising edge detect enabled" },
+{ "GRER2_93", 0x40E00038, 29, 0x00000001, 'd', "GPIO 93 rising edge detect enabled" },
+{ "GRER2_94", 0x40E00038, 30, 0x00000001, 'd', "GPIO 94 rising edge detect enabled" },
+{ "GRER2_95", 0x40E00038, 31, 0x00000001, 'd', "GPIO 95 rising edge detect enabled" },
+
+{ "GRER3",    0x40E00130,  0, 0xffffffff, 'x', "GPIO Rising Edge Detect Enable Register 3" },
+{ "GRER3_96", 0x40E00130,  0, 0x00000001, 'd', "GPIO 96 rising edge detect enabled" },
+{ "GRER3_97", 0x40E00130,  1, 0x00000001, 'd', "GPIO 97 rising edge detect enabled" },
+{ "GRER3_98", 0x40E00130,  2, 0x00000001, 'd', "GPIO 98 rising edge detect enabled" },
+{ "GRER3_99", 0x40E00130,  3, 0x00000001, 'd', "GPIO 99 rising edge detect enabled" },
+{ "GRER3_100",0x40E00130,  4, 0x00000001, 'd', "GPIO 100 rising edge detect enabled" },
+{ "GRER3_101",0x40E00130,  5, 0x00000001, 'd', "GPIO 101 rising edge detect enabled" },
+{ "GRER3_102",0x40E00130,  6, 0x00000001, 'd', "GPIO 102 rising edge detect enabled" },
+{ "GRER3_103",0x40E00130,  7, 0x00000001, 'd', "GPIO 103 rising edge detect enabled" },
+{ "GRER3_104",0x40E00130,  8, 0x00000001, 'd', "GPIO 104 rising edge detect enabled" },
+{ "GRER3_105",0x40E00130,  9, 0x00000001, 'd', "GPIO 105 rising edge detect enabled" },
+{ "GRER3_106",0x40E00130, 10, 0x00000001, 'd', "GPIO 106 rising edge detect enabled" },
+{ "GRER3_107",0x40E00130, 11, 0x00000001, 'd', "GPIO 107 rising edge detect enabled" },
+{ "GRER3_108",0x40E00130, 12, 0x00000001, 'd', "GPIO 108 rising edge detect enabled" },
+{ "GRER3_109",0x40E00130, 13, 0x00000001, 'd', "GPIO 109 rising edge detect enabled" },
+{ "GRER3_110",0x40E00130, 14, 0x00000001, 'd', "GPIO 110 rising edge detect enabled" },
+{ "GRER3_111",0x40E00130, 15, 0x00000001, 'd', "GPIO 111 rising edge detect enabled" },
+{ "GRER3_112",0x40E00130, 16, 0x00000001, 'd', "GPIO 112 rising edge detect enabled" },
+{ "GRER3_113",0x40E00130, 17, 0x00000001, 'd', "GPIO 113 rising edge detect enabled" },
+{ "GRER3_114",0x40E00130, 18, 0x00000001, 'd', "GPIO 114 rising edge detect enabled" },
+{ "GRER3_115",0x40E00130, 19, 0x00000001, 'd', "GPIO 115 rising edge detect enabled" },
+{ "GRER3_116",0x40E00130, 20, 0x00000001, 'd', "GPIO 116 rising edge detect enabled" },
+{ "GRER3_117",0x40E00130, 21, 0x00000001, 'd', "GPIO 117 rising edge detect enabled" },
+{ "GRER3_118",0x40E00130, 22, 0x00000001, 'd', "GPIO 118 rising edge detect enabled" },
+{ "GRER3_119",0x40E00130, 23, 0x00000001, 'd', "GPIO 119 rising edge detect enabled" },
+{ "GRER3_120",0x40E00130, 24, 0x00000001, 'd', "GPIO 120 rising edge detect enabled" },
 
 { "GFER0",    0x40E0003C,  0, 0xffffffff, 'x', "GPIO Falling Edge Detect Enable Register 0 (4-14)" },
 { "GFER0_0",  0x40E0003C,  0, 0x00000001, 'd', "GPIO 0 falling edge detect enabled" },
@@ -939,6 +1191,44 @@ static struct reg_info regs[] = {
 { "GFER2_82", 0x40E00044, 18, 0x00000001, 'd', "GPIO 82 falling edge detect enabled" },
 { "GFER2_83", 0x40E00044, 19, 0x00000001, 'd', "GPIO 83 falling edge detect enabled" },
 { "GFER2_84", 0x40E00044, 20, 0x00000001, 'd', "GPIO 84 falling edge detect enabled" },
+{ "GFER2_85", 0x40E00044, 21, 0x00000001, 'd', "GPIO 85 falling edge detect enabled" },
+{ "GFER2_86", 0x40E00044, 22, 0x00000001, 'd', "GPIO 86 falling edge detect enabled" },
+{ "GFER2_87", 0x40E00044, 23, 0x00000001, 'd', "GPIO 87 falling edge detect enabled" },
+{ "GFER2_88", 0x40E00044, 24, 0x00000001, 'd', "GPIO 88 falling edge detect enabled" },
+{ "GFER2_89", 0x40E00044, 25, 0x00000001, 'd', "GPIO 89 falling edge detect enabled" },
+{ "GFER2_90", 0x40E00044, 26, 0x00000001, 'd', "GPIO 90 falling edge detect enabled" },
+{ "GFER2_91", 0x40E00044, 27, 0x00000001, 'd', "GPIO 91 falling edge detect enabled" },
+{ "GFER2_92", 0x40E00044, 28, 0x00000001, 'd', "GPIO 92 falling edge detect enabled" },
+{ "GFER2_93", 0x40E00044, 29, 0x00000001, 'd', "GPIO 93 falling edge detect enabled" },
+{ "GFER2_94", 0x40E00044, 30, 0x00000001, 'd', "GPIO 94 falling edge detect enabled" },
+{ "GFER2_95", 0x40E00044, 31, 0x00000001, 'd', "GPIO 95 falling edge detect enabled" },
+
+{ "GFER3",    0x40E0013C,  0, 0xffffffff, 'x', "GPIO Falling Edge Detect Enable Register 3" },
+{ "GFER3_96", 0x40E0013C,  0, 0x00000001, 'd', "GPIO 96 falling edge detect enabled" },
+{ "GFER3_97", 0x40E0013C,  1, 0x00000001, 'd', "GPIO 97 falling edge detect enabled" },
+{ "GFER3_98", 0x40E0013C,  2, 0x00000001, 'd', "GPIO 98 falling edge detect enabled" },
+{ "GFER3_99", 0x40E0013C,  3, 0x00000001, 'd', "GPIO 99 falling edge detect enabled" },
+{ "GFER3_100",0x40E0013C,  4, 0x00000001, 'd', "GPIO 100 falling edge detect enabled" },
+{ "GFER3_101",0x40E0013C,  5, 0x00000001, 'd', "GPIO 101 falling edge detect enabled" },
+{ "GFER3_102",0x40E0013C,  6, 0x00000001, 'd', "GPIO 102 falling edge detect enabled" },
+{ "GFER3_103",0x40E0013C,  7, 0x00000001, 'd', "GPIO 103 falling edge detect enabled" },
+{ "GFER3_104",0x40E0013C,  8, 0x00000001, 'd', "GPIO 104 falling edge detect enabled" },
+{ "GFER3_105",0x40E0013C,  9, 0x00000001, 'd', "GPIO 105 falling edge detect enabled" },
+{ "GFER3_106",0x40E0013C, 10, 0x00000001, 'd', "GPIO 106 falling edge detect enabled" },
+{ "GFER3_107",0x40E0013C, 11, 0x00000001, 'd', "GPIO 107 falling edge detect enabled" },
+{ "GFER3_108",0x40E0013C, 12, 0x00000001, 'd', "GPIO 108 falling edge detect enabled" },
+{ "GFER3_109",0x40E0013C, 13, 0x00000001, 'd', "GPIO 109 falling edge detect enabled" },
+{ "GFER3_110",0x40E0013C, 14, 0x00000001, 'd', "GPIO 110 falling edge detect enabled" },
+{ "GFER3_111",0x40E0013C, 15, 0x00000001, 'd', "GPIO 111 falling edge detect enabled" },
+{ "GFER3_112",0x40E0013C, 16, 0x00000001, 'd', "GPIO 112 falling edge detect enabled" },
+{ "GFER3_113",0x40E0013C, 17, 0x00000001, 'd', "GPIO 113 falling edge detect enabled" },
+{ "GFER3_114",0x40E0013C, 18, 0x00000001, 'd', "GPIO 114 falling edge detect enabled" },
+{ "GFER3_115",0x40E0013C, 19, 0x00000001, 'd', "GPIO 115 falling edge detect enabled" },
+{ "GFER3_116",0x40E0013C, 20, 0x00000001, 'd', "GPIO 116 falling edge detect enabled" },
+{ "GFER3_117",0x40E0013C, 21, 0x00000001, 'd', "GPIO 117 falling edge detect enabled" },
+{ "GFER3_118",0x40E0013C, 22, 0x00000001, 'd', "GPIO 118 falling edge detect enabled" },
+{ "GFER3_119",0x40E0013C, 23, 0x00000001, 'd', "GPIO 119 falling edge detect enabled" },
+{ "GFER3_120",0x40E0013C, 24, 0x00000001, 'd', "GPIO 120 falling edge detect enabled" },
 
 { "GEDR0",    0x40E00048,  0, 0xffffffff, 'x', "GPIO Edge Detect Register 0 (4-15)" },
 { "GEDR0_0",  0x40E00048,  0, 0x00000001, 'd', "GPIO 0 edge detected" },
@@ -1030,6 +1320,44 @@ static struct reg_info regs[] = {
 { "GEDR2_82", 0x40E00050, 18, 0x00000001, 'd', "GPIO 82 edge detected" },
 { "GEDR2_83", 0x40E00050, 19, 0x00000001, 'd', "GPIO 83 edge detected" },
 { "GEDR2_84", 0x40E00050, 20, 0x00000001, 'd', "GPIO 84 edge detected" },
+{ "GEDR2_85", 0x40E00050, 21, 0x00000001, 'd', "GPIO 85 edge detected" },
+{ "GEDR2_86", 0x40E00050, 22, 0x00000001, 'd', "GPIO 86 edge detected" },
+{ "GEDR2_87", 0x40E00050, 23, 0x00000001, 'd', "GPIO 87 edge detected" },
+{ "GEDR2_88", 0x40E00050, 24, 0x00000001, 'd', "GPIO 88 edge detected" },
+{ "GEDR2_89", 0x40E00050, 25, 0x00000001, 'd', "GPIO 89 edge detected" },
+{ "GEDR2_90", 0x40E00050, 26, 0x00000001, 'd', "GPIO 90 edge detected" },
+{ "GEDR2_91", 0x40E00050, 27, 0x00000001, 'd', "GPIO 91 edge detected" },
+{ "GEDR2_92", 0x40E00050, 28, 0x00000001, 'd', "GPIO 92 edge detected" },
+{ "GEDR2_93", 0x40E00050, 29, 0x00000001, 'd', "GPIO 93 edge detected" },
+{ "GEDR2_94", 0x40E00050, 30, 0x00000001, 'd', "GPIO 94 edge detected" },
+{ "GEDR2_95", 0x40E00050, 31, 0x00000001, 'd', "GPIO 95 edge detected" },
+
+{ "GEDR3",    0x40E00148,  0, 0xffffffff, 'x', "GPIO Direction Register 3" },
+{ "GEDR3_96", 0x40E00148,  0, 0x00000001, 'd', "GPIO 96 edge detected" },
+{ "GEDR3_97", 0x40E00148,  1, 0x00000001, 'd', "GPIO 97 edge detected" },
+{ "GEDR3_98", 0x40E00148,  2, 0x00000001, 'd', "GPIO 98 edge detected" },
+{ "GEDR3_99", 0x40E00148,  3, 0x00000001, 'd', "GPIO 99 edge detected" },
+{ "GEDR3_100",0x40E00148,  4, 0x00000001, 'd', "GPIO 100 edge detected" },
+{ "GEDR3_101",0x40E00148,  5, 0x00000001, 'd', "GPIO 101 edge detected" },
+{ "GEDR3_102",0x40E00148,  6, 0x00000001, 'd', "GPIO 102 edge detected" },
+{ "GEDR3_103",0x40E00148,  7, 0x00000001, 'd', "GPIO 103 edge detected" },
+{ "GEDR3_104",0x40E00148,  8, 0x00000001, 'd', "GPIO 104 edge detected" },
+{ "GEDR3_105",0x40E00148,  9, 0x00000001, 'd', "GPIO 105 edge detected" },
+{ "GEDR3_106",0x40E00148, 10, 0x00000001, 'd', "GPIO 106 edge detected" },
+{ "GEDR3_107",0x40E00148, 11, 0x00000001, 'd', "GPIO 107 edge detected" },
+{ "GEDR3_108",0x40E00148, 12, 0x00000001, 'd', "GPIO 108 edge detected" },
+{ "GEDR3_109",0x40E00148, 13, 0x00000001, 'd', "GPIO 109 edge detected" },
+{ "GEDR3_110",0x40E00148, 14, 0x00000001, 'd', "GPIO 110 edge detected" },
+{ "GEDR3_111",0x40E00148, 15, 0x00000001, 'd', "GPIO 111 edge detected" },
+{ "GEDR3_112",0x40E00148, 16, 0x00000001, 'd', "GPIO 112 edge detected" },
+{ "GEDR3_113",0x40E00148, 17, 0x00000001, 'd', "GPIO 113 edge detected" },
+{ "GEDR3_114",0x40E00148, 18, 0x00000001, 'd', "GPIO 114 edge detected" },
+{ "GEDR3_115",0x40E00148, 19, 0x00000001, 'd', "GPIO 115 edge detected" },
+{ "GEDR3_116",0x40E00148, 20, 0x00000001, 'd', "GPIO 116 edge detected" },
+{ "GEDR3_117",0x40E00148, 21, 0x00000001, 'd', "GPIO 117 edge detected" },
+{ "GEDR3_118",0x40E00148, 22, 0x00000001, 'd', "GPIO 118 edge detected" },
+{ "GEDR3_119",0x40E00148, 23, 0x00000001, 'd', "GPIO 119 edge detected" },
+{ "GEDR3_120",0x40E00148, 24, 0x00000001, 'd', "GPIO 120 edge detected" },
 
 { "GAFR0L",    0x40E00054,  0, 0xffffffff, 'x', "GPIO Alternate Function Register 0 Lower (4-17)" },
 { "GAFR0L_0",  0x40E00054,  0, 0x00000003, 'x', "GPIO 0 alternate function select" },
@@ -1127,6 +1455,46 @@ static struct reg_info regs[] = {
 { "GAFR2U_82", 0x40E00068,  4, 0x00000003, 'x', "GPIO 82 alternate function select" },
 { "GAFR2U_83", 0x40E00068,  6, 0x00000003, 'x', "GPIO 83 alternate function select" },
 { "GAFR2U_84", 0x40E00068,  8, 0x00000003, 'x', "GPIO 84 alternate function select" },
+{ "GAFR2U_85", 0x40E00068, 10, 0x00000003, 'x', "GPIO 85 alternate function select" },
+{ "GAFR2U_86", 0x40E00068, 12, 0x00000003, 'x', "GPIO 86 alternate function select" },
+{ "GAFR2U_87", 0x40E00068, 14, 0x00000003, 'x', "GPIO 87 alternate function select" },
+{ "GAFR2U_88", 0x40E00068, 16, 0x00000003, 'x', "GPIO 88 alternate function select" },
+{ "GAFR2U_89", 0x40E00068, 18, 0x00000003, 'x', "GPIO 89 alternate function select" },
+{ "GAFR2U_90", 0x40E00068, 20, 0x00000003, 'x', "GPIO 90 alternate function select" },
+{ "GAFR2U_91", 0x40E00068, 22, 0x00000003, 'x', "GPIO 91 alternate function select" },
+{ "GAFR2U_92", 0x40E00068, 24, 0x00000003, 'x', "GPIO 92 alternate function select" },
+{ "GAFR2U_93", 0x40E00068, 26, 0x00000003, 'x', "GPIO 93 alternate function select" },
+{ "GAFR2U_94", 0x40E00068, 28, 0x00000003, 'x', "GPIO 94 alternate function select" },
+{ "GAFR2U_95", 0x40E00068, 30, 0x00000003, 'x', "GPIO 95 alternate function select" },
+
+{ "GAFR3L",    0x40E0006C,  0, 0xffffffff, 'x', "GPIO Alternate Function Register 3 Lower" },
+{ "GAFR3L_96", 0x40E0006C,  0, 0x00000003, 'x', "GPIO 96 alternate function select" },
+{ "GAFR3L_97", 0x40E0006C,  2, 0x00000003, 'x', "GPIO 97 alternate function select" },
+{ "GAFR3L_98", 0x40E0006C,  4, 0x00000003, 'x', "GPIO 98 alternate function select" },
+{ "GAFR3L_99", 0x40E0006C,  6, 0x00000003, 'x', "GPIO 99 alternate function select" },
+{ "GAFR3L_100",0x40E0006C,  8, 0x00000003, 'x', "GPIO 100 alternate function select" },
+{ "GAFR3L_101",0x40E0006C, 10, 0x00000003, 'x', "GPIO 101 alternate function select" },
+{ "GAFR3L_102",0x40E0006C, 12, 0x00000003, 'x', "GPIO 102 alternate function select" },
+{ "GAFR3L_103",0x40E0006C, 14, 0x00000003, 'x', "GPIO 103 alternate function select" },
+{ "GAFR3L_104",0x40E0006C, 16, 0x00000003, 'x', "GPIO 104 alternate function select" },
+{ "GAFR3L_105",0x40E0006C, 18, 0x00000003, 'x', "GPIO 105 alternate function select" },
+{ "GAFR3L_106",0x40E0006C, 20, 0x00000003, 'x', "GPIO 106 alternate function select" },
+{ "GAFR3L_107",0x40E0006C, 22, 0x00000003, 'x', "GPIO 107 alternate function select" },
+{ "GAFR3L_108",0x40E0006C, 24, 0x00000003, 'x', "GPIO 108 alternate function select" },
+{ "GAFR3L_109",0x40E0006C, 26, 0x00000003, 'x', "GPIO 109 alternate function select" },
+{ "GAFR3L_110",0x40E0006C, 28, 0x00000003, 'x', "GPIO 110 alternate function select" },
+{ "GAFR3L_111",0x40E0006C, 30, 0x00000003, 'x', "GPIO 111 alternate function select" },
+
+{ "GAFR3U",    0x40E00070,  0, 0xffffffff, 'x', "GPIO Alternate Function Register 3 Upper" },
+{ "GAFR3U_112",0x40E00070,  0, 0x00000003, 'x', "GPIO 112 alternate function select" },
+{ "GAFR3U_113",0x40E00070,  2, 0x00000003, 'x', "GPIO 113 alternate function select" },
+{ "GAFR3U_114",0x40E00070,  4, 0x00000003, 'x', "GPIO 114 alternate function select" },
+{ "GAFR3U_115",0x40E00070,  6, 0x00000003, 'x', "GPIO 115 alternate function select" },
+{ "GAFR3U_116",0x40E00070,  8, 0x00000003, 'x', "GPIO 116 alternate function select" },
+{ "GAFR3U_117",0x40E00070, 10, 0x00000003, 'x', "GPIO 117 alternate function select" },
+{ "GAFR3U_118",0x40E00070, 12, 0x00000003, 'x', "GPIO 118 alternate function select" },
+{ "GAFR3U_119",0x40E00070, 14, 0x00000003, 'x', "GPIO 119 alternate function select" },
+{ "GAFR3U_120",0x40E00070, 16, 0x00000003, 'x', "GPIO 120 alternate function select" },
 
 { "ICMR",      0x40D00004,  0, 0xffffffff, 'x', "Interrupt Controller Mask Register (4-22)" },
 { "ICMR_IM7",  0x40D00004,  7, 0x00000001, 'x', "Pending IRQ 7 (HWUART) unmasked?" },
@@ -1272,6 +1640,36 @@ static struct reg_info regs[] = {
 { "PWMPERVAL1",          0x40C00008,  0, 0xffffffff, 'x', "PWM Period Control Register 1 (4-43)" },
 { "PWMPERVAL1_PV",       0x40C00008,  0, 0x000003ff, 'd', "PWM1 Period Cycle Length" },
 
+{ "AC97_GCR",            0x4050000C,  0, 0xffffffff, 'x', "AC'97 Global Control Register" },
+{ "AC97_GCR_GIE",        0x4050000C,  0, 0x00000001, 'd', "AC'97 CODEC GPI Interrupt Enable" },
+{ "AC97_GCR_COLD_RST",   0x4050000C,  1, 0x00000001, 'd', "AC'97 Cold Reset" },
+{ "AC97_GCR_WARM_RST",   0x4050000C,  2, 0x00000001, 'd', "AC'97 Warm Reset" },
+{ "AC97_GCR_ACLINK_OFF", 0x4050000C,  3, 0x00000001, 'd', "AC'97 Link Shut Off" },
+{ "AC97_GCR_PRIRES_IEN", 0x4050000C,  4, 0x00000001, 'd', "AC'97 Primary Resume Interrupt Enable" },
+{ "AC97_GCR_SECRES_IEN", 0x4050000C,  5, 0x00000001, 'd', "AC'97 Secondary Resume Interrupt Enable" },
+{ "AC97_GCR_PRIRDY_IEN", 0x4050000C,  8, 0x00000001, 'd', "AC'97 Primary Ready Interrupt Enable" },
+{ "AC97_GCR_SECRDY_IEN", 0x4050000C,  9, 0x00000001, 'd', "AC'97 Secondary Ready Interrupt Enable" },
+{ "AC97_GCR_SDONE_IE",   0x4050000C, 18, 0x00000001, 'd', "AC'97 Status Done Interrupt Enable" },
+{ "AC97_GCR_CDONE_IE",   0x4050000C, 19, 0x00000001, 'd', "AC'97 Command Done Interrupt Enable" },
+
+{ "AC97_GSR",            0x4050001C,  0, 0xffffffff, 'x', "AC'97 Global Status Register" },
+
+{ "AC97_GSR_GSCI",       0x4050001C,  0, 0x00000001, 'd', "AC'97 CODEC GPIO Status Change Interrupt" },
+{ "AC97_GSR_MIINT",      0x4050001C,  1, 0x00000001, 'd', "AC'97 Modem In Interrupt" },
+{ "AC97_GSR_MOINT",      0x4050001C,  2, 0x00000001, 'd', "AC'97 Modem Out Interrupt" },
+{ "AC97_GSR_PIINT",      0x4050001C,  5, 0x00000001, 'd', "AC'97 PCM In Interrupt" },
+{ "AC97_GSR_POINT",      0x4050001C,  6, 0x00000001, 'd', "AC'97 PCM Out Interrupt" },
+{ "AC97_GSR_MINT",       0x4050001C,  7, 0x00000001, 'd', "AC'97 Mic In Interrupt" },
+{ "AC97_GSR_PCR",        0x4050001C,  8, 0x00000001, 'd', "AC'97 Prinary CODEC Ready" },
+{ "AC97_GSR_SCR",        0x4050001C,  9, 0x00000001, 'd', "AC'97 Secondary CODEC Ready" },
+{ "AC97_GSR_PRIRES",     0x4050001C, 10, 0x00000001, 'd', "AC'97 Primary Resume Interrupt" },
+{ "AC97_GSR_SECRES",     0x4050001C, 11, 0x00000001, 'd', "AC'97 Secondary Resume Interrupt" },
+{ "AC97_GSR_BIT1SLT12",  0x4050001C, 12, 0x00000001, 'd', "AC'97 Bit 1 of slot 12" },
+{ "AC97_GSR_BIT2SLT12",  0x4050001C, 13, 0x00000001, 'd', "AC'97 Bit 2 of slot 12" },
+{ "AC97_GSR_BIT3SLT12",  0x4050001C, 14, 0x00000001, 'd', "AC'97 Bit 3 of slot 12" },
+{ "AC97_GSR_RDCS",       0x4050001C, 15, 0x00000001, 'd', "AC'97 Read Completion Status" },
+{ "AC97_GSR_SDONE",      0x4050001C, 18, 0x00000001, 'd', "AC'97 Status Done" },
+{ "AC97_GSR_CDONE",      0x4050001C, 19, 0x00000001, 'd', "AC'97 Command Done" },
 
 { "LCCR0",     0x44000000,  0, 0xffffffff, 'x', "LCD Controller Control Register 0 (7-23)" },
 { "LCCR0_ENB", 0x44000000,  0, 0x00000001, 'd', "LCD controller enable" },
