[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/EmptyAssign/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/EmptyAssign/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<155> s<154> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<35> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<35> s<32> l<1:8> el<1:11>
n<> u<4> t<Data_type_or_implicit> p<30> s<29> l<1:24> el<1:24>
n<a> u<5> t<StringConst> p<12> s<11> l<1:24> el<1:25>
n<1> u<6> t<IntConst> p<7> l<1:28> el<1:29>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:28> el<1:29>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:28> el<1:29>
n<> u<9> t<Constant_expression> p<10> c<8> l<1:28> el<1:29>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:28> el<1:29>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:28> el<1:29>
n<> u<12> t<Param_assignment> p<29> c<5> s<20> l<1:24> el<1:29>
n<b> u<13> t<StringConst> p<20> s<19> l<1:31> el<1:32>
n<2> u<14> t<IntConst> p<15> l<1:35> el<1:36>
n<> u<15> t<Primary_literal> p<16> c<14> l<1:35> el<1:36>
n<> u<16> t<Constant_primary> p<17> c<15> l<1:35> el<1:36>
n<> u<17> t<Constant_expression> p<18> c<16> l<1:35> el<1:36>
n<> u<18> t<Constant_mintypmax_expression> p<19> c<17> l<1:35> el<1:36>
n<> u<19> t<Constant_param_expression> p<20> c<18> l<1:35> el<1:36>
n<> u<20> t<Param_assignment> p<29> c<13> s<28> l<1:31> el<1:36>
n<c> u<21> t<StringConst> p<28> s<27> l<1:38> el<1:39>
n<3> u<22> t<IntConst> p<23> l<1:42> el<1:43>
n<> u<23> t<Primary_literal> p<24> c<22> l<1:42> el<1:43>
n<> u<24> t<Constant_primary> p<25> c<23> l<1:42> el<1:43>
n<> u<25> t<Constant_expression> p<26> c<24> l<1:42> el<1:43>
n<> u<26> t<Constant_mintypmax_expression> p<27> c<25> l<1:42> el<1:43>
n<> u<27> t<Constant_param_expression> p<28> c<26> l<1:42> el<1:43>
n<> u<28> t<Param_assignment> p<29> c<21> l<1:38> el<1:43>
n<> u<29> t<List_of_param_assignments> p<30> c<12> l<1:24> el<1:43>
n<> u<30> t<Parameter_declaration> p<31> c<4> l<1:14> el<1:43>
n<> u<31> t<Parameter_port_declaration> p<32> c<30> l<1:14> el<1:43>
n<> u<32> t<Parameter_port_list> p<35> c<31> s<34> l<1:12> el<1:44>
n<> u<33> t<Port> p<34> l<1:46> el<1:46>
n<> u<34> t<List_of_ports> p<35> c<33> l<1:45> el<1:47>
n<> u<35> t<Module_nonansi_header> p<114> c<2> s<112> l<1:1> el<1:48>
n<> u<36> t<Dollar_keyword> p<58> s<37> l<4:3> el<4:4>
n<display> u<37> t<StringConst> p<58> s<57> l<4:4> el<4:11>
n<"%0d %0d %0d"> u<38> t<StringLiteral> p<39> l<4:12> el<4:25>
n<> u<39> t<Primary_literal> p<40> c<38> l<4:12> el<4:25>
n<> u<40> t<Primary> p<41> c<39> l<4:12> el<4:25>
n<> u<41> t<Expression> p<57> c<40> s<46> l<4:12> el<4:25>
n<a> u<42> t<StringConst> p<43> l<4:27> el<4:28>
n<> u<43> t<Primary_literal> p<44> c<42> l<4:27> el<4:28>
n<> u<44> t<Primary> p<45> c<43> l<4:27> el<4:28>
n<> u<45> t<Expression> p<46> c<44> l<4:27> el<4:28>
n<> u<46> t<Argument> p<57> c<45> s<51> l<4:27> el<4:28>
n<b> u<47> t<StringConst> p<48> l<4:30> el<4:31>
n<> u<48> t<Primary_literal> p<49> c<47> l<4:30> el<4:31>
n<> u<49> t<Primary> p<50> c<48> l<4:30> el<4:31>
n<> u<50> t<Expression> p<51> c<49> l<4:30> el<4:31>
n<> u<51> t<Argument> p<57> c<50> s<56> l<4:30> el<4:31>
n<c> u<52> t<StringConst> p<53> l<4:33> el<4:34>
n<> u<53> t<Primary_literal> p<54> c<52> l<4:33> el<4:34>
n<> u<54> t<Primary> p<55> c<53> l<4:33> el<4:34>
n<> u<55> t<Expression> p<56> c<54> l<4:33> el<4:34>
n<> u<56> t<Argument> p<57> c<55> l<4:33> el<4:34>
n<> u<57> t<List_of_arguments> p<58> c<41> l<4:12> el<4:34>
n<> u<58> t<Subroutine_call> p<59> c<36> l<4:3> el<4:35>
n<> u<59> t<Subroutine_call_statement> p<60> c<58> l<4:3> el<4:36>
n<> u<60> t<Statement_item> p<61> c<59> l<4:3> el<4:36>
n<> u<61> t<Statement> p<62> c<60> l<4:3> el<4:36>
n<> u<62> t<Statement_or_null> p<104> c<61> s<102> l<4:3> el<4:36>
n<b> u<63> t<StringConst> p<64> l<5:7> el<5:8>
n<> u<64> t<Primary_literal> p<65> c<63> l<5:7> el<5:8>
n<> u<65> t<Primary> p<66> c<64> l<5:7> el<5:8>
n<> u<66> t<Expression> p<72> c<65> s<71> l<5:7> el<5:8>
n<2> u<67> t<IntConst> p<68> l<5:13> el<5:14>
n<> u<68> t<Primary_literal> p<69> c<67> l<5:13> el<5:14>
n<> u<69> t<Primary> p<70> c<68> l<5:13> el<5:14>
n<> u<70> t<Expression> p<72> c<69> l<5:13> el<5:14>
n<> u<71> t<BinOp_FourStateLogicEqual> p<72> s<70> l<5:9> el<5:12>
n<> u<72> t<Expression> p<73> c<66> l<5:7> el<5:14>
n<> u<73> t<Expression_or_cond_pattern> p<74> c<72> l<5:7> el<5:14>
n<> u<74> t<Cond_predicate> p<99> c<73> s<86> l<5:7> el<5:14>
n<> u<75> t<Dollar_keyword> p<82> s<76> l<6:5> el<6:6>
n<display> u<76> t<StringConst> p<82> s<81> l<6:6> el<6:13>
n<"PASSED"> u<77> t<StringLiteral> p<78> l<6:14> el<6:22>
n<> u<78> t<Primary_literal> p<79> c<77> l<6:14> el<6:22>
n<> u<79> t<Primary> p<80> c<78> l<6:14> el<6:22>
n<> u<80> t<Expression> p<81> c<79> l<6:14> el<6:22>
n<> u<81> t<List_of_arguments> p<82> c<80> l<6:14> el<6:22>
n<> u<82> t<Subroutine_call> p<83> c<75> l<6:5> el<6:23>
n<> u<83> t<Subroutine_call_statement> p<84> c<82> l<6:5> el<6:24>
n<> u<84> t<Statement_item> p<85> c<83> l<6:5> el<6:24>
n<> u<85> t<Statement> p<86> c<84> l<6:5> el<6:24>
n<> u<86> t<Statement_or_null> p<99> c<85> s<98> l<6:5> el<6:24>
n<> u<87> t<Dollar_keyword> p<94> s<88> l<8:5> el<8:6>
n<display> u<88> t<StringConst> p<94> s<93> l<8:6> el<8:13>
n<"FAILED"> u<89> t<StringLiteral> p<90> l<8:14> el<8:22>
n<> u<90> t<Primary_literal> p<91> c<89> l<8:14> el<8:22>
n<> u<91> t<Primary> p<92> c<90> l<8:14> el<8:22>
n<> u<92> t<Expression> p<93> c<91> l<8:14> el<8:22>
n<> u<93> t<List_of_arguments> p<94> c<92> l<8:14> el<8:22>
n<> u<94> t<Subroutine_call> p<95> c<87> l<8:5> el<8:23>
n<> u<95> t<Subroutine_call_statement> p<96> c<94> l<8:5> el<8:24>
n<> u<96> t<Statement_item> p<97> c<95> l<8:5> el<8:24>
n<> u<97> t<Statement> p<98> c<96> l<8:5> el<8:24>
n<> u<98> t<Statement_or_null> p<99> c<97> l<8:5> el<8:24>
n<> u<99> t<Conditional_statement> p<100> c<74> l<5:3> el<8:24>
n<> u<100> t<Statement_item> p<101> c<99> l<5:3> el<8:24>
n<> u<101> t<Statement> p<102> c<100> l<5:3> el<8:24>
n<> u<102> t<Statement_or_null> p<104> c<101> s<103> l<5:3> el<8:24>
n<> u<103> t<End> p<104> l<9:1> el<9:4>
n<> u<104> t<Seq_block> p<105> c<62> l<3:9> el<9:4>
n<> u<105> t<Statement_item> p<106> c<104> l<3:9> el<9:4>
n<> u<106> t<Statement> p<107> c<105> l<3:9> el<9:4>
n<> u<107> t<Statement_or_null> p<108> c<106> l<3:9> el<9:4>
n<> u<108> t<Initial_construct> p<109> c<107> l<3:1> el<9:4>
n<> u<109> t<Module_common_item> p<110> c<108> l<3:1> el<9:4>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<3:1> el<9:4>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<3:1> el<9:4>
n<> u<112> t<Module_item> p<114> c<111> s<113> l<3:1> el<9:4>
n<> u<113> t<Endmodule> p<114> l<11:1> el<11:10>
n<> u<114> t<Module_declaration> p<115> c<35> l<1:1> el<11:10>
n<> u<115> t<Description> p<154> c<114> s<153> l<1:1> el<11:10>
n<module> u<116> t<Module_keyword> p<120> s<117> l<13:1> el<13:7>
n<top> u<117> t<StringConst> p<120> s<119> l<13:8> el<13:11>
n<> u<118> t<Port> p<119> l<13:12> el<13:12>
n<> u<119> t<List_of_ports> p<120> c<118> l<13:11> el<13:13>
n<> u<120> t<Module_nonansi_header> p<152> c<116> s<150> l<13:1> el<13:14>
n<dut> u<121> t<StringConst> p<147> s<141> l<15:1> el<15:4>
n<a> u<122> t<StringConst> p<129> s<128> l<15:8> el<15:9>
n<4> u<123> t<IntConst> p<124> l<15:10> el<15:11>
n<> u<124> t<Primary_literal> p<125> c<123> l<15:10> el<15:11>
n<> u<125> t<Primary> p<126> c<124> l<15:10> el<15:11>
n<> u<126> t<Expression> p<127> c<125> l<15:10> el<15:11>
n<> u<127> t<Mintypmax_expression> p<128> c<126> l<15:10> el<15:11>
n<> u<128> t<Param_expression> p<129> c<127> l<15:10> el<15:11>
n<> u<129> t<Named_parameter_assignment> p<140> c<122> s<131> l<15:7> el<15:12>
n<b> u<130> t<StringConst> p<131> l<15:15> el<15:16>
n<> u<131> t<Named_parameter_assignment> p<140> c<130> s<139> l<15:14> el<15:18>
n<c> u<132> t<StringConst> p<139> s<138> l<15:21> el<15:22>
n<5> u<133> t<IntConst> p<134> l<15:23> el<15:24>
n<> u<134> t<Primary_literal> p<135> c<133> l<15:23> el<15:24>
n<> u<135> t<Primary> p<136> c<134> l<15:23> el<15:24>
n<> u<136> t<Expression> p<137> c<135> l<15:23> el<15:24>
n<> u<137> t<Mintypmax_expression> p<138> c<136> l<15:23> el<15:24>
n<> u<138> t<Param_expression> p<139> c<137> l<15:23> el<15:24>
n<> u<139> t<Named_parameter_assignment> p<140> c<132> l<15:20> el<15:25>
n<> u<140> t<List_of_parameter_assignments> p<141> c<129> l<15:7> el<15:25>
n<> u<141> t<Parameter_value_assignment> p<147> c<140> s<146> l<15:5> el<15:26>
n<dut> u<142> t<StringConst> p<143> l<15:27> el<15:30>
n<> u<143> t<Name_of_instance> p<146> c<142> s<145> l<15:27> el<15:30>
n<> u<144> t<Ordered_port_connection> p<145> l<15:31> el<15:31>
n<> u<145> t<List_of_port_connections> p<146> c<144> l<15:31> el<15:31>
n<> u<146> t<Hierarchical_instance> p<147> c<143> l<15:27> el<15:32>
n<> u<147> t<Module_instantiation> p<148> c<121> l<15:1> el<15:33>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<15:1> el<15:33>
n<> u<149> t<Non_port_module_item> p<150> c<148> l<15:1> el<15:33>
n<> u<150> t<Module_item> p<152> c<149> s<151> l<15:1> el<15:33>
n<> u<151> t<Endmodule> p<152> l<17:1> el<17:10>
n<> u<152> t<Module_declaration> p<153> c<120> l<13:1> el<17:10>
n<> u<153> t<Description> p<154> c<152> l<13:1> el<17:10>
n<> u<154> t<Source_text> p<155> c<115> l<1:1> el<17:10>
n<> u<155> t<Top_level_rule> c<1> l<1:1> el<18:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/EmptyAssign/dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/EmptyAssign/dut.sv:13:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/EmptyAssign/dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/EmptyAssign/dut.sv:13:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/EmptyAssign/dut.sv:13:1: Top level module "work@top".

[NTE:EL0537] ${SURELOG_DIR}/tests/EmptyAssign/dut.sv:15:14: Empty parameter override for b.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              12
design                                                 1
if_else                                                1
initial                                                1
int_typespec                                           3
module_inst                                            7
operation                                              1
param_assign                                           6
parameter                                              6
ref_module                                             1
ref_obj                                                4
ref_typespec                                          12
sys_func_call                                          3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                              12
design                                                 1
if_else                                                2
initial                                                2
int_typespec                                           3
module_inst                                            7
operation                                              2
param_assign                                           6
parameter                                              6
ref_module                                             1
ref_obj                                                8
ref_typespec                                          12
sys_func_call                                          6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/EmptyAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/EmptyAssign/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/EmptyAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_parameter: (work@dut.a), line:1:24, endln:1:25
      |vpiFullName:work@dut.a
      |vpiActual:
      \_int_typespec: , line:1:14, endln:1:43
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiParameter:
  \_parameter: (work@dut.b), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@dut.b)
      |vpiParent:
      \_parameter: (work@dut.b), line:1:31, endln:1:32
      |vpiFullName:work@dut.b
      |vpiActual:
      \_int_typespec: , line:1:14, endln:1:43
    |vpiName:b
    |vpiFullName:work@dut.b
  |vpiParameter:
  \_parameter: (work@dut.c), line:1:38, endln:1:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@dut.c)
      |vpiParent:
      \_parameter: (work@dut.c), line:1:38, endln:1:39
      |vpiFullName:work@dut.c
      |vpiActual:
      \_int_typespec: , line:1:14, endln:1:43
    |vpiName:c
    |vpiFullName:work@dut.c
  |vpiParamAssign:
  \_param_assign: , line:1:24, endln:1:29
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:1:28, endln:1:29
      |vpiParent:
      \_param_assign: , line:1:24, endln:1:29
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:1:28, endln:1:29
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:1:14, endln:1:43
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.a), line:1:24, endln:1:25
  |vpiParamAssign:
  \_param_assign: , line:1:31, endln:1:36
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:1:35, endln:1:36
      |vpiParent:
      \_param_assign: , line:1:31, endln:1:36
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:1:35, endln:1:36
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:1:14, endln:1:43
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.b), line:1:31, endln:1:32
  |vpiParamAssign:
  \_param_assign: , line:1:38, endln:1:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:1:42, endln:1:43
      |vpiParent:
      \_param_assign: , line:1:38, endln:1:43
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:1:42, endln:1:43
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:1:14, endln:1:43
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.c), line:1:38, endln:1:39
  |vpiDefName:work@dut
  |vpiProcess:
  \_initial: , line:3:1, endln:9:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_begin: (work@dut), line:3:9, endln:9:4
      |vpiParent:
      \_initial: , line:3:1, endln:9:4
      |vpiFullName:work@dut
      |vpiStmt:
      \_sys_func_call: ($display), line:4:3, endln:4:35
        |vpiParent:
        \_begin: (work@dut), line:3:9, endln:9:4
        |vpiArgument:
        \_constant: , line:4:12, endln:4:25
          |vpiParent:
          \_sys_func_call: ($display), line:4:3, endln:4:35
          |vpiDecompile:"%0d %0d %0d"
          |vpiSize:88
          |STRING:%0d %0d %0d
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@dut.a), line:4:27, endln:4:28
          |vpiParent:
          \_sys_func_call: ($display), line:4:3, endln:4:35
          |vpiName:a
          |vpiFullName:work@dut.a
        |vpiArgument:
        \_ref_obj: (work@dut.b), line:4:30, endln:4:31
          |vpiParent:
          \_sys_func_call: ($display), line:4:3, endln:4:35
          |vpiName:b
          |vpiFullName:work@dut.b
        |vpiArgument:
        \_ref_obj: (work@dut.c), line:4:33, endln:4:34
          |vpiParent:
          \_sys_func_call: ($display), line:4:3, endln:4:35
          |vpiName:c
          |vpiFullName:work@dut.c
        |vpiName:$display
      |vpiStmt:
      \_if_else: , line:5:3, endln:8:24
        |vpiParent:
        \_begin: (work@dut), line:3:9, endln:9:4
        |vpiCondition:
        \_operation: , line:5:7, endln:5:14
          |vpiParent:
          \_begin: (work@dut), line:3:9, endln:9:4
          |vpiOpType:16
          |vpiOperand:
          \_ref_obj: (work@dut.b), line:5:7, endln:5:8
            |vpiParent:
            \_operation: , line:5:7, endln:5:14
            |vpiName:b
            |vpiFullName:work@dut.b
          |vpiOperand:
          \_constant: , line:5:13, endln:5:14
            |vpiParent:
            \_operation: , line:5:7, endln:5:14
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_sys_func_call: ($display), line:6:5, endln:6:23
          |vpiParent:
          \_if_else: , line:5:3, endln:8:24
          |vpiArgument:
          \_constant: , line:6:14, endln:6:22
            |vpiParent:
            \_sys_func_call: ($display), line:6:5, endln:6:23
            |vpiDecompile:"PASSED"
            |vpiSize:48
            |STRING:PASSED
            |vpiConstType:6
          |vpiName:$display
        |vpiElseStmt:
        \_sys_func_call: ($display), line:8:5, endln:8:23
          |vpiParent:
          \_if_else: , line:5:3, endln:8:24
          |vpiArgument:
          \_constant: , line:8:14, endln:8:22
            |vpiParent:
            \_sys_func_call: ($display), line:8:5, endln:8:23
            |vpiDecompile:"FAILED"
            |vpiSize:48
            |STRING:FAILED
            |vpiConstType:6
          |vpiName:$display
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:13:1, endln:17:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@dut (dut), line:15:27, endln:15:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:13:1, endln:17:10
    |vpiName:dut
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:1:1, endln:11:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:13:1, endln:17:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:13:1, endln:17:10
    |vpiName:dut
    |vpiFullName:work@top.dut
    |vpiParameter:
    \_parameter: (work@top.dut.a), line:1:24, endln:1:25
      |vpiParent:
      \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top.dut.a)
        |vpiParent:
        \_parameter: (work@top.dut.a), line:1:24, endln:1:25
        |vpiFullName:work@top.dut.a
        |vpiActual:
        \_int_typespec: , line:1:14, endln:1:43
      |vpiName:a
      |vpiFullName:work@top.dut.a
    |vpiParameter:
    \_parameter: (work@top.dut.b), line:1:31, endln:1:32
      |vpiParent:
      \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@top.dut.b)
        |vpiParent:
        \_parameter: (work@top.dut.b), line:1:31, endln:1:32
        |vpiFullName:work@top.dut.b
        |vpiActual:
        \_int_typespec: , line:1:14, endln:1:43
      |vpiName:b
      |vpiFullName:work@top.dut.b
    |vpiParameter:
    \_parameter: (work@top.dut.c), line:1:38, endln:1:39
      |vpiParent:
      \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@top.dut.c)
        |vpiParent:
        \_parameter: (work@top.dut.c), line:1:38, endln:1:39
        |vpiFullName:work@top.dut.c
        |vpiActual:
        \_int_typespec: , line:1:14, endln:1:43
      |vpiName:c
      |vpiFullName:work@top.dut.c
    |vpiParamAssign:
    \_param_assign: , line:1:24, endln:1:29
      |vpiParent:
      \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:28, endln:1:29
        |vpiParent:
        \_param_assign: , line:1:24, endln:1:29
        |vpiDecompile:4
        |vpiSize:32
        |UINT:4
        |vpiTypespec:
        \_ref_typespec: (work@top.dut)
          |vpiParent:
          \_constant: , line:1:28, endln:1:29
          |vpiFullName:work@top.dut
          |vpiActual:
          \_int_typespec: , line:1:14, endln:1:43
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut.a), line:1:24, endln:1:25
    |vpiParamAssign:
    \_param_assign: , line:1:31, endln:1:36
      |vpiParent:
      \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
      |vpiRhs:
      \_constant: , line:1:35, endln:1:36
        |vpiParent:
        \_param_assign: , line:1:31, endln:1:36
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_ref_typespec: (work@top.dut)
          |vpiParent:
          \_constant: , line:1:35, endln:1:36
          |vpiFullName:work@top.dut
          |vpiActual:
          \_int_typespec: , line:1:14, endln:1:43
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut.b), line:1:31, endln:1:32
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:42, endln:1:43
        |vpiParent:
        \_param_assign: , line:1:38, endln:1:43
        |vpiDecompile:5
        |vpiSize:32
        |UINT:5
        |vpiTypespec:
        \_ref_typespec: (work@top.dut)
          |vpiParent:
          \_constant: , line:1:42, endln:1:43
          |vpiFullName:work@top.dut
          |vpiActual:
          \_int_typespec: , line:1:14, endln:1:43
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut.c), line:1:38, endln:1:39
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/EmptyAssign/dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:13:1, endln:17:10
    |vpiProcess:
    \_initial: , line:3:1, endln:9:4
      |vpiParent:
      \_module_inst: work@dut (work@top.dut), file:${SURELOG_DIR}/tests/EmptyAssign/dut.sv, line:15:1, endln:15:33
      |vpiStmt:
      \_begin: (work@top.dut), line:3:9, endln:9:4
        |vpiParent:
        \_initial: , line:3:1, endln:9:4
        |vpiFullName:work@top.dut
        |vpiStmt:
        \_sys_func_call: ($display), line:4:3, endln:4:35
          |vpiParent:
          \_begin: (work@top.dut), line:3:9, endln:9:4
          |vpiArgument:
          \_constant: , line:4:12, endln:4:25
          |vpiArgument:
          \_ref_obj: (work@top.dut.a), line:4:27, endln:4:28
            |vpiParent:
            \_sys_func_call: ($display), line:4:3, endln:4:35
            |vpiName:a
            |vpiFullName:work@top.dut.a
            |vpiActual:
            \_parameter: (work@top.dut.a), line:1:24, endln:1:25
          |vpiArgument:
          \_ref_obj: (work@top.dut.b), line:4:30, endln:4:31
            |vpiParent:
            \_sys_func_call: ($display), line:4:3, endln:4:35
            |vpiName:b
            |vpiFullName:work@top.dut.b
            |vpiActual:
            \_parameter: (work@top.dut.b), line:1:31, endln:1:32
          |vpiArgument:
          \_ref_obj: (work@top.dut.c), line:4:33, endln:4:34
            |vpiParent:
            \_sys_func_call: ($display), line:4:3, endln:4:35
            |vpiName:c
            |vpiFullName:work@top.dut.c
            |vpiActual:
            \_parameter: (work@top.dut.c), line:1:38, endln:1:39
          |vpiName:$display
        |vpiStmt:
        \_if_else: , line:5:3, endln:8:24
          |vpiParent:
          \_begin: (work@top.dut), line:3:9, endln:9:4
          |vpiCondition:
          \_operation: , line:5:7, endln:5:14
            |vpiParent:
            \_if_else: , line:5:3, endln:8:24
            |vpiOpType:16
            |vpiOperand:
            \_ref_obj: (work@top.dut.b), line:5:7, endln:5:8
              |vpiParent:
              \_operation: , line:5:7, endln:5:14
              |vpiName:b
              |vpiFullName:work@top.dut.b
              |vpiActual:
              \_parameter: (work@top.dut.b), line:1:31, endln:1:32
            |vpiOperand:
            \_constant: , line:5:13, endln:5:14
          |vpiStmt:
          \_sys_func_call: ($display), line:6:5, endln:6:23
            |vpiParent:
            \_if_else: , line:5:3, endln:8:24
            |vpiArgument:
            \_constant: , line:6:14, endln:6:22
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($display), line:8:5, endln:8:23
            |vpiParent:
            \_if_else: , line:5:3, endln:8:24
            |vpiArgument:
            \_constant: , line:8:14, endln:8:22
            |vpiName:$display
\_weaklyReferenced:
\_int_typespec: , line:1:14, endln:1:43
\_int_typespec: , line:1:14, endln:1:43
\_int_typespec: , line:1:14, endln:1:43
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/EmptyAssign/dut.sv | ${SURELOG_DIR}/build/regression/EmptyAssign/roundtrip/dut_000.sv | 2 | 17 |