

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Sun May  8 16:03:49 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_42_1                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_43_2                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_55_3_VITIS_LOOP_56_4                    |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_58_5                                   |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_59_6                                 |        5|        ?|         5|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_7                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_71_8                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12  |        ?|        ?|        11|          2|          1|      ?|       yes|
        |- VITIS_LOOP_90_13                                   |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_91_14                                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|   2932|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    2755|   2239|    -|
|Memory           |        0|    -|     128|     26|    -|
|Multiplexer      |        -|    -|       -|    852|    -|
|Register         |        -|    -|    4087|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    9|    6970|   6337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    4|       6|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |CRTL_BUS_s_axi_U          |CRTL_BUS_s_axi         |        0|   0|  347|  554|    0|
    |gmem_m_axi_U              |gmem_m_axi             |        2|   0|  512|  580|    0|
    |mul_10s_10s_10_1_1_U6     |mul_10s_10s_10_1_1     |        0|   0|    0|   63|    0|
    |mul_10s_10s_10_1_1_U7     |mul_10s_10s_10_1_1     |        0|   0|    0|   63|    0|
    |mul_10s_10s_10_1_1_U8     |mul_10s_10s_10_1_1     |        0|   0|    0|   63|    0|
    |mul_10s_10s_10_1_1_U12    |mul_10s_10s_10_1_1     |        0|   0|    0|   63|    0|
    |mul_30s_30s_30_2_1_U1     |mul_30s_30s_30_2_1     |        0|   0|  118|   47|    0|
    |mul_30s_30s_30_2_1_U2     |mul_30s_30s_30_2_1     |        0|   0|  118|   47|    0|
    |mul_30s_30s_30_2_1_U10    |mul_30s_30s_30_2_1     |        0|   0|  118|   47|    0|
    |mul_31ns_32ns_63_2_1_U11  |mul_31ns_32ns_63_2_1   |        0|   0|  165|   50|    0|
    |mul_32ns_32ns_64_2_1_U3   |mul_32ns_32ns_64_2_1   |        0|   0|  165|   50|    0|
    |mul_32ns_64ns_96_5_1_U4   |mul_32ns_64ns_96_5_1   |        0|   2|  441|  256|    0|
    |mul_32ns_96ns_128_5_1_U5  |mul_32ns_96ns_128_5_1  |        0|   3|  441|  256|    0|
    |mul_32s_32s_55_2_1_U9     |mul_32s_32s_55_2_1     |        0|   0|  165|   50|    0|
    |mul_32s_32s_55_2_1_U13    |mul_32s_32s_55_2_1     |        0|   0|  165|   50|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                     |                       |        2|   5| 2755| 2239|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------------+----------------------------------------+---------------------+
    |                  Instance                  |                 Module                 |      Expression     |
    +--------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14  |ama_addmuladd_10ns_10s_10s_10ns_10_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16  |ama_addmuladd_10ns_10s_10s_10ns_10_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_10s_10s_10ns_10_4_1_U15          |mac_muladd_10s_10s_10ns_10_4_1          |         i0 * i1 + i2|
    |mac_muladd_10s_10s_10ns_10_4_1_U17          |mac_muladd_10s_10s_10ns_10_4_1          |         i0 + i1 * i2|
    +--------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    +-----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  | Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |wbuf_V_U   |wbuf_V  |        0|  64|  13|    0|    25|   32|     1|          800|
    |dwbuf_V_U  |wbuf_V  |        0|  64|  13|    0|    25|   32|     1|          800|
    +-----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |        |        0| 128|  26|    0|    50|   64|     2|         1600|
    +-----------+--------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln1116_fu_1846_p2              |         +|   0|  0|   13|          10|          10|
    |add_ln1118_1_fu_1803_p2            |         +|   0|  0|   13|           5|           5|
    |add_ln1118_2_fu_1836_p2            |         +|   0|  0|   13|           5|           5|
    |add_ln1118_fu_1427_p2              |         +|   0|  0|   13|          10|          10|
    |add_ln38_fu_721_p2                 |         +|   0|  0|   32|          32|           1|
    |add_ln42_fu_761_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln43_fu_838_p2                 |         +|   0|  0|   38|          31|           1|
    |add_ln44_1_fu_857_p2               |         +|   0|  0|   13|           5|           5|
    |add_ln44_fu_800_p2                 |         +|   0|  0|   13|           5|           5|
    |add_ln55_1_fu_1720_p2              |         +|   0|  0|   38|          31|           1|
    |add_ln55_2_fu_1709_p2              |         +|   0|  0|   70|          63|           1|
    |add_ln56_fu_1788_p2                |         +|   0|  0|   39|          32|           1|
    |add_ln58_fu_1759_p2                |         +|   0|  0|   39|          32|           1|
    |add_ln59_fu_1813_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln60_fu_1809_p2                |         +|   0|  0|   13|          10|          10|
    |add_ln703_fu_1575_p2               |         +|   0|  0|   39|          32|          32|
    |add_ln70_fu_866_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln71_fu_970_p2                 |         +|   0|  0|   38|          31|           1|
    |add_ln727_1_fu_1285_p2             |         +|   0|  0|   32|           5|           5|
    |add_ln727_fu_1258_p2               |         +|   0|  0|   32|           5|           5|
    |add_ln72_1_fu_989_p2               |         +|   0|  0|   13|           5|           5|
    |add_ln72_fu_932_p2                 |         +|   0|  0|   13|           5|           5|
    |add_ln76_1_fu_1105_p2              |         +|   0|  0|   38|          31|           1|
    |add_ln76_2_fu_1173_p2              |         +|   0|  0|  135|         128|           1|
    |add_ln77_1_fu_1316_p2              |         +|   0|  0|  103|          96|           1|
    |add_ln77_fu_1363_p2                |         +|   0|  0|   39|          32|           1|
    |add_ln78_1_fu_1303_p2              |         +|   0|  0|   71|          64|           1|
    |add_ln78_fu_1205_p2                |         +|   0|  0|   39|          32|           1|
    |add_ln79_fu_1297_p2                |         +|   0|  0|   13|           5|           1|
    |add_ln90_fu_1587_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln91_fu_1663_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln92_1_fu_1682_p2              |         +|   0|  0|   13|           5|           5|
    |add_ln92_fu_1625_p2                |         +|   0|  0|   13|           5|           5|
    |empty_40_fu_813_p2                 |         +|   0|  0|   39|          32|          32|
    |empty_45_fu_1779_p0                |         +|   0|  0|   13|          10|          10|
    |empty_51_fu_945_p2                 |         +|   0|  0|   39|          32|          32|
    |empty_55_fu_1333_p2                |         +|   0|  0|   13|          10|          10|
    |empty_60_fu_1076_p2                |         +|   0|  0|   39|          32|          32|
    |empty_67_fu_1638_p2                |         +|   0|  0|   39|          32|          32|
    |grp_fu_690_p2                      |         +|   0|  0|   32|          32|           1|
    |outW_fu_739_p2                     |         +|   0|  0|   32|          10|           1|
    |p_mid119_fu_1270_p2                |         +|   0|  0|   39|          32|          32|
    |p_mid137_fu_1380_p2                |         +|   0|  0|   13|          10|          10|
    |ret_V_1_fu_1516_p2                 |         +|   0|  0|   62|          55|          55|
    |ret_V_fu_1877_p2                   |         +|   0|  0|   62|          55|          55|
    |grp_fu_695_p2                      |         -|   0|  0|   32|          32|          32|
    |outH_fu_727_p2                     |         -|   0|  0|   32|          32|          32|
    |sub_ln39_fu_733_p2                 |         -|   0|  0|   32|          10|          10|
    |and_ln703_fu_1561_p2               |       and|   0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state27_pp1_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state43_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state50_pp2_stage1_iter4  |       and|   0|  0|    2|           1|           1|
    |ap_block_state59_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state64                   |       and|   0|  0|    2|           1|           1|
    |addr_cmp204_fu_1463_p2             |      icmp|   0|  0|   18|          32|          32|
    |addr_cmp_fu_1445_p2                |      icmp|   0|  0|   18|          32|          32|
    |cmp22344_fu_751_p2                 |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln42_1_fu_767_p2              |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln42_fu_745_p2                |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln43_fu_848_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln55_1_fu_1715_p2             |      icmp|   0|  0|   28|          63|          63|
    |icmp_ln55_fu_785_p2                |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln56_fu_1726_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln58_fu_1765_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln59_fu_1823_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln70_fu_872_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln71_fu_980_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln76_fu_1100_p2               |      icmp|   0|  0|   50|         128|         128|
    |icmp_ln77_fu_1111_p2               |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln78_1_fu_1140_p2             |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln78_fu_1048_p2               |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln79_1_fu_1043_p2             |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln79_fu_1095_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln90_fu_1597_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln91_fu_1673_p2               |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp2_stage0_11001          |        or|   0|  0|    2|           1|           1|
    |ap_block_pp2_stage1_11001          |        or|   0|  0|    2|           1|           1|
    |or_ln77_fu_1152_p2                 |        or|   0|  0|    2|           1|           1|
    |or_ln78_1_fu_1214_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln78_fu_1210_p2                 |        or|   0|  0|    2|           1|           1|
    |grp_fu_1902_p0                     |    select|   0|  0|   10|           1|          10|
    |lhs_2_fu_1501_p3                   |    select|   0|  0|   32|           1|          32|
    |reuse_select_fu_1569_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln55_1_fu_1732_p3           |    select|   0|  0|   31|           1|          31|
    |select_ln55_fu_1744_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln703_fu_1553_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln76_2_fu_1345_p3           |    select|   0|  0|   10|           1|          10|
    |select_ln76_3_fu_1350_p3           |    select|   0|  0|   10|           1|           1|
    |select_ln76_4_fu_1357_p3           |    select|   0|  0|   10|           1|          10|
    |select_ln76_5_fu_1487_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln76_6_fu_1403_p3           |    select|   0|  0|   10|           1|          10|
    |select_ln76_7_fu_1133_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln76_8_fu_1145_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln76_9_fu_1193_p3           |    select|   0|  0|   31|           1|          31|
    |select_ln76_fu_1338_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln77_1_fu_1373_p3           |    select|   0|  0|   10|           1|          10|
    |select_ln77_2_fu_1386_p3           |    select|   0|  0|   10|           1|          10|
    |select_ln77_3_fu_1199_p3           |    select|   0|  0|   30|           1|           1|
    |select_ln77_4_fu_1492_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln77_5_fu_1408_p3           |    select|   0|  0|   10|           1|          10|
    |select_ln77_6_fu_1166_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln77_7_fu_1414_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln77_8_fu_1322_p3           |    select|   0|  0|   96|           1|           1|
    |select_ln77_fu_1158_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln78_1_fu_1235_p3           |    select|   0|  0|   30|           1|          30|
    |select_ln78_2_fu_1537_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln78_3_fu_1419_p3           |    select|   0|  0|   10|           1|          10|
    |select_ln78_4_fu_1291_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln78_5_fu_1309_p3           |    select|   0|  0|   64|           1|           1|
    |select_ln78_fu_1219_p3             |    select|   0|  0|    5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|    2|           2|           1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 2932|        2339|        1715|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  261|         61|    1|         61|
    |ap_enable_reg_pp0_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4                     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter5                     |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter4                     |    9|          2|    1|          2|
    |ap_phi_mux_fh_1_phi_fu_547_p4               |    9|          2|   32|         64|
    |ap_phi_mux_fw_1_phi_fu_558_p4               |    9|          2|    5|         10|
    |ap_phi_mux_h_1_phi_fu_511_p4                |    9|          2|   31|         62|
    |ap_phi_mux_indvar_flatten133_phi_fu_499_p4  |    9|          2|  128|        256|
    |ap_phi_mux_indvar_flatten23_phi_fu_535_p4   |    9|          2|   64|        128|
    |ap_phi_mux_indvar_flatten67_phi_fu_523_p4   |    9|          2|   96|        192|
    |ap_phi_mux_w_1_phi_fu_570_p4                |    9|          2|   32|         64|
    |dwbuf_V_address0                            |   25|          5|    5|         25|
    |dwbuf_V_d0                                  |   14|          3|   32|         96|
    |dx_Addr_A_orig                              |   14|          3|   32|         96|
    |dx_WEN_A                                    |    9|          2|    4|          8|
    |empty_43_reg_633                            |    9|          2|   32|         64|
    |empty_47_reg_677                            |    9|          2|   32|         64|
    |fh_1_reg_543                                |    9|          2|   32|         64|
    |fh_reg_643                                  |    9|          2|   32|         64|
    |fw_1_reg_554                                |    9|          2|    5|         10|
    |fw_reg_654                                  |    9|          2|   31|         62|
    |gmem_ARADDR                                 |   31|          6|   32|        192|
    |gmem_ARLEN                                  |   14|          3|   32|         96|
    |gmem_blk_n_AR                               |    9|          2|    1|          2|
    |gmem_blk_n_AW                               |    9|          2|    1|          2|
    |gmem_blk_n_B                                |    9|          2|    1|          2|
    |gmem_blk_n_R                                |    9|          2|    1|          2|
    |gmem_blk_n_W                                |    9|          2|    1|          2|
    |h_1_reg_507                                 |    9|          2|   31|         62|
    |h_reg_610                                   |    9|          2|   31|         62|
    |indvar_flatten133_reg_495                   |    9|          2|  128|        256|
    |indvar_flatten23_reg_531                    |    9|          2|   64|        128|
    |indvar_flatten67_reg_519                    |    9|          2|   96|        192|
    |indvar_flatten_reg_599                      |    9|          2|   63|        126|
    |k_1_reg_473                                 |    9|          2|   32|         64|
    |k_2_reg_577                                 |    9|          2|   31|         62|
    |k_reg_451                                   |    9|          2|   32|         64|
    |l_1_reg_484                                 |    9|          2|   31|         62|
    |l_2_reg_588                                 |    9|          2|   31|         62|
    |l_reg_462                                   |    9|          2|   31|         62|
    |lhs_reg_665                                 |    9|          2|   32|         64|
    |reuse_addr_reg201_fu_202                    |    9|          2|   32|         64|
    |reuse_addr_reg_fu_210                       |    9|          2|   32|         64|
    |reuse_reg200_fu_206                         |    9|          2|   32|         64|
    |reuse_reg_fu_214                            |    9|          2|   32|         64|
    |w_1_reg_566                                 |    9|          2|   32|         64|
    |w_reg_621                                   |    9|          2|   32|         64|
    |wbuf_V_address0                             |   14|          3|    5|         15|
    |x_Addr_A_orig                               |   14|          3|   32|         96|
    |y_Addr_A_orig                               |   14|          3|   32|         96|
    |y_Din_A                                     |   14|          3|   32|         96|
    |y_WEN_A                                     |    9|          2|    4|          8|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  852|        190| 1634|       3668|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |FH_read_reg_1973                       |   32|   0|   32|          0|
    |FW_read_reg_1958                       |   32|   0|   32|          0|
    |W_read_reg_1982                        |   32|   0|   32|          0|
    |add_ln1118_1_reg_2635                  |    5|   0|    5|          0|
    |add_ln1118_reg_2426                    |   10|   0|   10|          0|
    |add_ln42_reg_2045                      |   32|   0|   32|          0|
    |add_ln44_1_reg_2097                    |    5|   0|    5|          0|
    |add_ln44_1_reg_2097_pp0_iter1_reg      |    5|   0|    5|          0|
    |add_ln44_reg_2072                      |    5|   0|    5|          0|
    |add_ln55_2_reg_2571                    |   63|   0|   63|          0|
    |add_ln58_reg_2611                      |   32|   0|   32|          0|
    |add_ln60_reg_2640                      |   10|   0|   10|          0|
    |add_ln70_reg_2107                      |   32|   0|   32|          0|
    |add_ln727_1_reg_2355                   |    5|   0|    5|          0|
    |add_ln72_1_reg_2166                    |    5|   0|    5|          0|
    |add_ln72_1_reg_2166_pp1_iter1_reg      |    5|   0|    5|          0|
    |add_ln72_reg_2141                      |    5|   0|    5|          0|
    |add_ln76_1_reg_2257                    |   31|   0|   31|          0|
    |add_ln76_2_reg_2323                    |  128|   0|  128|          0|
    |add_ln77_reg_2390                      |   32|   0|   32|          0|
    |add_ln79_reg_2365                      |    5|   0|    5|          0|
    |add_ln90_reg_2502                      |   31|   0|   31|          0|
    |add_ln92_reg_2526                      |    5|   0|    5|          0|
    |addr_cmp204_reg_2462                   |    1|   0|    1|          0|
    |addr_cmp204_reg_2462_pp2_iter4_reg     |    1|   0|    1|          0|
    |addr_cmp_reg_2446                      |    1|   0|    1|          0|
    |ap_CS_fsm                              |   60|   0|   60|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4                |    1|   0|    1|          0|
    |b_read_reg_1987                        |   32|   0|   32|          0|
    |cmp22344_reg_2034                      |    1|   0|    1|          0|
    |dwbuf_V_addr_2_reg_2457                |    5|   0|    5|          0|
    |dwbuf_V_addr_2_reg_2457_pp2_iter4_reg  |    5|   0|    5|          0|
    |dwt_read_reg_1993                      |   32|   0|   32|          0|
    |dx_addr_reg_2441                       |   10|   0|   10|          0|
    |dx_load_reg_2487                       |   32|   0|   32|          0|
    |dy_load_reg_2451                       |   32|   0|   32|          0|
    |dy_load_reg_2451_pp2_iter4_reg         |   32|   0|   32|          0|
    |empty_35_reg_2007                      |   10|   0|   10|          0|
    |empty_36_reg_2038                      |   30|   0|   30|          0|
    |empty_37_reg_2053                      |    3|   0|    3|          0|
    |empty_39_reg_2067                      |   30|   0|   30|          0|
    |empty_43_reg_633                       |   32|   0|   32|          0|
    |empty_45_reg_2619                      |   10|   0|   10|          0|
    |empty_47_reg_677                       |   32|   0|   32|          0|
    |empty_48_reg_2115                      |    3|   0|    3|          0|
    |empty_50_reg_2136                      |   30|   0|   30|          0|
    |empty_54_reg_2237                      |   10|   0|   10|          0|
    |empty_58_reg_2243                      |   30|   0|   30|          0|
    |empty_64_reg_2510                      |    3|   0|    3|          0|
    |empty_66_reg_2521                      |   30|   0|   30|          0|
    |fh_1_reg_543                           |   32|   0|   32|          0|
    |fh_reg_643                             |   32|   0|   32|          0|
    |fw_1_reg_554                           |    5|   0|    5|          0|
    |fw_reg_654                             |   31|   0|   31|          0|
    |fwprop_read_reg_1954                   |    1|   0|    1|          0|
    |gmem_addr_1_read_reg_2171              |   32|   0|   32|          0|
    |gmem_addr_3_read_reg_2220              |   32|   0|   32|          0|
    |gmem_addr_5_read_reg_2497              |   32|   0|   32|          0|
    |gmem_addr_read_reg_2102                |   32|   0|   32|          0|
    |h_1_reg_507                            |   31|   0|   31|          0|
    |h_reg_610                              |   31|   0|   31|          0|
    |icmp_ln42_reg_2030                     |    1|   0|    1|          0|
    |icmp_ln43_reg_2093                     |    1|   0|    1|          0|
    |icmp_ln43_reg_2093_pp0_iter1_reg       |    1|   0|    1|          0|
    |icmp_ln56_reg_2579                     |    1|   0|    1|          0|
    |icmp_ln59_reg_2650                     |    1|   0|    1|          0|
    |icmp_ln71_reg_2162                     |    1|   0|    1|          0|
    |icmp_ln71_reg_2162_pp1_iter1_reg       |    1|   0|    1|          0|
    |icmp_ln76_reg_2253                     |    1|   0|    1|          0|
    |icmp_ln77_reg_2262                     |    1|   0|    1|          0|
    |icmp_ln78_reg_2232                     |    1|   0|    1|          0|
    |icmp_ln79_1_reg_2226                   |    1|   0|    1|          0|
    |icmp_ln91_reg_2547                     |    1|   0|    1|          0|
    |icmp_ln91_reg_2547_pp3_iter1_reg       |    1|   0|    1|          0|
    |indvar_flatten133_reg_495              |  128|   0|  128|          0|
    |indvar_flatten23_reg_531               |   64|   0|   64|          0|
    |indvar_flatten67_reg_519               |   96|   0|   96|          0|
    |indvar_flatten_reg_599                 |   63|   0|   63|          0|
    |k_1_reg_473                            |   32|   0|   32|          0|
    |k_2_reg_577                            |   31|   0|   31|          0|
    |k_reg_451                              |   32|   0|   32|          0|
    |l_1_reg_484                            |   31|   0|   31|          0|
    |l_2_reg_588                            |   31|   0|   31|          0|
    |l_reg_462                              |   31|   0|   31|          0|
    |lhs_reg_665                            |   32|   0|   32|          0|
    |mul_ln55_reg_2566                      |   63|   0|   63|          0|
    |mul_ln76_1_reg_2199                    |   96|   0|   96|          0|
    |mul_ln76_2_reg_2215                    |  128|   0|  128|          0|
    |mul_ln76_reg_2176                      |   64|   0|   64|          0|
    |or_ln77_reg_2302                       |    1|   0|    1|          0|
    |outH_reg_2016                          |   32|   0|   32|          0|
    |outW_reg_2023                          |   10|   0|   10|          0|
    |p_Val2_s_reg_2477                      |   32|   0|   32|          0|
    |p_cast_mid1_reg_2350                   |   30|   0|   30|          0|
    |p_cast_reg_2248                        |   30|   0|   30|          0|
    |p_mid1105_reg_2334                     |   10|   0|   10|          0|
    |p_mid187_reg_2286                      |   10|   0|   10|          0|
    |r_V_1_reg_2482                         |   55|   0|   55|          0|
    |r_V_2_reg_2679                         |   55|   0|   55|          0|
    |reg_700                                |   32|   0|   32|          0|
    |reg_704                                |   32|   0|   32|          0|
    |reg_708                                |   32|   0|   32|          0|
    |reuse_addr_reg201_fu_202               |   32|   0|   32|          0|
    |reuse_addr_reg_fu_210                  |   32|   0|   32|          0|
    |reuse_reg200_fu_206                    |   32|   0|   32|          0|
    |reuse_reg_fu_214                       |   32|   0|   32|          0|
    |select_ln55_1_reg_2584                 |   31|   0|   31|          0|
    |select_ln55_reg_2595                   |   32|   0|   32|          0|
    |select_ln76_1_reg_2280                 |   10|   0|   10|          0|
    |select_ln76_8_reg_2292                 |    1|   0|    1|          0|
    |select_ln76_9_reg_2339                 |   31|   0|   31|          0|
    |select_ln76_reg_2385                   |   32|   0|   32|          0|
    |select_ln77_1_reg_2400                 |   10|   0|   10|          0|
    |select_ln77_2_reg_2405                 |   10|   0|   10|          0|
    |select_ln77_2_reg_2405_pp2_iter2_reg   |   10|   0|   10|          0|
    |select_ln77_4_reg_2492                 |   32|   0|   32|          0|
    |select_ln77_5_reg_2416                 |   10|   0|   10|          0|
    |select_ln77_6_reg_2314                 |    1|   0|    1|          0|
    |select_ln77_7_reg_2421                 |   32|   0|   32|          0|
    |select_ln77_8_reg_2375                 |   96|   0|   96|          0|
    |select_ln77_reg_2308                   |   32|   0|   32|          0|
    |select_ln78_4_reg_2360                 |   32|   0|   32|          0|
    |select_ln78_5_reg_2370                 |   64|   0|   64|          0|
    |select_ln78_reg_2344                   |    5|   0|    5|          0|
    |trunc_ln1118_reg_2624                  |    3|   0|    3|          0|
    |trunc_ln2_reg_2531                     |   30|   0|   30|          0|
    |trunc_ln55_1_reg_2589                  |   10|   0|   10|          0|
    |trunc_ln56_reg_2600                    |   10|   0|   10|          0|
    |trunc_ln5_reg_2146                     |   30|   0|   30|          0|
    |trunc_ln76_1_reg_2275                  |   10|   0|   10|          0|
    |trunc_ln_reg_2077                      |   30|   0|   30|          0|
    |w_1_reg_566                            |   32|   0|   32|          0|
    |w_reg_621                              |   32|   0|   32|          0|
    |wbuf_V_load_reg_2664                   |   32|   0|   32|          0|
    |wt_read_reg_1999                       |   32|   0|   32|          0|
    |y_addr_reg_2606                        |   10|   0|   10|          0|
    |add_ln727_1_reg_2355                   |   64|  32|    5|          0|
    |addr_cmp_reg_2446                      |   64|  32|    1|          0|
    |dx_addr_reg_2441                       |   64|  32|   10|          0|
    |icmp_ln59_reg_2650                     |   64|  32|    1|          0|
    |icmp_ln76_reg_2253                     |   64|  32|    1|          0|
    |icmp_ln77_reg_2262                     |   64|  32|    1|          0|
    |select_ln76_8_reg_2292                 |   64|  32|    1|          0|
    |select_ln77_6_reg_2314                 |   64|  32|    1|          0|
    |select_ln78_reg_2344                   |   64|  32|    5|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 4087| 288| 3537|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWREADY  |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWADDR   |   in|    7|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WVALID   |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WREADY   |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WDATA    |   in|   32|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WSTRB    |   in|    4|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARVALID  |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARREADY  |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARADDR   |   in|    7|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RVALID   |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RREADY   |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RDATA    |  out|   32|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RRESP    |  out|    2|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BVALID   |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BREADY   |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BRESP    |  out|    2|       s_axi|       CRTL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv_combined|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  conv_combined|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  conv_combined|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|           gmem|       pointer|
|x_Addr_A                |  out|   32|        bram|              x|         array|
|x_EN_A                  |  out|    1|        bram|              x|         array|
|x_WEN_A                 |  out|    4|        bram|              x|         array|
|x_Din_A                 |  out|   32|        bram|              x|         array|
|x_Dout_A                |   in|   32|        bram|              x|         array|
|x_Clk_A                 |  out|    1|        bram|              x|         array|
|x_Rst_A                 |  out|    1|        bram|              x|         array|
|dx_Addr_A               |  out|   32|        bram|             dx|         array|
|dx_EN_A                 |  out|    1|        bram|             dx|         array|
|dx_WEN_A                |  out|    4|        bram|             dx|         array|
|dx_Din_A                |  out|   32|        bram|             dx|         array|
|dx_Dout_A               |   in|   32|        bram|             dx|         array|
|dx_Clk_A                |  out|    1|        bram|             dx|         array|
|dx_Rst_A                |  out|    1|        bram|             dx|         array|
|y_Addr_A                |  out|   32|        bram|              y|         array|
|y_EN_A                  |  out|    1|        bram|              y|         array|
|y_WEN_A                 |  out|    4|        bram|              y|         array|
|y_Din_A                 |  out|   32|        bram|              y|         array|
|y_Dout_A                |   in|   32|        bram|              y|         array|
|y_Clk_A                 |  out|    1|        bram|              y|         array|
|y_Rst_A                 |  out|    1|        bram|              y|         array|
|dy_Addr_A               |  out|   32|        bram|             dy|         array|
|dy_EN_A                 |  out|    1|        bram|             dy|         array|
|dy_WEN_A                |  out|    4|        bram|             dy|         array|
|dy_Din_A                |  out|   32|        bram|             dy|         array|
|dy_Dout_A               |   in|   32|        bram|             dy|         array|
|dy_Clk_A                |  out|    1|        bram|             dy|         array|
|dy_Rst_A                |  out|    1|        bram|             dy|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-2 : II = 2, D = 11, States = { 41 42 43 44 45 46 47 48 49 50 51 }
  Pipeline-3 : II = 1, D = 3, States = { 57 58 59 }
  Pipeline-4 : II = 1, D = 5, States = { 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 53 65 
3 --> 4 
4 --> 5 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 30 
17 --> 18 
18 --> 19 29 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 16 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 52 50 
50 --> 51 
51 --> 41 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 64 
56 --> 57 
57 --> 60 58 
58 --> 59 
59 --> 57 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 53 
65 --> 66 
66 --> 67 
67 --> 68 53 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 79 67 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 73 
78 --> 79 
79 --> 71 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reuse_addr_reg201 = alloca i32 1"   --->   Operation 80 'alloca' 'reuse_addr_reg201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reuse_reg200 = alloca i32 1"   --->   Operation 81 'alloca' 'reuse_reg200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 82 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 83 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 84 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 85 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 86 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 87 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 88 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 89 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 90 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 91 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FW_read"   --->   Operation 92 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %W_read"   --->   Operation 93 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 94 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 200, void @empty_11, void @empty_20, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 4294967295"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dx"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_25, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dy"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %db"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_27, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (2.32ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:32]   --->   Operation 132 'alloca' 'wbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 133 [1/1] (2.32ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:33]   --->   Operation 133 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %H_read, i32 1" [conv_combined/main.cpp:38]   --->   Operation 134 'add' 'add_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 135 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outH = sub i32 %add_ln38, i32 %FH_read" [conv_combined/main.cpp:38]   --->   Operation 135 'sub' 'outH' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i10 %empty_35, i10 %empty" [conv_combined/main.cpp:39]   --->   Operation 136 'sub' 'sub_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 137 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%outW = add i10 %sub_ln39, i10 1" [conv_combined/main.cpp:39]   --->   Operation 137 'add' 'outW' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 138 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %FH_read, i32 0" [conv_combined/main.cpp:42]   --->   Operation 138 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (2.47ns)   --->   "%cmp22344 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 139 'icmp' 'cmp22344' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %FW_read"   --->   Operation 140 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [conv_combined/main.cpp:42]   --->   Operation 141 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln42, void %._crit_edge348, i32 0, void %.lr.ph352" [conv_combined/main.cpp:42]   --->   Operation 142 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %k, i32 1" [conv_combined/main.cpp:42]   --->   Operation 143 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (2.47ns)   --->   "%icmp_ln42_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:42]   --->   Operation 144 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %.split27, void %._crit_edge353.loopexit" [conv_combined/main.cpp:42]   --->   Operation 145 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 146 'trunc' 'empty_37' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 147 'trunc' 'empty_38' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (6.91ns)   --->   "%empty_39 = mul i30 %empty_38, i30 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 148 'mul' 'empty_39' <Predicate = (!icmp_ln42_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %fwprop_read, void %.lr.ph342.preheader, void" [conv_combined/main.cpp:53]   --->   Operation 149 'br' 'br_ln53' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln70 = br void %.lr.ph342" [conv_combined/main.cpp:70]   --->   Operation 150 'br' 'br_ln70' <Predicate = (icmp_ln42_1 & !fwprop_read)> <Delay = 1.58>
ST_2 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_sgt  i32 %outH, i32 0" [conv_combined/main.cpp:55]   --->   Operation 151 'icmp' 'icmp_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge301, void %.lr.ph300" [conv_combined/main.cpp:55]   --->   Operation 152 'br' 'br_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i32 %W_read, i32 1" [conv_combined/main.cpp:55]   --->   Operation 153 'add' 'add_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln55 = sub i32 %add_ln55, i32 %FW_read" [conv_combined/main.cpp:55]   --->   Operation 154 'sub' 'sub_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 155 [1/2] (6.91ns)   --->   "%empty_39 = mul i30 %empty_38, i30 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 155 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_combined/main.cpp:42]   --->   Operation 156 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %empty_37" [conv_combined/main.cpp:44]   --->   Operation 157 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_37, i2 0" [conv_combined/main.cpp:44]   --->   Operation 158 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %tmp_1, i5 %zext_ln44" [conv_combined/main.cpp:44]   --->   Operation 159 'add' 'add_ln44' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_39, i2 0" [conv_combined/main.cpp:42]   --->   Operation 160 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (2.55ns)   --->   "%empty_40 = add i32 %tmp_2, i32 %wt_read" [conv_combined/main.cpp:42]   --->   Operation 161 'add' 'empty_40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %cmp22344, void %._crit_edge348, void %.lr.ph347" [conv_combined/main.cpp:43]   --->   Operation 162 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_40, i32 2, i32 31" [conv_combined/main.cpp:43]   --->   Operation 163 'partselect' 'trunc_ln' <Predicate = (cmp22344)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i30 %trunc_ln" [conv_combined/main.cpp:43]   --->   Operation 164 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln43" [conv_combined/main.cpp:43]   --->   Operation 165 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [7/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 166 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 167 [6/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 167 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 168 [5/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 168 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 169 [4/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 169 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 170 [3/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 170 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 171 [2/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 171 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 172 [1/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [conv_combined/main.cpp:43]   --->   Operation 173 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln43, void %.split25, i31 0, void %.lr.ph347" [conv_combined/main.cpp:43]   --->   Operation 174 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %l, i31 1" [conv_combined/main.cpp:43]   --->   Operation 175 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:43]   --->   Operation 176 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 178 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 179 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split25, void %._crit_edge348.loopexit" [conv_combined/main.cpp:43]   --->   Operation 180 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %l" [conv_combined/main.cpp:44]   --->   Operation 181 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln44_1 = add i5 %add_ln44, i5 %trunc_ln44" [conv_combined/main.cpp:44]   --->   Operation 182 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 183 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [conv_combined/main.cpp:44]   --->   Operation 183 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:43]   --->   Operation 184 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 185 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 186 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln44 = store i32 %gmem_addr_read, i5 %wbuf_V_addr" [conv_combined/main.cpp:44]   --->   Operation 187 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge348"   --->   Operation 189 'br' 'br_ln0' <Predicate = (cmp22344)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 190 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 6.91>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln70, void %._crit_edge338, i32 0, void %.lr.ph342.preheader" [conv_combined/main.cpp:70]   --->   Operation 191 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %k_1, i32 1" [conv_combined/main.cpp:70]   --->   Operation 192 'add' 'add_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:70]   --->   Operation 193 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split23, void %._crit_edge343.loopexit" [conv_combined/main.cpp:70]   --->   Operation 194 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 195 'trunc' 'empty_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 196 'trunc' 'empty_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 197 [2/2] (6.91ns)   --->   "%empty_50 = mul i30 %empty_49, i30 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 197 'mul' 'empty_50' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %FH_read" [conv_combined/main.cpp:76]   --->   Operation 198 'zext' 'zext_ln76' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 199 'zext' 'zext_ln76_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 200 [2/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 200 'mul' 'mul_ln76' <Predicate = (icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 201 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 202 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg200"   --->   Operation 203 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg201"   --->   Operation 204 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>

State 17 <SV = 3> <Delay = 6.91>
ST_17 : Operation 205 [1/2] (6.91ns)   --->   "%empty_50 = mul i30 %empty_49, i30 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 205 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 4> <Delay = 2.55>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_combined/main.cpp:70]   --->   Operation 206 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %empty_48" [conv_combined/main.cpp:72]   --->   Operation 207 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_48, i2 0" [conv_combined/main.cpp:72]   --->   Operation 208 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (1.78ns)   --->   "%add_ln72 = add i5 %tmp_5, i5 %zext_ln72" [conv_combined/main.cpp:72]   --->   Operation 209 'add' 'add_ln72' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_50, i2 0" [conv_combined/main.cpp:70]   --->   Operation 210 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (2.55ns)   --->   "%empty_51 = add i32 %tmp_6, i32 %dwt_read" [conv_combined/main.cpp:70]   --->   Operation 211 'add' 'empty_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %cmp22344, void %._crit_edge338, void %.lr.ph337" [conv_combined/main.cpp:71]   --->   Operation 212 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_51, i32 2, i32 31" [conv_combined/main.cpp:71]   --->   Operation 213 'partselect' 'trunc_ln5' <Predicate = (cmp22344)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i30 %trunc_ln5" [conv_combined/main.cpp:71]   --->   Operation 214 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln71" [conv_combined/main.cpp:71]   --->   Operation 215 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 216 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 217 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 217 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 218 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 218 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 219 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 219 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 220 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 220 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 221 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 221 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 7.30>
ST_25 : Operation 222 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 222 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 223 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [conv_combined/main.cpp:71]   --->   Operation 223 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 26 <SV = 12> <Delay = 2.52>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln71, void %.split21, i31 0, void %.lr.ph337" [conv_combined/main.cpp:71]   --->   Operation 224 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %l_1, i31 1" [conv_combined/main.cpp:71]   --->   Operation 225 'add' 'add_ln71' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:71]   --->   Operation 226 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 227 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 228 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 229 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split21, void %._crit_edge338.loopexit" [conv_combined/main.cpp:71]   --->   Operation 230 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %l_1" [conv_combined/main.cpp:72]   --->   Operation 231 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (1.78ns)   --->   "%add_ln72_1 = add i5 %add_ln72, i5 %trunc_ln72" [conv_combined/main.cpp:72]   --->   Operation 232 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 233 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [conv_combined/main.cpp:72]   --->   Operation 233 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 2.32>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:71]   --->   Operation 234 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i5 %add_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 235 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 236 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 236 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln72 = store i32 %gmem_addr_1_read, i5 %dwbuf_V_addr" [conv_combined/main.cpp:72]   --->   Operation 237 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_28 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 238 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge338"   --->   Operation 239 'br' 'br_ln0' <Predicate = (cmp22344)> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph342"   --->   Operation 240 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 6.91>
ST_30 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76 = add i32 %W_read, i32 1" [conv_combined/main.cpp:76]   --->   Operation 241 'add' 'add_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 242 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln76 = sub i32 %add_ln76, i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 242 'sub' 'sub_ln76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 243 [1/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 243 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 4> <Delay = 6.97>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i32 %sub_ln76" [conv_combined/main.cpp:76]   --->   Operation 244 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i64 %mul_ln76" [conv_combined/main.cpp:76]   --->   Operation 245 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [5/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 246 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 5> <Delay = 6.97>
ST_32 : Operation 247 [4/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 247 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 6> <Delay = 7.30>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wt_read, i32 2, i32 31"   --->   Operation 248 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i30 %tmp_3"   --->   Operation 249 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %tmp_3_cast"   --->   Operation 250 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [3/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 251 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 252 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 252 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 7> <Delay = 7.30>
ST_34 : Operation 253 [2/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 253 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 254 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 254 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 8> <Delay = 7.30>
ST_35 : Operation 255 [1/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 255 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 256 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 9> <Delay = 7.30>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i32 %outH" [conv_combined/main.cpp:76]   --->   Operation 257 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i96 %mul_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 258 'zext' 'zext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [5/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 259 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 260 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 10> <Delay = 7.30>
ST_37 : Operation 261 [4/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 261 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 262 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 11> <Delay = 7.30>
ST_38 : Operation 263 [3/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 263 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 264 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 264 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 12> <Delay = 7.30>
ST_39 : Operation 265 [2/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 265 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 266 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 266 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 13> <Delay = 7.30>
ST_40 : Operation 267 [1/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 267 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 268 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3"   --->   Operation 268 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 269 [1/1] (2.47ns)   --->   "%icmp_ln79_1 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:79]   --->   Operation 269 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 270 [1/1] (2.77ns)   --->   "%icmp_ln78 = icmp_eq  i64 %mul_ln76, i64 0" [conv_combined/main.cpp:78]   --->   Operation 270 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [conv_combined/main.cpp:76]   --->   Operation 271 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 41 <SV = 14> <Delay = 7.04>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten133 = phi i128 0, void %._crit_edge343.loopexit, i128 %add_ln76_2, void %._crit_edge327.loopexit" [conv_combined/main.cpp:76]   --->   Operation 272 'phi' 'indvar_flatten133' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%h_1 = phi i31 0, void %._crit_edge343.loopexit, i31 %select_ln76_9, void %._crit_edge327.loopexit" [conv_combined/main.cpp:76]   --->   Operation 273 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i96 0, void %._crit_edge343.loopexit, i96 %select_ln77_8, void %._crit_edge327.loopexit" [conv_combined/main.cpp:77]   --->   Operation 274 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i64 0, void %._crit_edge343.loopexit, i64 %select_ln78_5, void %._crit_edge327.loopexit" [conv_combined/main.cpp:78]   --->   Operation 275 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %._crit_edge343.loopexit, i32 %select_ln78_4, void %._crit_edge327.loopexit" [conv_combined/main.cpp:78]   --->   Operation 276 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "%fw_1 = phi i5 0, void %._crit_edge343.loopexit, i5 %add_ln79, void %._crit_edge327.loopexit"   --->   Operation 277 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 278 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 279 [1/1] (4.52ns)   --->   "%empty_54 = mul i10 %trunc_ln76, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 279 'mul' 'empty_54' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 280 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 281 [1/1] (1.65ns) (grouped into DSP with root node add_ln80)   --->   "%empty_56 = add i10 %trunc_ln78, i10 %trunc_ln76" [conv_combined/main.cpp:78]   --->   Operation 281 'add' 'empty_56' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 282 [3/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 282 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%empty_58 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 283 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%empty_59 = shl i32 %fh_1, i32 2" [conv_combined/main.cpp:78]   --->   Operation 284 'shl' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (2.55ns) (out node of the LUT)   --->   "%empty_60 = add i32 %empty_59, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 285 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_60, i32 2, i32 31" [conv_combined/main.cpp:78]   --->   Operation 286 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln80_cast_cast = zext i5 %fw_1"   --->   Operation 287 'zext' 'trunc_ln80_cast_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln79 = icmp_eq  i32 %trunc_ln80_cast_cast, i32 %FW_read" [conv_combined/main.cpp:79]   --->   Operation 288 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 289 [1/1] (3.47ns)   --->   "%icmp_ln76 = icmp_eq  i128 %indvar_flatten133, i128 %mul_ln76_2" [conv_combined/main.cpp:76]   --->   Operation 289 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 3.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge327.loopexit, void %._crit_edge333.loopexit" [conv_combined/main.cpp:76]   --->   Operation 290 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 291 [1/1] (2.52ns)   --->   "%add_ln76_1 = add i31 %h_1, i31 1" [conv_combined/main.cpp:76]   --->   Operation 291 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 292 [1/1] (3.12ns)   --->   "%icmp_ln77 = icmp_eq  i96 %indvar_flatten67, i96 %mul_ln76_1" [conv_combined/main.cpp:77]   --->   Operation 292 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i31 %add_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 293 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_41 : Operation 294 [1/1] (0.68ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i10 %trunc_ln76_1, i10 %trunc_ln76" [conv_combined/main.cpp:76]   --->   Operation 294 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 295 [1/1] (4.52ns)   --->   "%p_mid187 = mul i10 %trunc_ln76_1, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 295 'mul' 'p_mid187' <Predicate = (!icmp_ln76)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_6)   --->   "%select_ln76_7 = select i1 %icmp_ln77, i1 %icmp_ln79_1, i1 %icmp_ln79" [conv_combined/main.cpp:76]   --->   Operation 296 'select' 'select_ln76_7' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 297 [1/1] (2.77ns)   --->   "%icmp_ln78_1 = icmp_eq  i64 %indvar_flatten23, i64 %mul_ln76" [conv_combined/main.cpp:78]   --->   Operation 297 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 298 [1/1] (0.99ns)   --->   "%select_ln76_8 = select i1 %icmp_ln77, i1 %icmp_ln78, i1 %icmp_ln78_1" [conv_combined/main.cpp:76]   --->   Operation 298 'select' 'select_ln76_8' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 299 [1/1] (0.97ns)   --->   "%or_ln77 = or i1 %select_ln76_8, i1 %icmp_ln77" [conv_combined/main.cpp:77]   --->   Operation 299 'or' 'or_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 300 [1/1] (0.69ns)   --->   "%select_ln77 = select i1 %or_ln77, i32 0, i32 %fh_1" [conv_combined/main.cpp:77]   --->   Operation 300 'select' 'select_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 301 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 301 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 302 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln77_6 = select i1 %select_ln76_8, i1 %icmp_ln79_1, i1 %select_ln76_7" [conv_combined/main.cpp:77]   --->   Operation 302 'select' 'select_ln77_6' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.30>
ST_42 : Operation 303 [1/1] (5.35ns)   --->   "%add_ln76_2 = add i128 %indvar_flatten133, i128 1" [conv_combined/main.cpp:76]   --->   Operation 303 'add' 'add_ln76_2' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 304 [2/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 304 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast" [conv_combined/main.cpp:78]   --->   Operation 305 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 306 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i32 %p_cast_cast" [conv_combined/main.cpp:78]   --->   Operation 306 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 307 [7/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 307 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 308 [1/1] (4.52ns)   --->   "%p_mid1105 = mul i10 %trunc_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 308 'mul' 'p_mid1105' <Predicate = (!icmp_ln76 & icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 309 [1/1] (0.73ns)   --->   "%select_ln76_9 = select i1 %icmp_ln77, i31 %add_ln76_1, i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 309 'select' 'select_ln76_9' <Predicate = (!icmp_ln76)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 310 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 310 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%select_ln77_3 = select i1 %or_ln77, i30 0, i30 %empty_58" [conv_combined/main.cpp:77]   --->   Operation 311 'select' 'select_ln77_3' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 312 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %select_ln77, i32 1" [conv_combined/main.cpp:78]   --->   Operation 312 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %select_ln77_6, i1 %select_ln76_8" [conv_combined/main.cpp:78]   --->   Operation 313 'or' 'or_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78_1 = or i1 %or_ln78, i1 %icmp_ln77" [conv_combined/main.cpp:78]   --->   Operation 314 'or' 'or_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 315 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %or_ln78_1, i5 0, i5 %fw_1" [conv_combined/main.cpp:78]   --->   Operation 315 'select' 'select_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 316 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (1.65ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid113 = add i10 %trunc_ln78_1, i10 %select_ln76_1" [conv_combined/main.cpp:78]   --->   Operation 317 'add' 'p_mid113' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 318 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%empty_61 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 319 'trunc' 'empty_61' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 320 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %select_ln77_6, i30 %empty_61, i30 %select_ln77_3" [conv_combined/main.cpp:78]   --->   Operation 320 'select' 'select_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i30 %select_ln78_1"   --->   Operation 321 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i30 %select_ln78_1"   --->   Operation 322 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln727_1, i2 0"   --->   Operation 323 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727 = add i5 %p_shl_cast, i5 %trunc_ln727"   --->   Operation 324 'add' 'add_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node p_mid119)   --->   "%empty_62 = shl i32 %add_ln78, i32 2" [conv_combined/main.cpp:78]   --->   Operation 325 'shl' 'empty_62' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_mid119 = add i32 %empty_62, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 326 'add' 'p_mid119' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_mid119, i32 2, i32 31" [conv_combined/main.cpp:78]   --->   Operation 327 'partselect' 'p_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln727_1 = add i5 %add_ln727, i5 %select_ln78"   --->   Operation 328 'add' 'add_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 329 [1/1] (0.69ns)   --->   "%select_ln78_4 = select i1 %select_ln77_6, i32 %add_ln78, i32 %select_ln77" [conv_combined/main.cpp:78]   --->   Operation 329 'select' 'select_ln78_4' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (1.78ns)   --->   "%add_ln79 = add i5 %select_ln78, i5 1" [conv_combined/main.cpp:79]   --->   Operation 330 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 331 [1/1] (3.52ns)   --->   "%add_ln78_1 = add i64 %indvar_flatten23, i64 1" [conv_combined/main.cpp:78]   --->   Operation 331 'add' 'add_ln78_1' <Predicate = (!icmp_ln76 & !or_ln77)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (1.48ns)   --->   "%select_ln78_5 = select i1 %or_ln77, i64 1, i64 %add_ln78_1" [conv_combined/main.cpp:78]   --->   Operation 332 'select' 'select_ln78_5' <Predicate = (!icmp_ln76)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 333 [1/1] (4.43ns)   --->   "%add_ln77_1 = add i96 %indvar_flatten67, i96 1" [conv_combined/main.cpp:77]   --->   Operation 333 'add' 'add_ln77_1' <Predicate = (!icmp_ln76 & !icmp_ln77)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 334 [1/1] (1.06ns)   --->   "%select_ln77_8 = select i1 %icmp_ln77, i96 1, i96 %add_ln77_1" [conv_combined/main.cpp:77]   --->   Operation 334 'select' 'select_ln77_8' <Predicate = (!icmp_ln76)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 16> <Delay = 7.30>
ST_43 : Operation 335 [1/1] (0.00ns)   --->   "%w_1 = phi i32 0, void %._crit_edge343.loopexit, i32 %select_ln77_7, void %._crit_edge327.loopexit" [conv_combined/main.cpp:77]   --->   Operation 335 'phi' 'w_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %w_1" [conv_combined/main.cpp:77]   --->   Operation 336 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 337 [1/1] (1.73ns)   --->   "%empty_55 = add i10 %trunc_ln77, i10 %empty_54" [conv_combined/main.cpp:77]   --->   Operation 337 'add' 'empty_55' <Predicate = (!icmp_ln77 & !select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 338 'mul' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 339 [6/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 339 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 340 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 340 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 341 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i32 0, i32 %w_1" [conv_combined/main.cpp:76]   --->   Operation 341 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node p_mid137)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i10 %p_mid187, i10 %empty_54" [conv_combined/main.cpp:76]   --->   Operation 342 'select' 'select_ln76_2' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln76_3 = select i1 %icmp_ln77, i10 0, i10 %trunc_ln77" [conv_combined/main.cpp:76]   --->   Operation 343 'select' 'select_ln76_3' <Predicate = (!icmp_ln76 & !select_ln76_8 & select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%select_ln76_4 = select i1 %icmp_ln77, i10 %p_mid187, i10 %empty_55" [conv_combined/main.cpp:76]   --->   Operation 344 'select' 'select_ln76_4' <Predicate = (!icmp_ln76 & !select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 345 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [conv_combined/main.cpp:77]   --->   Operation 345 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %add_ln77" [conv_combined/main.cpp:77]   --->   Operation 346 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 347 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %select_ln76_8, i10 %trunc_ln77_1, i10 %select_ln76_3" [conv_combined/main.cpp:77]   --->   Operation 347 'select' 'select_ln77_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 348 [1/1] (1.73ns) (out node of the LUT)   --->   "%p_mid137 = add i10 %trunc_ln77_1, i10 %select_ln76_2" [conv_combined/main.cpp:77]   --->   Operation 348 'add' 'p_mid137' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 349 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_2 = select i1 %select_ln76_8, i10 %p_mid137, i10 %select_ln76_4" [conv_combined/main.cpp:77]   --->   Operation 349 'select' 'select_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 350 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 350 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 351 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 351 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 352 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 352 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 353 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = sext i30 %p_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 353 'sext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 354 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i32 %p_cast_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 354 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 355 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 355 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 17> <Delay = 7.30>
ST_44 : Operation 356 [5/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 356 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 357 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 357 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_5)   --->   "%select_ln76_6 = select i1 %icmp_ln77, i10 %p_mid1105, i10 %add_ln80" [conv_combined/main.cpp:76]   --->   Operation 358 'select' 'select_ln76_6' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 359 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 359 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 360 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_5 = select i1 %select_ln76_8, i10 %add_ln80_1, i10 %select_ln76_6" [conv_combined/main.cpp:77]   --->   Operation 360 'select' 'select_ln77_5' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 361 [1/1] (0.69ns)   --->   "%select_ln77_7 = select i1 %select_ln76_8, i32 %add_ln77, i32 %select_ln76" [conv_combined/main.cpp:77]   --->   Operation 361 'select' 'select_ln77_7' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 362 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 363 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 363 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 364 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 18> <Delay = 7.30>
ST_45 : Operation 365 [4/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 365 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 366 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 366 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 367 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 367 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%select_ln78_3 = select i1 %select_ln77_6, i10 %add_ln80_2, i10 %select_ln77_5" [conv_combined/main.cpp:78]   --->   Operation 368 'select' 'select_ln78_3' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%zext_ln1115 = zext i5 %select_ln78"   --->   Operation 369 'zext' 'zext_ln1115' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_45 : Operation 370 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln1118 = add i10 %select_ln78_3, i10 %zext_ln1115"   --->   Operation 370 'add' 'add_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 7.30>
ST_46 : Operation 371 [3/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 371 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln77_2" [conv_combined/main.cpp:77]   --->   Operation 372 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 373 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i32 %dy, i32 0, i32 %zext_ln77" [conv_combined/main.cpp:77]   --->   Operation 373 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 374 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 374 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_46 : Operation 375 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 375 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %add_ln1118"   --->   Operation 376 'zext' 'zext_ln1118' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 377 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i32 0, i32 %zext_ln1118"   --->   Operation 377 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 378 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 378 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_46 : Operation 379 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i32 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 379 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 380 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 381 'icmp' 'addr_cmp' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 382 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 382 'store' 'store_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 383 [2/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 383 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 384 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 384 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_47 : Operation 385 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 385 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i5 %add_ln727_1"   --->   Operation 386 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_47 : Operation 387 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln727_1"   --->   Operation 387 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_47 : Operation 388 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 388 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_47 : Operation 389 [1/1] (0.00ns)   --->   "%reuse_addr_reg201_load = load i32 %reuse_addr_reg201"   --->   Operation 389 'load' 'reuse_addr_reg201_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_47 : Operation 390 [2/2] (2.32ns)   --->   "%dwbuf_V_load_1 = load i5 %dwbuf_V_addr_2"   --->   Operation 390 'load' 'dwbuf_V_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_47 : Operation 391 [1/1] (2.47ns)   --->   "%addr_cmp204 = icmp_eq  i32 %reuse_addr_reg201_load, i32 %zext_ln727_1"   --->   Operation 391 'icmp' 'addr_cmp204' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 392 [1/1] (1.58ns)   --->   "%store_ln727 = store i32 %zext_ln727_1, i32 %reuse_addr_reg201"   --->   Operation 392 'store' 'store_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 393 [1/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 393 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i32 %dy_load" [conv_combined/main.cpp:77]   --->   Operation 394 'sext' 'sext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 395 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 395 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %x_load"   --->   Operation 396 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 397 [2/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln77"   --->   Operation 397 'mul' 'r_V_1' <Predicate = (!icmp_ln76)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 398 [1/2] (2.32ns)   --->   "%dwbuf_V_load_1 = load i5 %dwbuf_V_addr_2"   --->   Operation 398 'load' 'dwbuf_V_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_48 : Operation 399 [2/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 399 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 400 [1/1] (7.30ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [conv_combined/main.cpp:78]   --->   Operation 400 'read' 'p_Val2_s' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 401 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 401 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 402 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 402 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 403 [1/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln77"   --->   Operation 403 'mul' 'r_V_1' <Predicate = (!icmp_ln76)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 404 [1/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 404 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_4)   --->   "%select_ln76_5 = select i1 %icmp_ln77, i32 %gmem_addr_3_read, i32 %p_Val2_s" [conv_combined/main.cpp:76]   --->   Operation 405 'select' 'select_ln76_5' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 406 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln77_4 = select i1 %select_ln76_8, i32 %gmem_addr_3_read, i32 %select_ln76_5" [conv_combined/main.cpp:77]   --->   Operation 406 'select' 'select_ln77_4' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 407 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [conv_combined/main.cpp:78]   --->   Operation 407 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 408 [1/1] (0.00ns)   --->   "%reuse_reg200_load = load i32 %reuse_reg200"   --->   Operation 408 'load' 'reuse_reg200_load' <Predicate = (!icmp_ln76 & addr_cmp204)> <Delay = 0.00>
ST_50 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_2 = select i1 %addr_cmp204, i32 %reuse_reg200_load, i32 %dwbuf_V_load_1"   --->   Operation 409 'select' 'lhs_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_3 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %lhs_2, i23 0"   --->   Operation 410 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_50 : Operation 411 [1/1] (3.28ns) (out node of the LUT)   --->   "%ret_V_1 = add i55 %lhs_3, i55 %r_V_1"   --->   Operation 411 'add' 'ret_V_1' <Predicate = (!icmp_ln76)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V_1, i32 23, i32 54"   --->   Operation 412 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_50 : Operation 413 [1/1] (2.32ns)   --->   "%store_ln708 = store i32 %trunc_ln708_1, i5 %dwbuf_V_addr_2"   --->   Operation 413 'store' 'store_ln708' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_50 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln708 = store i32 %trunc_ln708_1, i32 %reuse_reg200"   --->   Operation 414 'store' 'store_ln708' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 51 <SV = 24> <Delay = 6.79>
ST_51 : Operation 415 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 415 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 416 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_10_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 417 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 418 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 418 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 419 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 419 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln78_2 = select i1 %select_ln77_6, i32 %gmem_addr_5_read, i32 %select_ln77_4" [conv_combined/main.cpp:78]   --->   Operation 420 'select' 'select_ln78_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%zext_ln727 = zext i5 %select_ln78"   --->   Operation 421 'zext' 'zext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 423 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv_combined/main.cpp:79]   --->   Operation 423 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln78_2, i32 %zext_ln727"   --->   Operation 424 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln703 = select i1 %p_Result_s, i32 4294967295, i32 0"   --->   Operation 425 'select' 'select_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 426 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln703 = and i32 %dy_load, i32 %select_ln703"   --->   Operation 426 'and' 'and_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 427 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 427 'load' 'reuse_reg_load' <Predicate = (!icmp_ln76 & addr_cmp)> <Delay = 0.00>
ST_51 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %dx_load"   --->   Operation 428 'select' 'reuse_select' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 429 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln703 = add i32 %reuse_select, i32 %and_ln703"   --->   Operation 429 'add' 'add_ln703' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 430 [1/1] (3.25ns)   --->   "%store_ln703 = store i32 %add_ln703, i10 %dx_addr"   --->   Operation 430 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_51 : Operation 431 [1/1] (1.58ns)   --->   "%store_ln703 = store i32 %add_ln703, i32 %reuse_reg"   --->   Operation 431 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_51 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 432 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 52 <SV = 23> <Delay = 1.58>
ST_52 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln42, void %._crit_edge301, void %.lr.ph310.preheader" [conv_combined/main.cpp:90]   --->   Operation 433 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 434 [1/1] (1.58ns)   --->   "%br_ln90 = br void %.lr.ph310" [conv_combined/main.cpp:90]   --->   Operation 434 'br' 'br_ln90' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 53 <SV = 24> <Delay = 6.91>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%k_2 = phi i31 %add_ln90, void %._crit_edge306, i31 0, void %.lr.ph310.preheader" [conv_combined/main.cpp:90]   --->   Operation 435 'phi' 'k_2' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 436 [1/1] (2.52ns)   --->   "%add_ln90 = add i31 %k_2, i31 1" [conv_combined/main.cpp:90]   --->   Operation 436 'add' 'add_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 437 'zext' 'zext_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 438 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %zext_ln90, i32 %FH_read" [conv_combined/main.cpp:90]   --->   Operation 438 'icmp' 'icmp_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 439 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 439 'speclooptripcount' 'empty_63' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split12, void %._crit_edge301.loopexit" [conv_combined/main.cpp:90]   --->   Operation 440 'br' 'br_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 441 [1/1] (0.00ns)   --->   "%empty_64 = trunc i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 441 'trunc' 'empty_64' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 442 [1/1] (0.00ns)   --->   "%empty_65 = trunc i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 442 'trunc' 'empty_65' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 443 [2/2] (6.91ns)   --->   "%empty_66 = mul i30 %empty_65, i30 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 443 'mul' 'empty_66' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge301"   --->   Operation 444 'br' 'br_ln0' <Predicate = (!fwprop_read & icmp_ln42 & icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 445 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [conv_combined/main.cpp:100]   --->   Operation 445 'ret' 'ret_ln100' <Predicate = (icmp_ln90) | (!icmp_ln42) | (fwprop_read)> <Delay = 0.00>

State 54 <SV = 25> <Delay = 6.91>
ST_54 : Operation 446 [1/2] (6.91ns)   --->   "%empty_66 = mul i30 %empty_65, i30 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 446 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 26> <Delay = 2.55>
ST_55 : Operation 447 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:90]   --->   Operation 447 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %empty_64" [conv_combined/main.cpp:92]   --->   Operation 448 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_64, i2 0" [conv_combined/main.cpp:92]   --->   Operation 449 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 450 [1/1] (1.78ns)   --->   "%add_ln92 = add i5 %tmp_4, i5 %zext_ln92" [conv_combined/main.cpp:92]   --->   Operation 450 'add' 'add_ln92' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_66, i2 0" [conv_combined/main.cpp:90]   --->   Operation 451 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 452 [1/1] (2.55ns)   --->   "%empty_67 = add i32 %tmp_7, i32 %dwt_read" [conv_combined/main.cpp:90]   --->   Operation 452 'add' 'empty_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %cmp22344, void %._crit_edge306, void %.lr.ph305" [conv_combined/main.cpp:91]   --->   Operation 453 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_67, i32 2, i32 31" [conv_combined/main.cpp:91]   --->   Operation 454 'partselect' 'trunc_ln2' <Predicate = (cmp22344)> <Delay = 0.00>

State 56 <SV = 27> <Delay = 7.30>
ST_56 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i30 %trunc_ln2" [conv_combined/main.cpp:91]   --->   Operation 455 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln91" [conv_combined/main.cpp:91]   --->   Operation 456 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (7.30ns)   --->   "%empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 457 'writereq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 458 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [conv_combined/main.cpp:91]   --->   Operation 458 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 57 <SV = 28> <Delay = 4.10>
ST_57 : Operation 459 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln91, void %.split10, i31 0, void %.lr.ph305" [conv_combined/main.cpp:91]   --->   Operation 459 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 460 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %l_2, i31 1" [conv_combined/main.cpp:91]   --->   Operation 460 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 461 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:91]   --->   Operation 461 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 462 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 462 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 463 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 463 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 464 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 464 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split10, void %._crit_edge306.loopexit" [conv_combined/main.cpp:91]   --->   Operation 465 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %l_2" [conv_combined/main.cpp:92]   --->   Operation 466 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 467 [1/1] (1.78ns)   --->   "%add_ln92_1 = add i5 %add_ln92, i5 %trunc_ln92" [conv_combined/main.cpp:92]   --->   Operation 467 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i5 %add_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 468 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 469 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 469 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 470 [2/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 470 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 58 <SV = 29> <Delay = 2.32>
ST_58 : Operation 471 [1/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 471 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 59 <SV = 30> <Delay = 7.30>
ST_59 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:91]   --->   Operation 472 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_59 : Operation 473 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %dwbuf_V_load, i4 15" [conv_combined/main.cpp:92]   --->   Operation 473 'write' 'write_ln92' <Predicate = (!icmp_ln91)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 474 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 60 <SV = 29> <Delay = 7.30>
ST_60 : Operation 475 [5/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 475 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 30> <Delay = 7.30>
ST_61 : Operation 476 [4/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 476 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 31> <Delay = 7.30>
ST_62 : Operation 477 [3/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 477 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 32> <Delay = 7.30>
ST_63 : Operation 478 [2/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 478 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 33> <Delay = 7.30>
ST_64 : Operation 479 [1/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 479 'writeresp' 'empty_70' <Predicate = (cmp22344)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge306" [conv_combined/main.cpp:90]   --->   Operation 480 'br' 'br_ln90' <Predicate = (cmp22344)> <Delay = 0.00>
ST_64 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph310"   --->   Operation 481 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 2> <Delay = 6.91>
ST_65 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %outH" [conv_combined/main.cpp:55]   --->   Operation 482 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %trunc_ln55" [conv_combined/main.cpp:55]   --->   Operation 483 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %sub_ln55" [conv_combined/main.cpp:55]   --->   Operation 484 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 485 [2/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 485 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 3> <Delay = 6.91>
ST_66 : Operation 486 [1/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 486 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 487 [1/1] (1.58ns)   --->   "%br_ln55 = br void" [conv_combined/main.cpp:55]   --->   Operation 487 'br' 'br_ln55' <Predicate = true> <Delay = 1.58>

State 67 <SV = 4> <Delay = 4.30>
ST_67 : Operation 488 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph300, i63 %add_ln55_2, void %._crit_edge291.loopexit" [conv_combined/main.cpp:55]   --->   Operation 488 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 489 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph300, i31 %select_ln55_1, void %._crit_edge291.loopexit" [conv_combined/main.cpp:55]   --->   Operation 489 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 490 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.lr.ph300, i32 %add_ln56, void %._crit_edge291.loopexit" [conv_combined/main.cpp:56]   --->   Operation 490 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 491 [1/1] (3.49ns)   --->   "%add_ln55_2 = add i63 %indvar_flatten, i63 1" [conv_combined/main.cpp:55]   --->   Operation 491 'add' 'add_ln55_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 492 [1/1] (2.78ns)   --->   "%icmp_ln55_1 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln55" [conv_combined/main.cpp:55]   --->   Operation 492 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void %._crit_edge296.loopexit, void %._crit_edge301.loopexit199" [conv_combined/main.cpp:55]   --->   Operation 493 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 494 [1/1] (2.52ns)   --->   "%add_ln55_1 = add i31 %h, i31 1" [conv_combined/main.cpp:55]   --->   Operation 494 'add' 'add_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 495 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %w, i32 %sub_ln55" [conv_combined/main.cpp:56]   --->   Operation 495 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 496 [1/1] (0.73ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i31 %add_ln55_1, i31 %h" [conv_combined/main.cpp:55]   --->   Operation 496 'select' 'select_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %select_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 497 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_67 : Operation 498 [3/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 498 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge301"   --->   Operation 499 'br' 'br_ln0' <Predicate = (icmp_ln55_1)> <Delay = 0.00>

State 68 <SV = 5> <Delay = 1.05>
ST_68 : Operation 500 [2/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 500 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 6> <Delay = 2.79>
ST_69 : Operation 501 [1/1] (0.69ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i32 0, i32 %w" [conv_combined/main.cpp:55]   --->   Operation 501 'select' 'select_ln55' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 502 [1/3] (0.00ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 502 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %select_ln55" [conv_combined/main.cpp:56]   --->   Operation 503 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 504 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 504 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 7> <Delay = 5.35>
ST_70 : Operation 505 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_3_VITIS_LOOP_56_4_str"   --->   Operation 505 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 506 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_combined/main.cpp:56]   --->   Operation 506 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 507 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 507 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln57" [conv_combined/main.cpp:57]   --->   Operation 508 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 509 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i32 0, i32 %zext_ln57" [conv_combined/main.cpp:57]   --->   Operation 509 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %b_read, i10 %y_addr" [conv_combined/main.cpp:57]   --->   Operation 510 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_70 : Operation 511 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [conv_combined/main.cpp:58]   --->   Operation 511 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 71 <SV = 8> <Delay = 6.25>
ST_71 : Operation 512 [1/1] (0.00ns)   --->   "%empty_43 = phi i32 %empty_47, void %._crit_edge, i32 %b_read, void %._crit_edge296.loopexit"   --->   Operation 512 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 513 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln58, void %._crit_edge, i32 0, void %._crit_edge296.loopexit" [conv_combined/main.cpp:58]   --->   Operation 513 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 514 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %fh, i32 1" [conv_combined/main.cpp:58]   --->   Operation 514 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 515 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:58]   --->   Operation 515 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split, void %._crit_edge291.loopexit" [conv_combined/main.cpp:58]   --->   Operation 516 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %fh" [conv_combined/main.cpp:58]   --->   Operation 517 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 518 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:58]   --->   Operation 518 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 519 [1/1] (1.73ns)   --->   "%empty_44 = add i10 %trunc_ln58, i10 %trunc_ln55_1" [conv_combined/main.cpp:58]   --->   Operation 519 'add' 'empty_44' <Predicate = (!icmp_ln58)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 520 [1/1] (4.52ns)   --->   "%empty_45 = mul i10 %empty_44, i10 %empty_35" [conv_combined/main.cpp:58]   --->   Operation 520 'mul' 'empty_45' <Predicate = (!icmp_ln58)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 521 [1/1] (1.58ns)   --->   "%br_ln59 = br i1 %cmp22344, void %._crit_edge, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.preheader" [conv_combined/main.cpp:59]   --->   Operation 521 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_71 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %fh"   --->   Operation 522 'trunc' 'trunc_ln1118' <Predicate = (cmp22344 & !icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 523 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %select_ln55, i32 1" [conv_combined/main.cpp:56]   --->   Operation 523 'add' 'add_ln56' <Predicate = (icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 524 'br' 'br_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 72 <SV = 9> <Delay = 1.78>
ST_72 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %trunc_ln1118"   --->   Operation 525 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln1118, i2 0"   --->   Operation 526 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 527 [1/1] (1.78ns)   --->   "%add_ln1118_1 = add i5 %tmp_s, i5 %zext_ln1118_1"   --->   Operation 527 'add' 'add_ln1118_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 528 [1/1] (1.73ns)   --->   "%add_ln60 = add i10 %empty_45, i10 %trunc_ln56" [conv_combined/main.cpp:60]   --->   Operation 528 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 529 [1/1] (1.58ns)   --->   "%br_ln59 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93" [conv_combined/main.cpp:59]   --->   Operation 529 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 73 <SV = 10> <Delay = 4.98>
ST_73 : Operation 530 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln59, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.split, i31 0, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.preheader" [conv_combined/main.cpp:59]   --->   Operation 530 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 531 [1/1] (2.52ns)   --->   "%add_ln59 = add i31 %fw, i31 1" [conv_combined/main.cpp:59]   --->   Operation 531 'add' 'add_ln59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 532 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:59]   --->   Operation 532 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 533 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:59]   --->   Operation 533 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:59]   --->   Operation 534 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i31 %fw" [conv_combined/main.cpp:60]   --->   Operation 535 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i31 %fw"   --->   Operation 536 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 537 [1/1] (1.78ns)   --->   "%add_ln1118_2 = add i5 %add_ln1118_1, i5 %trunc_ln1118_1"   --->   Operation 537 'add' 'add_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %add_ln1118_2"   --->   Operation 538 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 539 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 539 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 540 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %add_ln60, i10 %trunc_ln60"   --->   Operation 540 'add' 'add_ln1116' <Predicate = (!icmp_ln59)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %add_ln1116"   --->   Operation 541 'zext' 'zext_ln1116' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 542 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i32 0, i32 %zext_ln1116"   --->   Operation 542 'getelementptr' 'x_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 543 [2/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 543 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_73 : Operation 544 [2/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 544 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 74 <SV = 11> <Delay = 3.25>
ST_74 : Operation 545 [1/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 545 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_74 : Operation 546 [1/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 546 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 75 <SV = 12> <Delay = 6.91>
ST_75 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 547 'sext' 'sext_ln1115' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_75 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %wbuf_V_load"   --->   Operation 548 'sext' 'sext_ln1118' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_75 : Operation 549 [2/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 549 'mul' 'r_V_2' <Predicate = (!icmp_ln59)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 13> <Delay = 6.91>
ST_76 : Operation 550 [1/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 550 'mul' 'r_V_2' <Predicate = (!icmp_ln59)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 14> <Delay = 3.28>
ST_77 : Operation 551 [1/1] (0.00ns)   --->   "%lhs = phi i32 %trunc_ln1, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.split, i32 %empty_43, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.preheader"   --->   Operation 551 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 552 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 552 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 553 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 553 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 554 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:59]   --->   Operation 554 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 555 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %lhs, i23 0"   --->   Operation 555 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 556 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_1, i55 %r_V_2"   --->   Operation 556 'add' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V, i32 23, i32 54"   --->   Operation 557 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93"   --->   Operation 558 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 78 <SV = 15> <Delay = 3.25>
ST_78 : Operation 559 [1/1] (3.25ns)   --->   "%store_ln727 = store i32 %lhs, i10 %y_addr"   --->   Operation 559 'store' 'store_ln727' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_78 : Operation 560 [1/1] (1.58ns)   --->   "%br_ln58 = br void %._crit_edge" [conv_combined/main.cpp:58]   --->   Operation 560 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 79 <SV = 16> <Delay = 0.00>
ST_79 : Operation 561 [1/1] (0.00ns)   --->   "%empty_47 = phi i32 %lhs, void %._crit_edge.loopexit, i32 %empty_43, void %.split"   --->   Operation 561 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 562 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg201      (alloca           ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
reuse_reg200           (alloca           ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
reuse_addr_reg         (alloca           ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
reuse_reg              (alloca           ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
fwprop_read            (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
FW_read                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
FH_read                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
W_read                 (read             ) [ 00111111111111111111111111111110000000000000000000000000000000000000000000000000]
H_read                 (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_read                 (read             ) [ 00111111111111110000000000000000000000000000000000000000000000000111111111111111]
dwt_read               (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
wt_read                (read             ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
empty                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_35               (trunc            ) [ 00111111111111111111111111111111111111111111111111110000000000000111111111111111]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V                 (alloca           ) [ 00111111111111110000000000000000000000000000000000000000000000000111111111111111]
dwbuf_V                (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln38               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
outH                   (sub              ) [ 00111111111111111111111111111111111110000000000000000000000000000100000000000000]
sub_ln39               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
outW                   (add              ) [ 00111111111111111111111111111111111111111111111111110000000000000111111111111111]
icmp_ln42              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
cmp22344               (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_36               (trunc            ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln42                (br               ) [ 01111111111111110000000000000000000000000000000000000000000000000000000000000000]
k                      (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln42               (add              ) [ 01111111111111110000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42_1            (icmp             ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln42                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37               (trunc            ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_38               (trunc            ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln53                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70                (br               ) [ 00111111111111111111111111111100000000000000000000000000000000000000000000000000]
icmp_ln55              (icmp             ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln55                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln55               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000111111111111111]
empty_39               (mul              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln42      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44               (add              ) [ 00000111111111100000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln43              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 00000011111111100000000000000000000000000000000000000000000000000000000000000000]
empty_41               (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43                (br               ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
l                      (phi              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000]
add_ln43               (add              ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
l_cast                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43              (icmp             ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
empty_42               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln44             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_1             (add              ) [ 00000000000011100000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read         (read             ) [ 00000000000010100000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln43      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 01111111111111110000000000000000000000000000000000000000000000000000000000000000]
k_1                    (phi              ) [ 00000000000000001000000000000000000000000000000000000000000000000000000000000000]
add_ln70               (add              ) [ 00100000000000001111111111111100000000000000000000000000000000000000000000000000]
icmp_ln70              (icmp             ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
br_ln70                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48               (trunc            ) [ 00000000000000000110000000000000000000000000000000000000000000000000000000000000]
empty_49               (trunc            ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000]
zext_ln76              (zext             ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000]
zext_ln76_1            (zext             ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_50               (mul              ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000]
specloopname_ln70      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln72              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln72               (add              ) [ 00000000000000000001111111111000000000000000000000000000000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_51               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5              (partselect       ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000]
sext_ln71              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 00000000000000000000111111111000000000000000000000000000000000000000000000000000]
empty_52               (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71                (br               ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
l_1                    (phi              ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000]
add_ln71               (add              ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
l_1_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln71              (icmp             ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
empty_53               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln72             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln72_1             (add              ) [ 00000000000000000000000000111000000000000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 00000000000000000000000000101000000000000000000000000000000000000000000000000000]
specloopname_ln71      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln72_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln72             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00100000000000001111111111111100000000000000000000000000000000000000000000000000]
add_ln76               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln76               (sub              ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000]
mul_ln76               (mul              ) [ 00000000000000000000000000000001111111111111111111110000000000000000000000000000]
zext_ln76_2            (zext             ) [ 00000000000000000000000000000000111100000000000000000000000000000000000000000000]
zext_ln76_3            (zext             ) [ 00000000000000000000000000000000111100000000000000000000000000000000000000000000]
tmp_3                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3            (getelementptr    ) [ 00000000000000000000000000000000001111111000000000000000000000000000000000000000]
mul_ln76_1             (mul              ) [ 00000000000000000000000000000000000011111111111111110000000000000000000000000000]
zext_ln76_4            (zext             ) [ 00000000000000000000000000000000000001111000000000000000000000000000000000000000]
zext_ln76_5            (zext             ) [ 00000000000000000000000000000000000001111000000000000000000000000000000000000000]
gmem_load_req          (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln76_2             (mul              ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
gmem_addr_3_read       (read             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
icmp_ln79_1            (icmp             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
icmp_ln78              (icmp             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
br_ln76                (br               ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
indvar_flatten133      (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
h_1                    (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
indvar_flatten67       (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
indvar_flatten23       (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
fh_1                   (phi              ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000000000]
fw_1                   (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
trunc_ln76             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54               (mul              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
trunc_ln78             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_56               (add              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
empty_58               (trunc            ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
empty_59               (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                 (partselect       ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
trunc_ln80_cast_cast   (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln79              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln76              (icmp             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
br_ln76                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln76_1             (add              ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
icmp_ln77              (icmp             ) [ 00000000000000000000000000000000000000000111111111100000000000000000000000000000]
trunc_ln76_1           (trunc            ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
select_ln76_1          (select           ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
p_mid187               (mul              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
select_ln76_7          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln78_1            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_8          (select           ) [ 00000000000000000000000000000000000000000111111111100000000000000000000000000000]
or_ln77                (or               ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
select_ln77            (select           ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
select_ln77_6          (select           ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
add_ln76_2             (add              ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
p_cast_cast            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4            (getelementptr    ) [ 00000000000000000000000000000000000000000111111111000000000000000000000000000000]
p_mid1105              (mul              ) [ 00000000000000000000000000000000000000000111100000000000000000000000000000000000]
select_ln76_9          (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
select_ln77_3          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln78               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln78                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln78_1              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78            (select           ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
trunc_ln78_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid113               (add              ) [ 00000000000000000000000000000000000000000111100000000000000000000000000000000000]
empty_61               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_1          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln727            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln727_1          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln727              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62               (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid119               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast_mid1            (partselect       ) [ 00000000000000000000000000000000000000000101000000000000000000000000000000000000]
add_ln727_1            (add              ) [ 00000000000000000000000000000000000000000111111100000000000000000000000000000000]
select_ln78_4          (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
add_ln79               (add              ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
add_ln78_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_5          (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
add_ln77_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_8          (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
w_1                    (phi              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
trunc_ln77             (trunc            ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
empty_55               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57               (mul              ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
select_ln76            (select           ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
select_ln76_2          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_3          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_4          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln77               (add              ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
trunc_ln77_1           (trunc            ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
select_ln77_1          (select           ) [ 00000000000000000000000000000000000000000110110000000000000000000000000000000000]
p_mid137               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_2          (select           ) [ 00000000000000000000000000000000000000000110111000000000000000000000000000000000]
p_mid143               (mul              ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
p_cast_cast_mid1       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5            (getelementptr    ) [ 00000000000000000000000000000000000000000110111111100000000000000000000000000000]
add_ln80               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_6          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln80_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_5          (select           ) [ 00000000000000000000000000000000000000000100010000000000000000000000000000000000]
select_ln77_7          (select           ) [ 00000000000000000000000000000000000000001111011111110000000000000000000000000000]
p_mid115               (mul              ) [ 00000000000000000000000000000000000000000100010000000000000000000000000000000000]
add_ln80_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_3          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1115            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1118             (add              ) [ 00000000000000000000000000000000000000000010001000000000000000000000000000000000]
zext_ln77              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr                (getelementptr    ) [ 00000000000000000000000000000000000000000100000100000000000000000000000000000000]
zext_ln1118            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr_1               (getelementptr    ) [ 00000000000000000000000000000000000000000100000100000000000000000000000000000000]
dx_addr                (getelementptr    ) [ 00000000000000000000000000000000000000000110000111110000000000000000000000000000]
reuse_addr_reg_load    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_cmp               (icmp             ) [ 00000000000000000000000000000000000000000110000111110000000000000000000000000000]
store_ln1118           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_load                (load             ) [ 00000000000000000000000000000000000000000110000011110000000000000000000000000000]
zext_ln727_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2         (getelementptr    ) [ 00000000000000000000000000000000000000000110000011100000000000000000000000000000]
x_load                 (load             ) [ 00000000000000000000000000000000000000000010000010000000000000000000000000000000]
reuse_addr_reg201_load (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_cmp204            (icmp             ) [ 00000000000000000000000000000000000000000110000011100000000000000000000000000000]
store_ln727            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_req             (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln77              (sext             ) [ 00000000000000000000000000000000000000000100000001000000000000000000000000000000]
sext_ln1118_1          (sext             ) [ 00000000000000000000000000000000000000000100000001000000000000000000000000000000]
dwbuf_V_load_1         (load             ) [ 00000000000000000000000000000000000000000110000001100000000000000000000000000000]
p_Val2_s               (read             ) [ 00000000000000000000000000000000000000000010000000100000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_2_req        (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                  (mul              ) [ 00000000000000000000000000000000000000000010000000100000000000000000000000000000]
dx_load                (load             ) [ 00000000000000000000000000000000000000000110000000110000000000000000000000000000]
select_ln76_5          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_4          (select           ) [ 00000000000000000000000000000000000000000100000000010000000000000000000000000000]
gmem_addr_5_read       (read             ) [ 00000000000000000000000000000000000000000100000000010000000000000000000000000000]
reuse_reg200_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_2                  (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_3                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1          (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_2          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln727             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln79      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln703           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln703              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_reg_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_select           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
br_ln90                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90                (br               ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000]
k_2                    (phi              ) [ 00000000000000000000000000000000000000000000000000000100000000000000000000000000]
add_ln90               (add              ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000]
zext_ln90              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90              (icmp             ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
empty_63               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64               (trunc            ) [ 00000000000000000000000000000000000000000000000000000011000000000000000000000000]
empty_65               (trunc            ) [ 00000000000000000000000000000000000000000000000000000010000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln100              (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_66               (mul              ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000]
specloopname_ln90      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92               (add              ) [ 00000000000000000000000000000000000000000000000000000000111100000000000000000000]
tmp_7                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_67               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000]
sext_ln91              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000111011111111000000000000000]
empty_68               (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91                (br               ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
l_2                    (phi              ) [ 00000000000000000000000000000000000000000000000000000000010000000000000000000000]
add_ln91               (add              ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
l_2_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln91              (icmp             ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
empty_69               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000000]
dwbuf_V_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000010100000000000000000000]
specloopname_ln91      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln92             (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
empty_70               (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000]
trunc_ln55             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln55              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln55_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000]
mul_ln55               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln55                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
indvar_flatten         (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000]
h                      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000]
w                      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001110000000000]
add_ln55_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
icmp_ln55_1            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln55                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000110000000000]
select_ln55_1          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
trunc_ln55_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000111111111111]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln55            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111111111]
mul_ln55_1             (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000]
trunc_ln56             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111111111]
specloopname_ln0       (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln56      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln57               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln57              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_addr                 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111]
store_ln57             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln58                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
empty_43               (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111]
fh                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000000]
add_ln58               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
icmp_ln58              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln58                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln58             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln58      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_44               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000000]
br_ln59                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
trunc_ln1118           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000000]
add_ln56               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
zext_ln1118_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1118_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111100]
add_ln60               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111100]
br_ln59                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
fw                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000]
add_ln59               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
fw_cast                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln59              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln59                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln60             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1118_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1118_2           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001100000]
add_ln1116             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr                 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001100000]
r_V                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001010000]
wbuf_V_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001010000]
sext_ln1115            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001001000]
sext_ln1118            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001001000]
r_V_2                  (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000100]
lhs                    (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111101111111]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln59      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
store_ln727            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln58                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
empty_47               (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000001]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dwt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="db">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="H">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FH">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FH"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FW">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FW"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fwprop">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i55.i32.i23"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_77_10_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_55_3_VITIS_LOOP_56_4_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="reuse_addr_reg201_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg201/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="reuse_reg200_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg200/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="reuse_addr_reg_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="reuse_reg_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="wbuf_V_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dwbuf_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="fwprop_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="FW_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FW_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="FH_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FH_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="W_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="H_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="H_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="b_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="dwt_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="wt_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_readreq_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="4"/>
<pin id="278" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_41/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="gmem_addr_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="8"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_readreq_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="5"/>
<pin id="289" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_52/19 "/>
</bind>
</comp>

<comp id="291" class="1004" name="gmem_addr_1_read_read_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="8"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/27 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_readreq_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/33 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_addr_3_read_read_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="7"/>
<pin id="306" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/40 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_readreq_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_Val2_req/42 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_readreq_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/43 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Val2_s_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="7"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/49 "/>
</bind>
</comp>

<comp id="327" class="1004" name="gmem_addr_5_read_read_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="7"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/50 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_writeresp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="27"/>
<pin id="336" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_68/56 empty_70/60 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_ln92_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="3"/>
<pin id="341" dir="0" index="2" bw="32" slack="1"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/59 "/>
</bind>
</comp>

<comp id="347" class="1004" name="wbuf_V_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/14 wbuf_V_load/73 "/>
</bind>
</comp>

<comp id="359" class="1004" name="dwbuf_V_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/28 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln72/28 dwbuf_V_load_1/47 store_ln708/50 dwbuf_V_load/57 "/>
</bind>
</comp>

<comp id="371" class="1004" name="dy_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="10" slack="0"/>
<pin id="375" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/46 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load/46 "/>
</bind>
</comp>

<comp id="384" class="1004" name="x_addr_1_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="10" slack="0"/>
<pin id="388" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/46 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/46 r_V/73 "/>
</bind>
</comp>

<comp id="397" class="1004" name="dx_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="10" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/46 "/>
</bind>
</comp>

<comp id="404" class="1004" name="dwbuf_V_addr_2_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/47 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="2"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dx_load/48 store_ln703/51 "/>
</bind>
</comp>

<comp id="416" class="1004" name="dwbuf_V_addr_1_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/57 "/>
</bind>
</comp>

<comp id="423" class="1004" name="y_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="10" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/70 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/70 store_ln727/78 "/>
</bind>
</comp>

<comp id="436" class="1004" name="wbuf_V_addr_1_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/73 "/>
</bind>
</comp>

<comp id="442" class="1004" name="x_addr_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="10" slack="0"/>
<pin id="446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/73 "/>
</bind>
</comp>

<comp id="451" class="1005" name="k_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="k_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="l_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="1"/>
<pin id="464" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="l_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="31" slack="0"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="1" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/12 "/>
</bind>
</comp>

<comp id="473" class="1005" name="k_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="k_1_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="1" slack="1"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/16 "/>
</bind>
</comp>

<comp id="484" class="1005" name="l_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="31" slack="1"/>
<pin id="486" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l_1 (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="l_1_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="0"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_1/26 "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten133_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="128" slack="1"/>
<pin id="497" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten133 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_flatten133_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="128" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten133/41 "/>
</bind>
</comp>

<comp id="507" class="1005" name="h_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="1"/>
<pin id="509" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="h_1_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="31" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/41 "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten67_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="96" slack="1"/>
<pin id="521" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten67 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="indvar_flatten67_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="96" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten67/41 "/>
</bind>
</comp>

<comp id="531" class="1005" name="indvar_flatten23_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="indvar_flatten23_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="64" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/41 "/>
</bind>
</comp>

<comp id="543" class="1005" name="fh_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fh_1 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="fh_1_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="32" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fh_1/41 "/>
</bind>
</comp>

<comp id="554" class="1005" name="fw_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="1"/>
<pin id="556" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fw_1 (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="fw_1_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="5" slack="1"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fw_1/41 "/>
</bind>
</comp>

<comp id="566" class="1005" name="w_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="3"/>
<pin id="568" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_1 (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="w_1_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="3"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="32" slack="1"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_1/43 "/>
</bind>
</comp>

<comp id="577" class="1005" name="k_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="31" slack="1"/>
<pin id="579" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="k_2_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="31" slack="0"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="1" slack="1"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/53 "/>
</bind>
</comp>

<comp id="588" class="1005" name="l_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="31" slack="1"/>
<pin id="590" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l_2 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="l_2_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="1" slack="1"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_2/57 "/>
</bind>
</comp>

<comp id="599" class="1005" name="indvar_flatten_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="63" slack="1"/>
<pin id="601" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="indvar_flatten_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="63" slack="0"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/67 "/>
</bind>
</comp>

<comp id="610" class="1005" name="h_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="1"/>
<pin id="612" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="h_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="31" slack="0"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/67 "/>
</bind>
</comp>

<comp id="621" class="1005" name="w_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="w_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="32" slack="1"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/67 "/>
</bind>
</comp>

<comp id="633" class="1005" name="empty_43_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="6"/>
<pin id="635" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="empty_43 (phireg) "/>
</bind>
</comp>

<comp id="636" class="1004" name="empty_43_phi_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="32" slack="8"/>
<pin id="640" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="641" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_43/71 "/>
</bind>
</comp>

<comp id="643" class="1005" name="fh_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fh (phireg) "/>
</bind>
</comp>

<comp id="647" class="1004" name="fh_phi_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="1" slack="1"/>
<pin id="651" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fh/71 "/>
</bind>
</comp>

<comp id="654" class="1005" name="fw_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="1"/>
<pin id="656" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="fw (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="fw_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="0"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="1" slack="1"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fw/73 "/>
</bind>
</comp>

<comp id="665" class="1005" name="lhs_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="669" class="1004" name="lhs_phi_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="2" bw="32" slack="6"/>
<pin id="673" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="674" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/77 "/>
</bind>
</comp>

<comp id="677" class="1005" name="empty_47_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 (phireg) "/>
</bind>
</comp>

<comp id="681" class="1004" name="empty_47_phi_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2"/>
<pin id="683" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="684" dir="0" index="2" bw="32" slack="8"/>
<pin id="685" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="686" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_47/79 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 add_ln76/30 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="1"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln55/2 sub_ln76/30 "/>
</bind>
</comp>

<comp id="700" class="1005" name="reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln55 sub_ln76 "/>
</bind>
</comp>

<comp id="704" class="1005" name="reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load r_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_load_1 dwbuf_V_load "/>
</bind>
</comp>

<comp id="713" class="1004" name="empty_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="empty_35_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln38_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="outH_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="outH/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sub_ln39_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="0"/>
<pin id="736" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="outW_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outW/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln42_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="cmp22344_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp22344/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="empty_36_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln42_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln42_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="1"/>
<pin id="770" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="empty_37_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="empty_38_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="30" slack="0"/>
<pin id="782" dir="0" index="1" bw="30" slack="1"/>
<pin id="783" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_39/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln55_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln44_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="2"/>
<pin id="792" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="0"/>
<pin id="795" dir="0" index="1" bw="3" slack="2"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln44_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="5" slack="0"/>
<pin id="802" dir="0" index="1" bw="3" slack="0"/>
<pin id="803" dir="1" index="2" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="30" slack="1"/>
<pin id="809" dir="0" index="2" bw="1" slack="0"/>
<pin id="810" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="empty_40_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="3"/>
<pin id="816" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_40/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="trunc_ln_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="30" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="0" index="2" bw="3" slack="0"/>
<pin id="822" dir="0" index="3" bw="6" slack="0"/>
<pin id="823" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sext_ln43_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="30" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="gmem_addr_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln43_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="31" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="l_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="31" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast/12 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln43_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="11"/>
<pin id="851" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="trunc_ln44_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="31" slack="0"/>
<pin id="855" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/12 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln44_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="8"/>
<pin id="859" dir="0" index="1" bw="5" slack="0"/>
<pin id="860" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/12 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln44_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="2"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/14 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln70_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/16 "/>
</bind>
</comp>

<comp id="872" class="1004" name="icmp_ln70_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="2"/>
<pin id="875" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/16 "/>
</bind>
</comp>

<comp id="877" class="1004" name="empty_48_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_48/16 "/>
</bind>
</comp>

<comp id="881" class="1004" name="empty_49_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/16 "/>
</bind>
</comp>

<comp id="885" class="1004" name="grp_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="30" slack="0"/>
<pin id="887" dir="0" index="1" bw="30" slack="2"/>
<pin id="888" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_50/16 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln76_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="2"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/16 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln76_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="2"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/16 "/>
</bind>
</comp>

<comp id="896" class="1004" name="grp_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76/16 "/>
</bind>
</comp>

<comp id="902" class="1004" name="store_ln0_store_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="2"/>
<pin id="905" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="907" class="1004" name="store_ln0_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="2"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="912" class="1004" name="store_ln0_store_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="2"/>
<pin id="915" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="917" class="1004" name="store_ln0_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="2"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln72_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="3" slack="2"/>
<pin id="924" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/18 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_5_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="0"/>
<pin id="927" dir="0" index="1" bw="3" slack="2"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln72_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="0"/>
<pin id="934" dir="0" index="1" bw="3" slack="0"/>
<pin id="935" dir="1" index="2" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/18 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="30" slack="1"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="945" class="1004" name="empty_51_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="4"/>
<pin id="948" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_51/18 "/>
</bind>
</comp>

<comp id="950" class="1004" name="trunc_ln5_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="30" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="0"/>
<pin id="953" dir="0" index="2" bw="3" slack="0"/>
<pin id="954" dir="0" index="3" bw="6" slack="0"/>
<pin id="955" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/18 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln71_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="30" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/19 "/>
</bind>
</comp>

<comp id="963" class="1004" name="gmem_addr_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/19 "/>
</bind>
</comp>

<comp id="970" class="1004" name="add_ln71_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="31" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/26 "/>
</bind>
</comp>

<comp id="976" class="1004" name="l_1_cast_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="31" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_1_cast/26 "/>
</bind>
</comp>

<comp id="980" class="1004" name="icmp_ln71_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="12"/>
<pin id="983" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/26 "/>
</bind>
</comp>

<comp id="985" class="1004" name="trunc_ln72_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="31" slack="0"/>
<pin id="987" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/26 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln72_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="5" slack="8"/>
<pin id="991" dir="0" index="1" bw="5" slack="0"/>
<pin id="992" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/26 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln72_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="5" slack="2"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/28 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln76_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/31 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln76_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_3/31 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="grp_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="64" slack="0"/>
<pin id="1008" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76_1/31 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="30" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="6"/>
<pin id="1014" dir="0" index="2" bw="3" slack="0"/>
<pin id="1015" dir="0" index="3" bw="6" slack="0"/>
<pin id="1016" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/33 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_3_cast_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="30" slack="0"/>
<pin id="1022" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/33 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="gmem_addr_3_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/33 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln76_4_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="9"/>
<pin id="1033" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_4/36 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln76_5_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="96" slack="1"/>
<pin id="1036" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_5/36 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="grp_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="0" index="1" bw="96" slack="0"/>
<pin id="1040" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76_2/36 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="icmp_ln79_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="13"/>
<pin id="1045" dir="0" index="1" bw="32" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/40 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="icmp_ln78_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="64" slack="10"/>
<pin id="1050" dir="0" index="1" bw="64" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/40 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="trunc_ln76_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="31" slack="0"/>
<pin id="1055" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/41 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="empty_54_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="0"/>
<pin id="1059" dir="0" index="1" bw="10" slack="14"/>
<pin id="1060" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_54/41 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln78_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/41 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="empty_58_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_58/41 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="empty_59_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="0" index="1" bw="3" slack="0"/>
<pin id="1073" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_59/41 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="empty_60_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="0" index="1" bw="32" slack="14"/>
<pin id="1079" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/41 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="p_cast_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="30" slack="0"/>
<pin id="1083" dir="0" index="1" bw="32" slack="0"/>
<pin id="1084" dir="0" index="2" bw="3" slack="0"/>
<pin id="1085" dir="0" index="3" bw="6" slack="0"/>
<pin id="1086" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/41 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="trunc_ln80_cast_cast_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="5" slack="0"/>
<pin id="1093" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln80_cast_cast/41 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="icmp_ln79_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="14"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/41 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="icmp_ln76_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="128" slack="0"/>
<pin id="1102" dir="0" index="1" bw="128" slack="1"/>
<pin id="1103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/41 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="add_ln76_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="31" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/41 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="icmp_ln77_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="96" slack="0"/>
<pin id="1113" dir="0" index="1" bw="96" slack="6"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/41 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="trunc_ln76_1_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="31" slack="0"/>
<pin id="1118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_1/41 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="select_ln76_1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="10" slack="0"/>
<pin id="1123" dir="0" index="2" bw="10" slack="0"/>
<pin id="1124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/41 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_mid187_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="0"/>
<pin id="1130" dir="0" index="1" bw="10" slack="14"/>
<pin id="1131" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid187/41 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="select_ln76_7_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="1"/>
<pin id="1136" dir="0" index="2" bw="1" slack="0"/>
<pin id="1137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_7/41 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="icmp_ln78_1_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="64" slack="0"/>
<pin id="1142" dir="0" index="1" bw="64" slack="11"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_1/41 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="select_ln76_8_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="1"/>
<pin id="1148" dir="0" index="2" bw="1" slack="0"/>
<pin id="1149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_8/41 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="or_ln77_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/41 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="select_ln77_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="32" slack="0"/>
<pin id="1161" dir="0" index="2" bw="32" slack="0"/>
<pin id="1162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/41 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="select_ln77_6_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="1"/>
<pin id="1169" dir="0" index="2" bw="1" slack="0"/>
<pin id="1170" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_6/41 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="add_ln76_2_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="128" slack="1"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/42 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="p_cast_cast_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="30" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/42 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="gmem_addr_4_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="0"/>
<pin id="1184" dir="0" index="1" bw="32" slack="0"/>
<pin id="1185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/42 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="p_mid1105_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="1"/>
<pin id="1191" dir="0" index="1" bw="10" slack="15"/>
<pin id="1192" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid1105/42 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="select_ln76_9_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="0" index="1" bw="31" slack="1"/>
<pin id="1196" dir="0" index="2" bw="31" slack="1"/>
<pin id="1197" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_9/42 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="select_ln77_3_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="0" index="1" bw="30" slack="0"/>
<pin id="1202" dir="0" index="2" bw="30" slack="1"/>
<pin id="1203" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_3/42 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln78_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="1"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/42 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="or_ln78_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="0" index="1" bw="1" slack="1"/>
<pin id="1213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/42 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="or_ln78_1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="1" slack="1"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_1/42 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="select_ln78_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="5" slack="0"/>
<pin id="1222" dir="0" index="2" bw="5" slack="1"/>
<pin id="1223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/42 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="trunc_ln78_1_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="0"/>
<pin id="1229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/42 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="empty_61_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/42 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="select_ln78_1_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="0" index="1" bw="30" slack="0"/>
<pin id="1238" dir="0" index="2" bw="30" slack="0"/>
<pin id="1239" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_1/42 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="trunc_ln727_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="30" slack="0"/>
<pin id="1244" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/42 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="trunc_ln727_1_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="30" slack="0"/>
<pin id="1248" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_1/42 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="p_shl_cast_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="5" slack="0"/>
<pin id="1252" dir="0" index="1" bw="3" slack="0"/>
<pin id="1253" dir="0" index="2" bw="1" slack="0"/>
<pin id="1254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/42 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="add_ln727_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="5" slack="0"/>
<pin id="1260" dir="0" index="1" bw="5" slack="0"/>
<pin id="1261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727/42 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="empty_62_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="0"/>
<pin id="1266" dir="0" index="1" bw="3" slack="0"/>
<pin id="1267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_62/42 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="p_mid119_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="15"/>
<pin id="1273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid119/42 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="p_cast_mid1_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="30" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="0" index="2" bw="3" slack="0"/>
<pin id="1279" dir="0" index="3" bw="6" slack="0"/>
<pin id="1280" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast_mid1/42 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="add_ln727_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="0"/>
<pin id="1287" dir="0" index="1" bw="5" slack="0"/>
<pin id="1288" dir="1" index="2" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727_1/42 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="select_ln78_4_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="0" index="1" bw="32" slack="0"/>
<pin id="1294" dir="0" index="2" bw="32" slack="1"/>
<pin id="1295" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_4/42 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="add_ln79_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="5" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/42 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="add_ln78_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="64" slack="1"/>
<pin id="1305" dir="0" index="1" bw="1" slack="0"/>
<pin id="1306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/42 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="select_ln78_5_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="1"/>
<pin id="1311" dir="0" index="1" bw="64" slack="0"/>
<pin id="1312" dir="0" index="2" bw="64" slack="0"/>
<pin id="1313" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_5/42 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="add_ln77_1_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="96" slack="1"/>
<pin id="1318" dir="0" index="1" bw="1" slack="0"/>
<pin id="1319" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/42 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="select_ln77_8_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="0" index="1" bw="96" slack="0"/>
<pin id="1325" dir="0" index="2" bw="96" slack="0"/>
<pin id="1326" dir="1" index="3" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_8/42 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="trunc_ln77_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="0"/>
<pin id="1331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/43 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="empty_55_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="10" slack="0"/>
<pin id="1335" dir="0" index="1" bw="10" slack="2"/>
<pin id="1336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_55/43 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="select_ln76_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="2"/>
<pin id="1340" dir="0" index="1" bw="32" slack="0"/>
<pin id="1341" dir="0" index="2" bw="32" slack="0"/>
<pin id="1342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/43 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="select_ln76_2_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="2"/>
<pin id="1347" dir="0" index="1" bw="10" slack="2"/>
<pin id="1348" dir="0" index="2" bw="10" slack="2"/>
<pin id="1349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/43 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="select_ln76_3_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="2"/>
<pin id="1352" dir="0" index="1" bw="10" slack="0"/>
<pin id="1353" dir="0" index="2" bw="10" slack="0"/>
<pin id="1354" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_3/43 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="select_ln76_4_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="2"/>
<pin id="1359" dir="0" index="1" bw="10" slack="2"/>
<pin id="1360" dir="0" index="2" bw="10" slack="0"/>
<pin id="1361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_4/43 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="add_ln77_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="0"/>
<pin id="1365" dir="0" index="1" bw="1" slack="0"/>
<pin id="1366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/43 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="trunc_ln77_1_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="0"/>
<pin id="1371" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_1/43 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="select_ln77_1_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="2"/>
<pin id="1375" dir="0" index="1" bw="10" slack="0"/>
<pin id="1376" dir="0" index="2" bw="10" slack="0"/>
<pin id="1377" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/43 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="p_mid137_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="10" slack="0"/>
<pin id="1382" dir="0" index="1" bw="10" slack="0"/>
<pin id="1383" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid137/43 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="select_ln77_2_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="2"/>
<pin id="1388" dir="0" index="1" bw="10" slack="0"/>
<pin id="1389" dir="0" index="2" bw="10" slack="0"/>
<pin id="1390" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/43 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="p_cast_cast_mid1_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="30" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_mid1/43 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="gmem_addr_5_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="0"/>
<pin id="1398" dir="0" index="1" bw="32" slack="0"/>
<pin id="1399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/43 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="select_ln76_6_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="3"/>
<pin id="1405" dir="0" index="1" bw="10" slack="2"/>
<pin id="1406" dir="0" index="2" bw="10" slack="0"/>
<pin id="1407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_6/44 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="select_ln77_5_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="3"/>
<pin id="1410" dir="0" index="1" bw="10" slack="0"/>
<pin id="1411" dir="0" index="2" bw="10" slack="0"/>
<pin id="1412" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_5/44 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="select_ln77_7_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="3"/>
<pin id="1416" dir="0" index="1" bw="32" slack="1"/>
<pin id="1417" dir="0" index="2" bw="32" slack="1"/>
<pin id="1418" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_7/44 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="select_ln78_3_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="4"/>
<pin id="1421" dir="0" index="1" bw="10" slack="0"/>
<pin id="1422" dir="0" index="2" bw="10" slack="1"/>
<pin id="1423" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_3/45 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="zext_ln1115_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="5" slack="3"/>
<pin id="1426" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/45 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="add_ln1118_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="10" slack="0"/>
<pin id="1429" dir="0" index="1" bw="5" slack="0"/>
<pin id="1430" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/45 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="zext_ln77_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="10" slack="3"/>
<pin id="1435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/46 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="zext_ln1118_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="10" slack="1"/>
<pin id="1439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/46 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="reuse_addr_reg_load_load_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="19"/>
<pin id="1444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/46 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="addr_cmp_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="0"/>
<pin id="1447" dir="0" index="1" bw="32" slack="0"/>
<pin id="1448" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/46 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="store_ln1118_store_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="10" slack="0"/>
<pin id="1453" dir="0" index="1" bw="32" slack="19"/>
<pin id="1454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1118/46 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="zext_ln727_1_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="5" slack="5"/>
<pin id="1458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727_1/47 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="reuse_addr_reg201_load_load_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="20"/>
<pin id="1462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg201_load/47 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="addr_cmp204_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="0"/>
<pin id="1465" dir="0" index="1" bw="32" slack="0"/>
<pin id="1466" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp204/47 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="store_ln727_store_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="5" slack="0"/>
<pin id="1471" dir="0" index="1" bw="32" slack="20"/>
<pin id="1472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln727/47 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="sext_ln77_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/48 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="sext_ln1118_1_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="1"/>
<pin id="1479" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/48 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="grp_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="0"/>
<pin id="1483" dir="0" index="1" bw="32" slack="0"/>
<pin id="1484" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/48 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="select_ln76_5_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="9"/>
<pin id="1489" dir="0" index="1" bw="32" slack="10"/>
<pin id="1490" dir="0" index="2" bw="32" slack="1"/>
<pin id="1491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_5/50 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="select_ln77_4_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="9"/>
<pin id="1494" dir="0" index="1" bw="32" slack="10"/>
<pin id="1495" dir="0" index="2" bw="32" slack="0"/>
<pin id="1496" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_4/50 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="reuse_reg200_load_load_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="23"/>
<pin id="1500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg200_load/50 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="lhs_2_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="3"/>
<pin id="1503" dir="0" index="1" bw="32" slack="0"/>
<pin id="1504" dir="0" index="2" bw="32" slack="2"/>
<pin id="1505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_2/50 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="lhs_3_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="55" slack="0"/>
<pin id="1510" dir="0" index="1" bw="32" slack="0"/>
<pin id="1511" dir="0" index="2" bw="1" slack="0"/>
<pin id="1512" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3/50 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="ret_V_1_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="55" slack="0"/>
<pin id="1518" dir="0" index="1" bw="55" slack="1"/>
<pin id="1519" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/50 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="trunc_ln708_1_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="0" index="1" bw="55" slack="0"/>
<pin id="1524" dir="0" index="2" bw="6" slack="0"/>
<pin id="1525" dir="0" index="3" bw="7" slack="0"/>
<pin id="1526" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/50 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="store_ln708_store_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="0"/>
<pin id="1534" dir="0" index="1" bw="32" slack="23"/>
<pin id="1535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/50 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="select_ln78_2_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="10"/>
<pin id="1539" dir="0" index="1" bw="32" slack="1"/>
<pin id="1540" dir="0" index="2" bw="32" slack="1"/>
<pin id="1541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_2/51 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="zext_ln727_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="5" slack="9"/>
<pin id="1544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727/51 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="p_Result_s_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="0"/>
<pin id="1547" dir="0" index="1" bw="32" slack="0"/>
<pin id="1548" dir="0" index="2" bw="5" slack="0"/>
<pin id="1549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/51 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="select_ln703_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="0"/>
<pin id="1555" dir="0" index="1" bw="32" slack="0"/>
<pin id="1556" dir="0" index="2" bw="32" slack="0"/>
<pin id="1557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln703/51 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="and_ln703_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="4"/>
<pin id="1563" dir="0" index="1" bw="32" slack="0"/>
<pin id="1564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln703/51 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="reuse_reg_load_load_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="24"/>
<pin id="1568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/51 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="reuse_select_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="1" slack="5"/>
<pin id="1571" dir="0" index="1" bw="32" slack="0"/>
<pin id="1572" dir="0" index="2" bw="32" slack="2"/>
<pin id="1573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/51 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="add_ln703_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="0"/>
<pin id="1577" dir="0" index="1" bw="32" slack="0"/>
<pin id="1578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/51 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="store_ln703_store_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="0"/>
<pin id="1584" dir="0" index="1" bw="32" slack="24"/>
<pin id="1585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln703/51 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="add_ln90_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="31" slack="0"/>
<pin id="1589" dir="0" index="1" bw="1" slack="0"/>
<pin id="1590" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/53 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="zext_ln90_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="31" slack="0"/>
<pin id="1595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/53 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="icmp_ln90_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="0"/>
<pin id="1599" dir="0" index="1" bw="32" slack="24"/>
<pin id="1600" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/53 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="empty_64_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="31" slack="0"/>
<pin id="1604" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_64/53 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="empty_65_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="31" slack="0"/>
<pin id="1608" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_65/53 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="grp_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="30" slack="0"/>
<pin id="1612" dir="0" index="1" bw="30" slack="24"/>
<pin id="1613" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_66/53 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="zext_ln92_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="3" slack="2"/>
<pin id="1617" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/55 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="tmp_4_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="5" slack="0"/>
<pin id="1620" dir="0" index="1" bw="3" slack="2"/>
<pin id="1621" dir="0" index="2" bw="1" slack="0"/>
<pin id="1622" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/55 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="add_ln92_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="5" slack="0"/>
<pin id="1627" dir="0" index="1" bw="3" slack="0"/>
<pin id="1628" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/55 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="tmp_7_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="0"/>
<pin id="1633" dir="0" index="1" bw="30" slack="1"/>
<pin id="1634" dir="0" index="2" bw="1" slack="0"/>
<pin id="1635" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/55 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="empty_67_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="0"/>
<pin id="1640" dir="0" index="1" bw="32" slack="26"/>
<pin id="1641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/55 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="trunc_ln2_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="30" slack="0"/>
<pin id="1645" dir="0" index="1" bw="32" slack="0"/>
<pin id="1646" dir="0" index="2" bw="3" slack="0"/>
<pin id="1647" dir="0" index="3" bw="6" slack="0"/>
<pin id="1648" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/55 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="sext_ln91_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="30" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/56 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="gmem_addr_2_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="0"/>
<pin id="1658" dir="0" index="1" bw="32" slack="0"/>
<pin id="1659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/56 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="add_ln91_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="31" slack="0"/>
<pin id="1665" dir="0" index="1" bw="1" slack="0"/>
<pin id="1666" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/57 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="l_2_cast_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="31" slack="0"/>
<pin id="1671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_2_cast/57 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="icmp_ln91_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="0"/>
<pin id="1675" dir="0" index="1" bw="32" slack="28"/>
<pin id="1676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/57 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="trunc_ln92_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="31" slack="0"/>
<pin id="1680" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/57 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="add_ln92_1_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="5" slack="2"/>
<pin id="1684" dir="0" index="1" bw="5" slack="0"/>
<pin id="1685" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/57 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="zext_ln92_1_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="5" slack="0"/>
<pin id="1689" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/57 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="trunc_ln55_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="2"/>
<pin id="1694" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/65 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="zext_ln55_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="31" slack="0"/>
<pin id="1697" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/65 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="zext_ln55_1_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="1"/>
<pin id="1701" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/65 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="grp_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="31" slack="0"/>
<pin id="1705" dir="0" index="1" bw="32" slack="0"/>
<pin id="1706" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/65 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="add_ln55_2_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="63" slack="0"/>
<pin id="1711" dir="0" index="1" bw="1" slack="0"/>
<pin id="1712" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/67 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="icmp_ln55_1_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="63" slack="0"/>
<pin id="1717" dir="0" index="1" bw="63" slack="1"/>
<pin id="1718" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/67 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="add_ln55_1_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="31" slack="0"/>
<pin id="1722" dir="0" index="1" bw="1" slack="0"/>
<pin id="1723" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/67 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="icmp_ln56_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="32" slack="0"/>
<pin id="1728" dir="0" index="1" bw="32" slack="3"/>
<pin id="1729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/67 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="select_ln55_1_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="0"/>
<pin id="1734" dir="0" index="1" bw="31" slack="0"/>
<pin id="1735" dir="0" index="2" bw="31" slack="0"/>
<pin id="1736" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/67 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="trunc_ln55_1_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="31" slack="0"/>
<pin id="1742" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/67 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="select_ln55_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="2"/>
<pin id="1746" dir="0" index="1" bw="32" slack="0"/>
<pin id="1747" dir="0" index="2" bw="32" slack="2"/>
<pin id="1748" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/69 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="trunc_ln56_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="0"/>
<pin id="1753" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/69 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="zext_ln57_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="10" slack="0"/>
<pin id="1757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/70 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="add_ln58_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="32" slack="0"/>
<pin id="1761" dir="0" index="1" bw="1" slack="0"/>
<pin id="1762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/71 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="icmp_ln58_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="0"/>
<pin id="1767" dir="0" index="1" bw="32" slack="8"/>
<pin id="1768" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/71 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="trunc_ln58_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="0"/>
<pin id="1772" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/71 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="empty_44_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="10" slack="0"/>
<pin id="1776" dir="0" index="1" bw="10" slack="4"/>
<pin id="1777" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_44/71 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="empty_45_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="10" slack="0"/>
<pin id="1781" dir="0" index="1" bw="10" slack="8"/>
<pin id="1782" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_45/71 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="trunc_ln1118_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="0"/>
<pin id="1786" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/71 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="add_ln56_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="32" slack="2"/>
<pin id="1790" dir="0" index="1" bw="1" slack="0"/>
<pin id="1791" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/71 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="zext_ln1118_1_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="3" slack="1"/>
<pin id="1795" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/72 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="tmp_s_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="5" slack="0"/>
<pin id="1798" dir="0" index="1" bw="3" slack="1"/>
<pin id="1799" dir="0" index="2" bw="1" slack="0"/>
<pin id="1800" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/72 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="add_ln1118_1_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="5" slack="0"/>
<pin id="1805" dir="0" index="1" bw="3" slack="0"/>
<pin id="1806" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_1/72 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="add_ln60_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="10" slack="1"/>
<pin id="1811" dir="0" index="1" bw="10" slack="3"/>
<pin id="1812" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/72 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="add_ln59_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="31" slack="0"/>
<pin id="1815" dir="0" index="1" bw="1" slack="0"/>
<pin id="1816" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/73 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="fw_cast_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="31" slack="0"/>
<pin id="1821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="fw_cast/73 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="icmp_ln59_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="32" slack="0"/>
<pin id="1825" dir="0" index="1" bw="32" slack="10"/>
<pin id="1826" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/73 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="trunc_ln60_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="31" slack="0"/>
<pin id="1830" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/73 "/>
</bind>
</comp>

<comp id="1832" class="1004" name="trunc_ln1118_1_fu_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="31" slack="0"/>
<pin id="1834" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_1/73 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="add_ln1118_2_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="5" slack="1"/>
<pin id="1838" dir="0" index="1" bw="5" slack="0"/>
<pin id="1839" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_2/73 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="zext_ln1118_2_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="5" slack="0"/>
<pin id="1843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/73 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="add_ln1116_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="10" slack="1"/>
<pin id="1848" dir="0" index="1" bw="10" slack="0"/>
<pin id="1849" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/73 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="zext_ln1116_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="10" slack="0"/>
<pin id="1853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/73 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="sext_ln1115_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="1"/>
<pin id="1858" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/75 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="sext_ln1118_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="32" slack="1"/>
<pin id="1862" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/75 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="grp_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="0"/>
<pin id="1865" dir="0" index="1" bw="32" slack="0"/>
<pin id="1866" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/75 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="lhs_1_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="55" slack="0"/>
<pin id="1871" dir="0" index="1" bw="32" slack="0"/>
<pin id="1872" dir="0" index="2" bw="1" slack="0"/>
<pin id="1873" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/77 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="ret_V_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="55" slack="0"/>
<pin id="1879" dir="0" index="1" bw="55" slack="1"/>
<pin id="1880" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/77 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="trunc_ln1_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="0"/>
<pin id="1884" dir="0" index="1" bw="55" slack="0"/>
<pin id="1885" dir="0" index="2" bw="6" slack="0"/>
<pin id="1886" dir="0" index="3" bw="7" slack="0"/>
<pin id="1887" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/77 "/>
</bind>
</comp>

<comp id="1892" class="1007" name="grp_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="10" slack="0"/>
<pin id="1894" dir="0" index="1" bw="10" slack="0"/>
<pin id="1895" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1896" dir="0" index="3" bw="10" slack="0"/>
<pin id="1897" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="empty_56/41 empty_57/41 add_ln80/43 "/>
</bind>
</comp>

<comp id="1902" class="1007" name="grp_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="10" slack="0"/>
<pin id="1904" dir="0" index="1" bw="10" slack="1"/>
<pin id="1905" dir="0" index="2" bw="10" slack="0"/>
<pin id="1906" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_mid143/41 add_ln80_1/43 "/>
</bind>
</comp>

<comp id="1910" class="1007" name="grp_fu_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="10" slack="0"/>
<pin id="1912" dir="0" index="1" bw="10" slack="1"/>
<pin id="1913" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1914" dir="0" index="3" bw="10" slack="2147483647"/>
<pin id="1915" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="p_mid113/42 p_mid115/42 add_ln80_2/44 "/>
</bind>
</comp>

<comp id="1918" class="1007" name="grp_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="10" slack="0"/>
<pin id="1920" dir="0" index="1" bw="10" slack="4"/>
<pin id="1921" dir="0" index="2" bw="10" slack="0"/>
<pin id="1922" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_1/67 add_ln57/69 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="reuse_addr_reg201_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="32" slack="2"/>
<pin id="1928" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reuse_addr_reg201 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="reuse_reg200_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="32" slack="2"/>
<pin id="1935" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reuse_reg200 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="reuse_addr_reg_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="32" slack="2"/>
<pin id="1942" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="1947" class="1005" name="reuse_reg_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="32" slack="2"/>
<pin id="1949" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="1954" class="1005" name="fwprop_read_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="1" slack="1"/>
<pin id="1956" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1958" class="1005" name="FW_read_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="32" slack="1"/>
<pin id="1960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FW_read "/>
</bind>
</comp>

<comp id="1973" class="1005" name="FH_read_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="32" slack="1"/>
<pin id="1975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FH_read "/>
</bind>
</comp>

<comp id="1982" class="1005" name="W_read_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="32" slack="1"/>
<pin id="1984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_read "/>
</bind>
</comp>

<comp id="1987" class="1005" name="b_read_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="32" slack="7"/>
<pin id="1989" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1993" class="1005" name="dwt_read_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="32" slack="4"/>
<pin id="1995" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1999" class="1005" name="wt_read_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="32" slack="3"/>
<pin id="2001" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="2007" class="1005" name="empty_35_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="10" slack="8"/>
<pin id="2009" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="2016" class="1005" name="outH_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="32" slack="1"/>
<pin id="2018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outH "/>
</bind>
</comp>

<comp id="2023" class="1005" name="outW_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="10" slack="4"/>
<pin id="2025" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="outW "/>
</bind>
</comp>

<comp id="2030" class="1005" name="icmp_ln42_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="1" slack="23"/>
<pin id="2032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="2034" class="1005" name="cmp22344_reg_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="1" slack="3"/>
<pin id="2036" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp22344 "/>
</bind>
</comp>

<comp id="2038" class="1005" name="empty_36_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="30" slack="1"/>
<pin id="2040" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="add_ln42_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="32" slack="0"/>
<pin id="2047" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="2053" class="1005" name="empty_37_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="3" slack="2"/>
<pin id="2055" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="empty_38_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="30" slack="1"/>
<pin id="2061" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="2067" class="1005" name="empty_39_reg_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="30" slack="1"/>
<pin id="2069" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="add_ln44_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="5" slack="8"/>
<pin id="2074" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="2077" class="1005" name="trunc_ln_reg_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="30" slack="1"/>
<pin id="2079" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="2082" class="1005" name="gmem_addr_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="32" slack="1"/>
<pin id="2084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="2088" class="1005" name="add_ln43_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="31" slack="0"/>
<pin id="2090" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="2093" class="1005" name="icmp_ln43_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="1" slack="1"/>
<pin id="2095" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="2097" class="1005" name="add_ln44_1_reg_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="5" slack="2"/>
<pin id="2099" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln44_1 "/>
</bind>
</comp>

<comp id="2102" class="1005" name="gmem_addr_read_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="32" slack="1"/>
<pin id="2104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="2107" class="1005" name="add_ln70_reg_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="32" slack="0"/>
<pin id="2109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="2115" class="1005" name="empty_48_reg_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="3" slack="2"/>
<pin id="2117" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="empty_49_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="30" slack="1"/>
<pin id="2123" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="zext_ln76_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="64" slack="1"/>
<pin id="2128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="zext_ln76_1_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="64" slack="1"/>
<pin id="2133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_1 "/>
</bind>
</comp>

<comp id="2136" class="1005" name="empty_50_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="30" slack="1"/>
<pin id="2138" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="2141" class="1005" name="add_ln72_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="5" slack="8"/>
<pin id="2143" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="trunc_ln5_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="30" slack="1"/>
<pin id="2148" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="gmem_addr_1_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="32" slack="1"/>
<pin id="2153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2157" class="1005" name="add_ln71_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="31" slack="0"/>
<pin id="2159" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="2162" class="1005" name="icmp_ln71_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="1" slack="1"/>
<pin id="2164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="add_ln72_1_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="5" slack="2"/>
<pin id="2168" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="gmem_addr_1_read_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="32" slack="1"/>
<pin id="2173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="2176" class="1005" name="mul_ln76_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="64" slack="1"/>
<pin id="2178" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76 "/>
</bind>
</comp>

<comp id="2183" class="1005" name="zext_ln76_2_reg_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="96" slack="1"/>
<pin id="2185" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_2 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="zext_ln76_3_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="96" slack="1"/>
<pin id="2190" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_3 "/>
</bind>
</comp>

<comp id="2193" class="1005" name="gmem_addr_3_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="32" slack="1"/>
<pin id="2195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="mul_ln76_1_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="96" slack="1"/>
<pin id="2201" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76_1 "/>
</bind>
</comp>

<comp id="2205" class="1005" name="zext_ln76_4_reg_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="128" slack="1"/>
<pin id="2207" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_4 "/>
</bind>
</comp>

<comp id="2210" class="1005" name="zext_ln76_5_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="128" slack="1"/>
<pin id="2212" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_5 "/>
</bind>
</comp>

<comp id="2215" class="1005" name="mul_ln76_2_reg_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="128" slack="1"/>
<pin id="2217" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76_2 "/>
</bind>
</comp>

<comp id="2220" class="1005" name="gmem_addr_3_read_reg_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="32" slack="10"/>
<pin id="2222" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="2226" class="1005" name="icmp_ln79_1_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="1" slack="1"/>
<pin id="2228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79_1 "/>
</bind>
</comp>

<comp id="2232" class="1005" name="icmp_ln78_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="1" slack="1"/>
<pin id="2234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="2237" class="1005" name="empty_54_reg_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="10" slack="2"/>
<pin id="2239" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="2243" class="1005" name="empty_58_reg_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="30" slack="1"/>
<pin id="2245" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="2248" class="1005" name="p_cast_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="30" slack="1"/>
<pin id="2250" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="2253" class="1005" name="icmp_ln76_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="1" slack="1"/>
<pin id="2255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="2257" class="1005" name="add_ln76_1_reg_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="31" slack="1"/>
<pin id="2259" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_1 "/>
</bind>
</comp>

<comp id="2262" class="1005" name="icmp_ln77_reg_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="1" slack="1"/>
<pin id="2264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="2275" class="1005" name="trunc_ln76_1_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="10" slack="1"/>
<pin id="2277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_1 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="select_ln76_1_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="10" slack="1"/>
<pin id="2282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="2286" class="1005" name="p_mid187_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="10" slack="2"/>
<pin id="2288" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_mid187 "/>
</bind>
</comp>

<comp id="2292" class="1005" name="select_ln76_8_reg_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="1" slack="1"/>
<pin id="2294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_8 "/>
</bind>
</comp>

<comp id="2302" class="1005" name="or_ln77_reg_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="1" slack="1"/>
<pin id="2304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln77 "/>
</bind>
</comp>

<comp id="2308" class="1005" name="select_ln77_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="32" slack="1"/>
<pin id="2310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="2314" class="1005" name="select_ln77_6_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="1" slack="1"/>
<pin id="2316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_6 "/>
</bind>
</comp>

<comp id="2323" class="1005" name="add_ln76_2_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="128" slack="1"/>
<pin id="2325" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_2 "/>
</bind>
</comp>

<comp id="2328" class="1005" name="gmem_addr_4_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="32" slack="1"/>
<pin id="2330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="p_mid1105_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="10" slack="2"/>
<pin id="2336" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_mid1105 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="select_ln76_9_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="31" slack="1"/>
<pin id="2341" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_9 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="select_ln78_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="5" slack="3"/>
<pin id="2346" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln78 "/>
</bind>
</comp>

<comp id="2350" class="1005" name="p_cast_mid1_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="30" slack="1"/>
<pin id="2352" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_mid1 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="add_ln727_1_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="5" slack="5"/>
<pin id="2357" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="add_ln727_1 "/>
</bind>
</comp>

<comp id="2360" class="1005" name="select_ln78_4_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="32" slack="1"/>
<pin id="2362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78_4 "/>
</bind>
</comp>

<comp id="2365" class="1005" name="add_ln79_reg_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="5" slack="1"/>
<pin id="2367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="select_ln78_5_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="64" slack="1"/>
<pin id="2372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78_5 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="select_ln77_8_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="96" slack="1"/>
<pin id="2377" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_8 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="trunc_ln77_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="10" slack="1"/>
<pin id="2382" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="2385" class="1005" name="select_ln76_reg_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="32" slack="1"/>
<pin id="2387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="add_ln77_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="32" slack="1"/>
<pin id="2392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="2395" class="1005" name="trunc_ln77_1_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="10" slack="1"/>
<pin id="2397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_1 "/>
</bind>
</comp>

<comp id="2400" class="1005" name="select_ln77_1_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="10" slack="1"/>
<pin id="2402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_1 "/>
</bind>
</comp>

<comp id="2405" class="1005" name="select_ln77_2_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="10" slack="3"/>
<pin id="2407" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="select_ln77_2 "/>
</bind>
</comp>

<comp id="2410" class="1005" name="gmem_addr_5_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="32" slack="1"/>
<pin id="2412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="2416" class="1005" name="select_ln77_5_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="10" slack="1"/>
<pin id="2418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_5 "/>
</bind>
</comp>

<comp id="2421" class="1005" name="select_ln77_7_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="32" slack="1"/>
<pin id="2423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_7 "/>
</bind>
</comp>

<comp id="2426" class="1005" name="add_ln1118_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="10" slack="1"/>
<pin id="2428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1118 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="dy_addr_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="10" slack="1"/>
<pin id="2433" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="2436" class="1005" name="x_addr_1_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="10" slack="1"/>
<pin id="2438" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="dx_addr_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="10" slack="2"/>
<pin id="2443" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="dx_addr "/>
</bind>
</comp>

<comp id="2446" class="1005" name="addr_cmp_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="1" slack="2"/>
<pin id="2448" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="2451" class="1005" name="dy_load_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="32" slack="1"/>
<pin id="2453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dy_load "/>
</bind>
</comp>

<comp id="2457" class="1005" name="dwbuf_V_addr_2_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="5" slack="1"/>
<pin id="2459" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2462" class="1005" name="addr_cmp204_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="1" slack="3"/>
<pin id="2464" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="addr_cmp204 "/>
</bind>
</comp>

<comp id="2467" class="1005" name="sext_ln77_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="55" slack="1"/>
<pin id="2469" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="2472" class="1005" name="sext_ln1118_1_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="55" slack="1"/>
<pin id="2474" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="2477" class="1005" name="p_Val2_s_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="32" slack="1"/>
<pin id="2479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="2482" class="1005" name="r_V_1_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="55" slack="1"/>
<pin id="2484" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="dx_load_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="32" slack="2"/>
<pin id="2489" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dx_load "/>
</bind>
</comp>

<comp id="2492" class="1005" name="select_ln77_4_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="32" slack="1"/>
<pin id="2494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_4 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="gmem_addr_5_read_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="32" slack="1"/>
<pin id="2499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="2502" class="1005" name="add_ln90_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="31" slack="0"/>
<pin id="2504" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="2510" class="1005" name="empty_64_reg_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="3" slack="2"/>
<pin id="2512" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="2516" class="1005" name="empty_65_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="30" slack="1"/>
<pin id="2518" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="empty_66_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="30" slack="1"/>
<pin id="2523" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="add_ln92_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="5" slack="2"/>
<pin id="2528" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="trunc_ln2_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="30" slack="1"/>
<pin id="2533" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="gmem_addr_2_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="32" slack="2"/>
<pin id="2538" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="2542" class="1005" name="add_ln91_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="31" slack="0"/>
<pin id="2544" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="2547" class="1005" name="icmp_ln91_reg_2547">
<pin_list>
<pin id="2548" dir="0" index="0" bw="1" slack="1"/>
<pin id="2549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="2551" class="1005" name="dwbuf_V_addr_1_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="5" slack="1"/>
<pin id="2553" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="zext_ln55_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="63" slack="1"/>
<pin id="2558" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="2561" class="1005" name="zext_ln55_1_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="63" slack="1"/>
<pin id="2563" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_1 "/>
</bind>
</comp>

<comp id="2566" class="1005" name="mul_ln55_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="63" slack="1"/>
<pin id="2568" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln55 "/>
</bind>
</comp>

<comp id="2571" class="1005" name="add_ln55_2_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="63" slack="0"/>
<pin id="2573" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55_2 "/>
</bind>
</comp>

<comp id="2579" class="1005" name="icmp_ln56_reg_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="1" slack="2"/>
<pin id="2581" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="2584" class="1005" name="select_ln55_1_reg_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="31" slack="0"/>
<pin id="2586" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln55_1 "/>
</bind>
</comp>

<comp id="2589" class="1005" name="trunc_ln55_1_reg_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="10" slack="1"/>
<pin id="2591" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_1 "/>
</bind>
</comp>

<comp id="2595" class="1005" name="select_ln55_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="32" slack="2"/>
<pin id="2597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="2600" class="1005" name="trunc_ln56_reg_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="10" slack="1"/>
<pin id="2602" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="2606" class="1005" name="y_addr_reg_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="10" slack="8"/>
<pin id="2608" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="2611" class="1005" name="add_ln58_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="32" slack="0"/>
<pin id="2613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="empty_45_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="10" slack="1"/>
<pin id="2621" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="2624" class="1005" name="trunc_ln1118_reg_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="3" slack="1"/>
<pin id="2626" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="2630" class="1005" name="add_ln56_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="32" slack="1"/>
<pin id="2632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="2635" class="1005" name="add_ln1118_1_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="5" slack="1"/>
<pin id="2637" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1118_1 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="add_ln60_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="10" slack="1"/>
<pin id="2642" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="2645" class="1005" name="add_ln59_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="31" slack="0"/>
<pin id="2647" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="2650" class="1005" name="icmp_ln59_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="1" slack="1"/>
<pin id="2652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="wbuf_V_addr_1_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="5" slack="1"/>
<pin id="2656" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2659" class="1005" name="x_addr_reg_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="10" slack="1"/>
<pin id="2661" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="2664" class="1005" name="wbuf_V_load_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="32" slack="1"/>
<pin id="2666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_load "/>
</bind>
</comp>

<comp id="2669" class="1005" name="sext_ln1115_reg_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="55" slack="1"/>
<pin id="2671" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1115 "/>
</bind>
</comp>

<comp id="2674" class="1005" name="sext_ln1118_reg_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="55" slack="1"/>
<pin id="2676" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="2679" class="1005" name="r_V_2_reg_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="55" slack="1"/>
<pin id="2681" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="2684" class="1005" name="trunc_ln1_reg_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="32" slack="0"/>
<pin id="2686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="112" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="130" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="112" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="130" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="138" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="140" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="138" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="138" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="140" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="140" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="180" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="184" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="186" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="346"><net_src comp="188" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="2" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="4" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="428"><net_src comp="10" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="2" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="42" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="450"><net_src comp="436" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="114" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="487"><net_src comp="114" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="142" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="499" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="522"><net_src comp="144" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="523" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="534"><net_src comp="128" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="535" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="546"><net_src comp="42" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="146" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="558" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="114" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="114" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="602"><net_src comp="190" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="114" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="42" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="625" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="642"><net_src comp="636" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="646"><net_src comp="42" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="657"><net_src comp="114" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="675"><net_src comp="633" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="676"><net_src comp="669" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="687"><net_src comp="665" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="633" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="689"><net_src comp="681" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="694"><net_src comp="28" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="391" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="365" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="716"><net_src comp="232" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="244" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="250" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="28" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="238" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="717" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="713" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="94" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="238" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="42" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="232" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="42" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="232" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="455" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="28" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="455" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="455" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="455" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="42" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="798"><net_src comp="100" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="102" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="793" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="790" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="104" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="102" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="806" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="824"><net_src comp="106" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="813" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="108" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="110" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="835"><net_src comp="0" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="837"><net_src comp="831" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="842"><net_src comp="466" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="116" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="466" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="466" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="862" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="870"><net_src comp="477" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="28" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="477" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="477" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="477" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="900"><net_src comp="890" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="893" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="42" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="58" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="42" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="58" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="930"><net_src comp="100" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="102" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="925" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="922" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="104" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="102" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="938" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="956"><net_src comp="106" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="945" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="108" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="959"><net_src comp="110" pin="0"/><net_sink comp="950" pin=3"/></net>

<net id="967"><net_src comp="0" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="960" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="963" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="974"><net_src comp="488" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="116" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="488" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="984"><net_src comp="976" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="488" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="997"><net_src comp="994" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1001"><net_src comp="700" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1009"><net_src comp="998" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1017"><net_src comp="106" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="108" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1019"><net_src comp="110" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1023"><net_src comp="1011" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="0" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1030"><net_src comp="1024" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="42" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="128" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1056"><net_src comp="511" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="547" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="547" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="547" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="108" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1087"><net_src comp="106" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="1076" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1089"><net_src comp="108" pin="0"/><net_sink comp="1081" pin=2"/></net>

<net id="1090"><net_src comp="110" pin="0"/><net_sink comp="1081" pin=3"/></net>

<net id="1094"><net_src comp="558" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1104"><net_src comp="499" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1109"><net_src comp="511" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="116" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="523" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1105" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="1111" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="1053" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1132"><net_src comp="1116" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1138"><net_src comp="1111" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="1095" pin="2"/><net_sink comp="1133" pin=2"/></net>

<net id="1144"><net_src comp="535" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1150"><net_src comp="1111" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="1140" pin="2"/><net_sink comp="1145" pin=2"/></net>

<net id="1156"><net_src comp="1145" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1111" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="42" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="547" pin="4"/><net_sink comp="1158" pin=2"/></net>

<net id="1171"><net_src comp="1145" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="1133" pin="3"/><net_sink comp="1166" pin=2"/></net>

<net id="1177"><net_src comp="495" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="148" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1186"><net_src comp="0" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="1182" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="1198"><net_src comp="507" pin="1"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="150" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="28" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1218"><net_src comp="1210" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="146" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="554" pin="1"/><net_sink comp="1219" pin=2"/></net>

<net id="1230"><net_src comp="1205" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="1205" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1241"><net_src comp="1199" pin="3"/><net_sink comp="1235" pin=2"/></net>

<net id="1245"><net_src comp="1235" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="1235" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1255"><net_src comp="100" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1256"><net_src comp="1246" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1257"><net_src comp="102" pin="0"/><net_sink comp="1250" pin=2"/></net>

<net id="1262"><net_src comp="1250" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1242" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1268"><net_src comp="1205" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="108" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1281"><net_src comp="106" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="1270" pin="2"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="108" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1284"><net_src comp="110" pin="0"/><net_sink comp="1275" pin=3"/></net>

<net id="1289"><net_src comp="1258" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1219" pin="3"/><net_sink comp="1285" pin=1"/></net>

<net id="1296"><net_src comp="1205" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="1219" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="152" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1307"><net_src comp="531" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="124" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1314"><net_src comp="124" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1315"><net_src comp="1303" pin="2"/><net_sink comp="1309" pin=2"/></net>

<net id="1320"><net_src comp="519" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="154" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1327"><net_src comp="154" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1328"><net_src comp="1316" pin="2"/><net_sink comp="1322" pin=2"/></net>

<net id="1332"><net_src comp="570" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1337"><net_src comp="1329" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1343"><net_src comp="42" pin="0"/><net_sink comp="1338" pin=1"/></net>

<net id="1344"><net_src comp="570" pin="4"/><net_sink comp="1338" pin=2"/></net>

<net id="1355"><net_src comp="156" pin="0"/><net_sink comp="1350" pin=1"/></net>

<net id="1356"><net_src comp="1329" pin="1"/><net_sink comp="1350" pin=2"/></net>

<net id="1362"><net_src comp="1333" pin="2"/><net_sink comp="1357" pin=2"/></net>

<net id="1367"><net_src comp="1338" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="28" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1372"><net_src comp="1363" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1378"><net_src comp="1369" pin="1"/><net_sink comp="1373" pin=1"/></net>

<net id="1379"><net_src comp="1350" pin="3"/><net_sink comp="1373" pin=2"/></net>

<net id="1384"><net_src comp="1369" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1345" pin="3"/><net_sink comp="1380" pin=1"/></net>

<net id="1391"><net_src comp="1380" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1392"><net_src comp="1357" pin="3"/><net_sink comp="1386" pin=2"/></net>

<net id="1400"><net_src comp="0" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="1393" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1402"><net_src comp="1396" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="1413"><net_src comp="1403" pin="3"/><net_sink comp="1408" pin=2"/></net>

<net id="1431"><net_src comp="1419" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1432"><net_src comp="1424" pin="1"/><net_sink comp="1427" pin=1"/></net>

<net id="1436"><net_src comp="1433" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1440"><net_src comp="1437" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1449"><net_src comp="1442" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="1437" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1455"><net_src comp="1437" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1459"><net_src comp="1456" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1467"><net_src comp="1460" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="1456" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1456" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1480"><net_src comp="704" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1485"><net_src comp="1477" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1474" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="1497"><net_src comp="1487" pin="3"/><net_sink comp="1492" pin=2"/></net>

<net id="1506"><net_src comp="1498" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1507"><net_src comp="708" pin="1"/><net_sink comp="1501" pin=2"/></net>

<net id="1513"><net_src comp="158" pin="0"/><net_sink comp="1508" pin=0"/></net>

<net id="1514"><net_src comp="1501" pin="3"/><net_sink comp="1508" pin=1"/></net>

<net id="1515"><net_src comp="160" pin="0"/><net_sink comp="1508" pin=2"/></net>

<net id="1520"><net_src comp="1508" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1527"><net_src comp="162" pin="0"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="1516" pin="2"/><net_sink comp="1521" pin=1"/></net>

<net id="1529"><net_src comp="164" pin="0"/><net_sink comp="1521" pin=2"/></net>

<net id="1530"><net_src comp="166" pin="0"/><net_sink comp="1521" pin=3"/></net>

<net id="1531"><net_src comp="1521" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="1536"><net_src comp="1521" pin="4"/><net_sink comp="1532" pin=0"/></net>

<net id="1550"><net_src comp="176" pin="0"/><net_sink comp="1545" pin=0"/></net>

<net id="1551"><net_src comp="1537" pin="3"/><net_sink comp="1545" pin=1"/></net>

<net id="1552"><net_src comp="1542" pin="1"/><net_sink comp="1545" pin=2"/></net>

<net id="1558"><net_src comp="1545" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1559"><net_src comp="58" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1560"><net_src comp="42" pin="0"/><net_sink comp="1553" pin=2"/></net>

<net id="1565"><net_src comp="1553" pin="3"/><net_sink comp="1561" pin=1"/></net>

<net id="1574"><net_src comp="1566" pin="1"/><net_sink comp="1569" pin=1"/></net>

<net id="1579"><net_src comp="1569" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1580"><net_src comp="1561" pin="2"/><net_sink comp="1575" pin=1"/></net>

<net id="1581"><net_src comp="1575" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="1586"><net_src comp="1575" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1591"><net_src comp="581" pin="4"/><net_sink comp="1587" pin=0"/></net>

<net id="1592"><net_src comp="116" pin="0"/><net_sink comp="1587" pin=1"/></net>

<net id="1596"><net_src comp="581" pin="4"/><net_sink comp="1593" pin=0"/></net>

<net id="1601"><net_src comp="1593" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1605"><net_src comp="581" pin="4"/><net_sink comp="1602" pin=0"/></net>

<net id="1609"><net_src comp="581" pin="4"/><net_sink comp="1606" pin=0"/></net>

<net id="1614"><net_src comp="1606" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1623"><net_src comp="100" pin="0"/><net_sink comp="1618" pin=0"/></net>

<net id="1624"><net_src comp="102" pin="0"/><net_sink comp="1618" pin=2"/></net>

<net id="1629"><net_src comp="1618" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1630"><net_src comp="1615" pin="1"/><net_sink comp="1625" pin=1"/></net>

<net id="1636"><net_src comp="104" pin="0"/><net_sink comp="1631" pin=0"/></net>

<net id="1637"><net_src comp="102" pin="0"/><net_sink comp="1631" pin=2"/></net>

<net id="1642"><net_src comp="1631" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1649"><net_src comp="106" pin="0"/><net_sink comp="1643" pin=0"/></net>

<net id="1650"><net_src comp="1638" pin="2"/><net_sink comp="1643" pin=1"/></net>

<net id="1651"><net_src comp="108" pin="0"/><net_sink comp="1643" pin=2"/></net>

<net id="1652"><net_src comp="110" pin="0"/><net_sink comp="1643" pin=3"/></net>

<net id="1660"><net_src comp="0" pin="0"/><net_sink comp="1656" pin=0"/></net>

<net id="1661"><net_src comp="1653" pin="1"/><net_sink comp="1656" pin=1"/></net>

<net id="1662"><net_src comp="1656" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="1667"><net_src comp="592" pin="4"/><net_sink comp="1663" pin=0"/></net>

<net id="1668"><net_src comp="116" pin="0"/><net_sink comp="1663" pin=1"/></net>

<net id="1672"><net_src comp="592" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1677"><net_src comp="1669" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1681"><net_src comp="592" pin="4"/><net_sink comp="1678" pin=0"/></net>

<net id="1686"><net_src comp="1678" pin="1"/><net_sink comp="1682" pin=1"/></net>

<net id="1690"><net_src comp="1682" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1698"><net_src comp="1692" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1702"><net_src comp="700" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1707"><net_src comp="1695" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="1699" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="1713"><net_src comp="603" pin="4"/><net_sink comp="1709" pin=0"/></net>

<net id="1714"><net_src comp="192" pin="0"/><net_sink comp="1709" pin=1"/></net>

<net id="1719"><net_src comp="603" pin="4"/><net_sink comp="1715" pin=0"/></net>

<net id="1724"><net_src comp="614" pin="4"/><net_sink comp="1720" pin=0"/></net>

<net id="1725"><net_src comp="116" pin="0"/><net_sink comp="1720" pin=1"/></net>

<net id="1730"><net_src comp="625" pin="4"/><net_sink comp="1726" pin=0"/></net>

<net id="1731"><net_src comp="700" pin="1"/><net_sink comp="1726" pin=1"/></net>

<net id="1737"><net_src comp="1726" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1738"><net_src comp="1720" pin="2"/><net_sink comp="1732" pin=1"/></net>

<net id="1739"><net_src comp="614" pin="4"/><net_sink comp="1732" pin=2"/></net>

<net id="1743"><net_src comp="1732" pin="3"/><net_sink comp="1740" pin=0"/></net>

<net id="1749"><net_src comp="42" pin="0"/><net_sink comp="1744" pin=1"/></net>

<net id="1750"><net_src comp="621" pin="1"/><net_sink comp="1744" pin=2"/></net>

<net id="1754"><net_src comp="1744" pin="3"/><net_sink comp="1751" pin=0"/></net>

<net id="1758"><net_src comp="1755" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1763"><net_src comp="647" pin="4"/><net_sink comp="1759" pin=0"/></net>

<net id="1764"><net_src comp="28" pin="0"/><net_sink comp="1759" pin=1"/></net>

<net id="1769"><net_src comp="647" pin="4"/><net_sink comp="1765" pin=0"/></net>

<net id="1773"><net_src comp="647" pin="4"/><net_sink comp="1770" pin=0"/></net>

<net id="1778"><net_src comp="1770" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1783"><net_src comp="1774" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1787"><net_src comp="647" pin="4"/><net_sink comp="1784" pin=0"/></net>

<net id="1792"><net_src comp="28" pin="0"/><net_sink comp="1788" pin=1"/></net>

<net id="1801"><net_src comp="100" pin="0"/><net_sink comp="1796" pin=0"/></net>

<net id="1802"><net_src comp="102" pin="0"/><net_sink comp="1796" pin=2"/></net>

<net id="1807"><net_src comp="1796" pin="3"/><net_sink comp="1803" pin=0"/></net>

<net id="1808"><net_src comp="1793" pin="1"/><net_sink comp="1803" pin=1"/></net>

<net id="1817"><net_src comp="658" pin="4"/><net_sink comp="1813" pin=0"/></net>

<net id="1818"><net_src comp="116" pin="0"/><net_sink comp="1813" pin=1"/></net>

<net id="1822"><net_src comp="658" pin="4"/><net_sink comp="1819" pin=0"/></net>

<net id="1827"><net_src comp="1819" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="1831"><net_src comp="658" pin="4"/><net_sink comp="1828" pin=0"/></net>

<net id="1835"><net_src comp="658" pin="4"/><net_sink comp="1832" pin=0"/></net>

<net id="1840"><net_src comp="1832" pin="1"/><net_sink comp="1836" pin=1"/></net>

<net id="1844"><net_src comp="1836" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1850"><net_src comp="1828" pin="1"/><net_sink comp="1846" pin=1"/></net>

<net id="1854"><net_src comp="1846" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1859"><net_src comp="704" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1867"><net_src comp="1860" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1868"><net_src comp="1856" pin="1"/><net_sink comp="1863" pin=1"/></net>

<net id="1874"><net_src comp="158" pin="0"/><net_sink comp="1869" pin=0"/></net>

<net id="1875"><net_src comp="669" pin="4"/><net_sink comp="1869" pin=1"/></net>

<net id="1876"><net_src comp="160" pin="0"/><net_sink comp="1869" pin=2"/></net>

<net id="1881"><net_src comp="1869" pin="3"/><net_sink comp="1877" pin=0"/></net>

<net id="1888"><net_src comp="162" pin="0"/><net_sink comp="1882" pin=0"/></net>

<net id="1889"><net_src comp="1877" pin="2"/><net_sink comp="1882" pin=1"/></net>

<net id="1890"><net_src comp="164" pin="0"/><net_sink comp="1882" pin=2"/></net>

<net id="1891"><net_src comp="166" pin="0"/><net_sink comp="1882" pin=3"/></net>

<net id="1898"><net_src comp="1062" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="1899"><net_src comp="1053" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="1900"><net_src comp="1329" pin="1"/><net_sink comp="1892" pin=3"/></net>

<net id="1901"><net_src comp="1892" pin="4"/><net_sink comp="1403" pin=2"/></net>

<net id="1907"><net_src comp="1120" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1908"><net_src comp="1369" pin="1"/><net_sink comp="1902" pin=2"/></net>

<net id="1909"><net_src comp="1902" pin="3"/><net_sink comp="1408" pin=1"/></net>

<net id="1916"><net_src comp="1227" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="1917"><net_src comp="1910" pin="4"/><net_sink comp="1419" pin=1"/></net>

<net id="1923"><net_src comp="1740" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="1924"><net_src comp="1751" pin="1"/><net_sink comp="1918" pin=2"/></net>

<net id="1925"><net_src comp="1918" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1929"><net_src comp="202" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1931"><net_src comp="1926" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1932"><net_src comp="1926" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1936"><net_src comp="206" pin="1"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1938"><net_src comp="1933" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1939"><net_src comp="1933" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1943"><net_src comp="210" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1945"><net_src comp="1940" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1946"><net_src comp="1940" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="1950"><net_src comp="214" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1952"><net_src comp="1947" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1953"><net_src comp="1947" pin="1"/><net_sink comp="1582" pin=1"/></net>

<net id="1957"><net_src comp="226" pin="2"/><net_sink comp="1954" pin=0"/></net>

<net id="1961"><net_src comp="232" pin="2"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1963"><net_src comp="1958" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1964"><net_src comp="1958" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1965"><net_src comp="1958" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1966"><net_src comp="1958" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1967"><net_src comp="1958" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1968"><net_src comp="1958" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1969"><net_src comp="1958" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1970"><net_src comp="1958" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1971"><net_src comp="1958" pin="1"/><net_sink comp="1673" pin=1"/></net>

<net id="1972"><net_src comp="1958" pin="1"/><net_sink comp="1823" pin=1"/></net>

<net id="1976"><net_src comp="238" pin="2"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1979"><net_src comp="1973" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1980"><net_src comp="1973" pin="1"/><net_sink comp="1597" pin=1"/></net>

<net id="1981"><net_src comp="1973" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="1985"><net_src comp="244" pin="2"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1990"><net_src comp="256" pin="2"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1992"><net_src comp="1987" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1996"><net_src comp="262" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1998"><net_src comp="1993" pin="1"/><net_sink comp="1638" pin=1"/></net>

<net id="2002"><net_src comp="268" pin="2"/><net_sink comp="1999" pin=0"/></net>

<net id="2003"><net_src comp="1999" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="2004"><net_src comp="1999" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="2005"><net_src comp="1999" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="2006"><net_src comp="1999" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="2010"><net_src comp="717" pin="1"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="2012"><net_src comp="2007" pin="1"/><net_sink comp="1902" pin=1"/></net>

<net id="2013"><net_src comp="2007" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="2014"><net_src comp="2007" pin="1"/><net_sink comp="1910" pin=1"/></net>

<net id="2015"><net_src comp="2007" pin="1"/><net_sink comp="1779" pin=1"/></net>

<net id="2019"><net_src comp="727" pin="2"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="2021"><net_src comp="2016" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="2022"><net_src comp="2016" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="2026"><net_src comp="739" pin="2"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="2028"><net_src comp="2023" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="2029"><net_src comp="2023" pin="1"/><net_sink comp="1918" pin=1"/></net>

<net id="2033"><net_src comp="745" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2037"><net_src comp="751" pin="2"/><net_sink comp="2034" pin=0"/></net>

<net id="2041"><net_src comp="757" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="2043"><net_src comp="2038" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="2044"><net_src comp="2038" pin="1"/><net_sink comp="1610" pin=1"/></net>

<net id="2048"><net_src comp="761" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="2056"><net_src comp="772" pin="1"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="2058"><net_src comp="2053" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="2062"><net_src comp="776" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2070"><net_src comp="780" pin="2"/><net_sink comp="2067" pin=0"/></net>

<net id="2071"><net_src comp="2067" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="2075"><net_src comp="800" pin="2"/><net_sink comp="2072" pin=0"/></net>

<net id="2076"><net_src comp="2072" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="2080"><net_src comp="818" pin="4"/><net_sink comp="2077" pin=0"/></net>

<net id="2081"><net_src comp="2077" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="2085"><net_src comp="831" pin="2"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="2087"><net_src comp="2082" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="2091"><net_src comp="838" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="2096"><net_src comp="848" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2100"><net_src comp="857" pin="2"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="2105"><net_src comp="280" pin="2"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="2110"><net_src comp="866" pin="2"/><net_sink comp="2107" pin=0"/></net>

<net id="2111"><net_src comp="2107" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="2118"><net_src comp="877" pin="1"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="2120"><net_src comp="2115" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="2124"><net_src comp="881" pin="1"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="2129"><net_src comp="890" pin="1"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="2134"><net_src comp="893" pin="1"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="2139"><net_src comp="885" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="2144"><net_src comp="932" pin="2"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="2149"><net_src comp="950" pin="4"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="2154"><net_src comp="963" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="2156"><net_src comp="2151" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="2160"><net_src comp="970" pin="2"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="2165"><net_src comp="980" pin="2"/><net_sink comp="2162" pin=0"/></net>

<net id="2169"><net_src comp="989" pin="2"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="2174"><net_src comp="291" pin="2"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="2179"><net_src comp="896" pin="2"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="2181"><net_src comp="2176" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="2182"><net_src comp="2176" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="2186"><net_src comp="998" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2187"><net_src comp="2183" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="2191"><net_src comp="1002" pin="1"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="2196"><net_src comp="1024" pin="2"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="2198"><net_src comp="2193" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="2202"><net_src comp="1005" pin="2"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="2204"><net_src comp="2199" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="2208"><net_src comp="1031" pin="1"/><net_sink comp="2205" pin=0"/></net>

<net id="2209"><net_src comp="2205" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="2213"><net_src comp="1034" pin="1"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="2218"><net_src comp="1037" pin="2"/><net_sink comp="2215" pin=0"/></net>

<net id="2219"><net_src comp="2215" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="2223"><net_src comp="303" pin="2"/><net_sink comp="2220" pin=0"/></net>

<net id="2224"><net_src comp="2220" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="2225"><net_src comp="2220" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="2229"><net_src comp="1043" pin="2"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="2231"><net_src comp="2226" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="2235"><net_src comp="1048" pin="2"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="2240"><net_src comp="1057" pin="2"/><net_sink comp="2237" pin=0"/></net>

<net id="2241"><net_src comp="2237" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="2242"><net_src comp="2237" pin="1"/><net_sink comp="1345" pin=2"/></net>

<net id="2246"><net_src comp="1066" pin="1"/><net_sink comp="2243" pin=0"/></net>

<net id="2247"><net_src comp="2243" pin="1"/><net_sink comp="1199" pin=2"/></net>

<net id="2251"><net_src comp="1081" pin="4"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="2256"><net_src comp="1100" pin="2"/><net_sink comp="2253" pin=0"/></net>

<net id="2260"><net_src comp="1105" pin="2"/><net_sink comp="2257" pin=0"/></net>

<net id="2261"><net_src comp="2257" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="2265"><net_src comp="1111" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2266"><net_src comp="2262" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="2267"><net_src comp="2262" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="2268"><net_src comp="2262" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="2269"><net_src comp="2262" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="2270"><net_src comp="2262" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2271"><net_src comp="2262" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="2272"><net_src comp="2262" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="2273"><net_src comp="2262" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="2274"><net_src comp="2262" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="2278"><net_src comp="1116" pin="1"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="2283"><net_src comp="1120" pin="3"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="1902" pin=0"/></net>

<net id="2285"><net_src comp="2280" pin="1"/><net_sink comp="1910" pin=1"/></net>

<net id="2289"><net_src comp="1128" pin="2"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="2291"><net_src comp="2286" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="2295"><net_src comp="1145" pin="3"/><net_sink comp="2292" pin=0"/></net>

<net id="2296"><net_src comp="2292" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="2297"><net_src comp="2292" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="2298"><net_src comp="2292" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="2299"><net_src comp="2292" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="2300"><net_src comp="2292" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="2301"><net_src comp="2292" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="2305"><net_src comp="1152" pin="2"/><net_sink comp="2302" pin=0"/></net>

<net id="2306"><net_src comp="2302" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="2307"><net_src comp="2302" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="2311"><net_src comp="1158" pin="3"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="2313"><net_src comp="2308" pin="1"/><net_sink comp="1291" pin=2"/></net>

<net id="2317"><net_src comp="1166" pin="3"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="2319"><net_src comp="2314" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="2320"><net_src comp="2314" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="2321"><net_src comp="2314" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="2322"><net_src comp="2314" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="2326"><net_src comp="1173" pin="2"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="2331"><net_src comp="1182" pin="2"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="2333"><net_src comp="2328" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="2337"><net_src comp="1189" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="1403" pin=1"/></net>

<net id="2342"><net_src comp="1193" pin="3"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="2347"><net_src comp="1219" pin="3"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="2349"><net_src comp="2344" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="2353"><net_src comp="1275" pin="4"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="2358"><net_src comp="1285" pin="2"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="2363"><net_src comp="1291" pin="3"/><net_sink comp="2360" pin=0"/></net>

<net id="2364"><net_src comp="2360" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="2368"><net_src comp="1297" pin="2"/><net_sink comp="2365" pin=0"/></net>

<net id="2369"><net_src comp="2365" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="2373"><net_src comp="1309" pin="3"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="2378"><net_src comp="1322" pin="3"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="2383"><net_src comp="1329" pin="1"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="2388"><net_src comp="1338" pin="3"/><net_sink comp="2385" pin=0"/></net>

<net id="2389"><net_src comp="2385" pin="1"/><net_sink comp="1414" pin=2"/></net>

<net id="2393"><net_src comp="1363" pin="2"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="2398"><net_src comp="1369" pin="1"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="1902" pin=1"/></net>

<net id="2403"><net_src comp="1373" pin="3"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="1910" pin=1"/></net>

<net id="2408"><net_src comp="1386" pin="3"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="2413"><net_src comp="1396" pin="2"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="2415"><net_src comp="2410" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="2419"><net_src comp="1408" pin="3"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="1419" pin=2"/></net>

<net id="2424"><net_src comp="1414" pin="3"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="2429"><net_src comp="1427" pin="2"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="2434"><net_src comp="371" pin="3"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="2439"><net_src comp="384" pin="3"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="2444"><net_src comp="397" pin="3"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="2449"><net_src comp="1445" pin="2"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="2454"><net_src comp="378" pin="3"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="2456"><net_src comp="2451" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="2460"><net_src comp="404" pin="3"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="2465"><net_src comp="1463" pin="2"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="2470"><net_src comp="1474" pin="1"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="2475"><net_src comp="1477" pin="1"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="2480"><net_src comp="322" pin="2"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="1487" pin=2"/></net>

<net id="2485"><net_src comp="1481" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="2490"><net_src comp="411" pin="3"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1569" pin=2"/></net>

<net id="2495"><net_src comp="1492" pin="3"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1537" pin=2"/></net>

<net id="2500"><net_src comp="327" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="2505"><net_src comp="1587" pin="2"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="2513"><net_src comp="1602" pin="1"/><net_sink comp="2510" pin=0"/></net>

<net id="2514"><net_src comp="2510" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="2515"><net_src comp="2510" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="2519"><net_src comp="1606" pin="1"/><net_sink comp="2516" pin=0"/></net>

<net id="2520"><net_src comp="2516" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="2524"><net_src comp="1610" pin="2"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1631" pin=1"/></net>

<net id="2529"><net_src comp="1625" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1682" pin=0"/></net>

<net id="2534"><net_src comp="1643" pin="4"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="2539"><net_src comp="1656" pin="2"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="2541"><net_src comp="2536" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="2545"><net_src comp="1663" pin="2"/><net_sink comp="2542" pin=0"/></net>

<net id="2546"><net_src comp="2542" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="2550"><net_src comp="1673" pin="2"/><net_sink comp="2547" pin=0"/></net>

<net id="2554"><net_src comp="416" pin="3"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="2559"><net_src comp="1695" pin="1"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="2564"><net_src comp="1699" pin="1"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="2569"><net_src comp="1703" pin="2"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="1715" pin=1"/></net>

<net id="2574"><net_src comp="1709" pin="2"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="2582"><net_src comp="1726" pin="2"/><net_sink comp="2579" pin=0"/></net>

<net id="2583"><net_src comp="2579" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="2587"><net_src comp="1732" pin="3"/><net_sink comp="2584" pin=0"/></net>

<net id="2588"><net_src comp="2584" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="2592"><net_src comp="1740" pin="1"/><net_sink comp="2589" pin=0"/></net>

<net id="2593"><net_src comp="2589" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="2594"><net_src comp="2589" pin="1"/><net_sink comp="1774" pin=1"/></net>

<net id="2598"><net_src comp="1744" pin="3"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="2603"><net_src comp="1751" pin="1"/><net_sink comp="2600" pin=0"/></net>

<net id="2604"><net_src comp="2600" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="2605"><net_src comp="2600" pin="1"/><net_sink comp="1809" pin=1"/></net>

<net id="2609"><net_src comp="423" pin="3"/><net_sink comp="2606" pin=0"/></net>

<net id="2610"><net_src comp="2606" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="2614"><net_src comp="1759" pin="2"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="2622"><net_src comp="1779" pin="2"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="2627"><net_src comp="1784" pin="1"/><net_sink comp="2624" pin=0"/></net>

<net id="2628"><net_src comp="2624" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="2629"><net_src comp="2624" pin="1"/><net_sink comp="1796" pin=1"/></net>

<net id="2633"><net_src comp="1788" pin="2"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="2638"><net_src comp="1803" pin="2"/><net_sink comp="2635" pin=0"/></net>

<net id="2639"><net_src comp="2635" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="2643"><net_src comp="1809" pin="2"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="1846" pin=0"/></net>

<net id="2648"><net_src comp="1813" pin="2"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="2653"><net_src comp="1823" pin="2"/><net_sink comp="2650" pin=0"/></net>

<net id="2657"><net_src comp="436" pin="3"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="2662"><net_src comp="442" pin="3"/><net_sink comp="2659" pin=0"/></net>

<net id="2663"><net_src comp="2659" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="2667"><net_src comp="353" pin="3"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="1860" pin=0"/></net>

<net id="2672"><net_src comp="1856" pin="1"/><net_sink comp="2669" pin=0"/></net>

<net id="2673"><net_src comp="2669" pin="1"/><net_sink comp="1863" pin=1"/></net>

<net id="2677"><net_src comp="1860" pin="1"/><net_sink comp="2674" pin=0"/></net>

<net id="2678"><net_src comp="2674" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="2682"><net_src comp="1863" pin="2"/><net_sink comp="2679" pin=0"/></net>

<net id="2683"><net_src comp="2679" pin="1"/><net_sink comp="1877" pin=1"/></net>

<net id="2687"><net_src comp="1882" pin="4"/><net_sink comp="2684" pin=0"/></net>

<net id="2688"><net_src comp="2684" pin="1"/><net_sink comp="669" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {56 59 60 61 62 63 64 }
	Port: dx | {51 }
	Port: y | {70 78 }
 - Input state : 
	Port: conv_combined : gmem | {5 6 7 8 9 10 11 13 19 20 21 22 23 24 25 27 33 34 35 36 37 38 39 40 42 43 44 45 46 47 48 49 50 }
	Port: conv_combined : x | {46 47 73 74 }
	Port: conv_combined : dx | {48 49 }
	Port: conv_combined : wt | {1 }
	Port: conv_combined : dwt | {1 }
	Port: conv_combined : dy | {46 47 }
	Port: conv_combined : b | {1 }
	Port: conv_combined : H | {1 }
	Port: conv_combined : W | {1 }
	Port: conv_combined : FH | {1 }
	Port: conv_combined : FW | {1 }
	Port: conv_combined : fwprop | {1 }
  - Chain level:
	State 1
		outH : 1
		sub_ln39 : 1
		outW : 2
	State 2
		add_ln42 : 1
		icmp_ln42_1 : 1
		br_ln42 : 2
		empty_37 : 1
		empty_38 : 1
		empty_39 : 2
		br_ln55 : 1
		sub_ln55 : 1
	State 3
	State 4
		add_ln44 : 1
		empty_40 : 1
		trunc_ln : 2
	State 5
		gmem_addr : 1
		empty_41 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln43 : 1
		l_cast : 1
		icmp_ln43 : 2
		br_ln43 : 3
		trunc_ln44 : 1
		add_ln44_1 : 2
	State 13
	State 14
		wbuf_V_addr : 1
		store_ln44 : 2
	State 15
	State 16
		add_ln70 : 1
		icmp_ln70 : 1
		br_ln70 : 2
		empty_48 : 1
		empty_49 : 1
		empty_50 : 2
		mul_ln76 : 1
	State 17
	State 18
		add_ln72 : 1
		empty_51 : 1
		trunc_ln5 : 2
	State 19
		gmem_addr_1 : 1
		empty_52 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		add_ln71 : 1
		l_1_cast : 1
		icmp_ln71 : 2
		br_ln71 : 3
		trunc_ln72 : 1
		add_ln72_1 : 2
	State 27
	State 28
		dwbuf_V_addr : 1
		store_ln72 : 2
	State 29
	State 30
		sub_ln76 : 1
	State 31
		mul_ln76_1 : 1
	State 32
	State 33
		tmp_3_cast : 1
		gmem_addr_3 : 2
		gmem_load_req : 3
	State 34
	State 35
	State 36
		mul_ln76_2 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
		trunc_ln76 : 1
		empty_54 : 2
		trunc_ln78 : 1
		empty_56 : 2
		empty_57 : 3
		empty_58 : 1
		empty_59 : 1
		empty_60 : 1
		p_cast : 2
		trunc_ln80_cast_cast : 1
		icmp_ln79 : 2
		icmp_ln76 : 1
		br_ln76 : 2
		add_ln76_1 : 1
		icmp_ln77 : 1
		trunc_ln76_1 : 2
		select_ln76_1 : 3
		p_mid187 : 3
		select_ln76_7 : 3
		icmp_ln78_1 : 1
		select_ln76_8 : 2
		or_ln77 : 3
		select_ln77 : 3
		p_mid143 : 4
		select_ln77_6 : 4
	State 42
		gmem_addr_4 : 1
		p_Val2_req : 2
		trunc_ln78_1 : 1
		p_mid113 : 2
		p_mid115 : 3
		empty_61 : 1
		select_ln78_1 : 2
		trunc_ln727 : 3
		trunc_ln727_1 : 3
		p_shl_cast : 4
		add_ln727 : 5
		empty_62 : 1
		p_mid119 : 1
		p_cast_mid1 : 2
		add_ln727_1 : 6
		select_ln78_4 : 1
		add_ln79 : 1
		select_ln78_5 : 1
		select_ln77_8 : 1
	State 43
		trunc_ln77 : 1
		empty_55 : 2
		add_ln80 : 2
		select_ln76 : 1
		select_ln76_3 : 2
		select_ln76_4 : 3
		add_ln77 : 2
		trunc_ln77_1 : 3
		select_ln77_1 : 4
		p_mid137 : 4
		select_ln77_2 : 5
		add_ln80_1 : 4
		gmem_addr_5 : 1
		gmem_load_2_req : 2
	State 44
		select_ln76_6 : 1
		select_ln77_5 : 2
		add_ln80_2 : 1
	State 45
		select_ln78_3 : 1
		add_ln1118 : 2
	State 46
		dy_addr : 1
		dy_load : 2
		x_addr_1 : 1
		x_load : 2
		dx_addr : 1
		addr_cmp : 1
		store_ln1118 : 1
	State 47
		dwbuf_V_addr_2 : 1
		dwbuf_V_load_1 : 2
		addr_cmp204 : 1
		store_ln727 : 1
	State 48
		r_V_1 : 1
	State 49
	State 50
		select_ln77_4 : 1
		lhs_2 : 1
		lhs_3 : 2
		ret_V_1 : 3
		trunc_ln708_1 : 4
		store_ln708 : 5
		store_ln708 : 5
	State 51
		p_Result_s : 1
		select_ln703 : 2
		and_ln703 : 3
		reuse_select : 1
		add_ln703 : 3
		store_ln703 : 4
		store_ln703 : 4
	State 52
	State 53
		add_ln90 : 1
		zext_ln90 : 1
		icmp_ln90 : 2
		br_ln90 : 3
		empty_64 : 1
		empty_65 : 1
		empty_66 : 2
	State 54
	State 55
		add_ln92 : 1
		empty_67 : 1
		trunc_ln2 : 2
	State 56
		gmem_addr_2 : 1
		empty_68 : 2
	State 57
		add_ln91 : 1
		l_2_cast : 1
		icmp_ln91 : 2
		br_ln91 : 3
		trunc_ln92 : 1
		add_ln92_1 : 2
		zext_ln92_1 : 3
		dwbuf_V_addr_1 : 4
		dwbuf_V_load : 5
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		zext_ln55 : 1
		mul_ln55 : 2
	State 66
	State 67
		add_ln55_2 : 1
		icmp_ln55_1 : 1
		br_ln55 : 2
		add_ln55_1 : 1
		icmp_ln56 : 1
		select_ln55_1 : 2
		trunc_ln55_1 : 3
		mul_ln55_1 : 4
	State 68
	State 69
		trunc_ln56 : 1
		add_ln57 : 2
	State 70
		zext_ln57 : 1
		y_addr : 2
		store_ln57 : 3
	State 71
		add_ln58 : 1
		icmp_ln58 : 1
		br_ln58 : 2
		trunc_ln58 : 1
		empty_44 : 2
		empty_45 : 3
		trunc_ln1118 : 1
	State 72
		add_ln1118_1 : 1
	State 73
		add_ln59 : 1
		fw_cast : 1
		icmp_ln59 : 2
		br_ln59 : 3
		trunc_ln60 : 1
		trunc_ln1118_1 : 1
		add_ln1118_2 : 2
		zext_ln1118_2 : 3
		wbuf_V_addr_1 : 4
		add_ln1116 : 2
		zext_ln1116 : 3
		x_addr : 4
		r_V : 5
		wbuf_V_load : 5
	State 74
	State 75
		r_V_2 : 1
	State 76
	State 77
		lhs_1 : 1
		ret_V : 2
		trunc_ln1 : 3
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_780          |    0    |   118   |    47   |
|          |          grp_fu_885          |    0    |   118   |    47   |
|          |          grp_fu_896          |    0    |   165   |    50   |
|          |          grp_fu_1005         |    2    |   441   |   256   |
|          |          grp_fu_1037         |    3    |   441   |   256   |
|          |       empty_54_fu_1057       |    0    |    0    |    63   |
|    mul   |       p_mid187_fu_1128       |    0    |    0    |    63   |
|          |       p_mid1105_fu_1189      |    0    |    0    |    63   |
|          |          grp_fu_1481         |    0    |   165   |    50   |
|          |          grp_fu_1610         |    0    |   118   |    47   |
|          |          grp_fu_1703         |    0    |   165   |    50   |
|          |       empty_45_fu_1779       |    0    |    0    |    63   |
|          |          grp_fu_1863         |    0    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_690          |    0    |    0    |    32   |
|          |        add_ln38_fu_721       |    0    |    0    |    32   |
|          |          outW_fu_739         |    0    |    0    |    32   |
|          |        add_ln42_fu_761       |    0    |    0    |    39   |
|          |        add_ln44_fu_800       |    0    |    0    |    13   |
|          |        empty_40_fu_813       |    0    |    0    |    39   |
|          |        add_ln43_fu_838       |    0    |    0    |    38   |
|          |       add_ln44_1_fu_857      |    0    |    0    |    13   |
|          |        add_ln70_fu_866       |    0    |    0    |    39   |
|          |        add_ln72_fu_932       |    0    |    0    |    13   |
|          |        empty_51_fu_945       |    0    |    0    |    39   |
|          |        add_ln71_fu_970       |    0    |    0    |    38   |
|          |       add_ln72_1_fu_989      |    0    |    0    |    13   |
|          |       empty_60_fu_1076       |    0    |    0    |    39   |
|          |      add_ln76_1_fu_1105      |    0    |    0    |    38   |
|          |      add_ln76_2_fu_1173      |    0    |    0    |   135   |
|          |       add_ln78_fu_1205       |    0    |    0    |    39   |
|          |       add_ln727_fu_1258      |    0    |    0    |    32   |
|          |       p_mid119_fu_1270       |    0    |    0    |    39   |
|          |      add_ln727_1_fu_1285     |    0    |    0    |    32   |
|          |       add_ln79_fu_1297       |    0    |    0    |    13   |
|          |      add_ln78_1_fu_1303      |    0    |    0    |    71   |
|    add   |      add_ln77_1_fu_1316      |    0    |    0    |   103   |
|          |       empty_55_fu_1333       |    0    |    0    |    13   |
|          |       add_ln77_fu_1363       |    0    |    0    |    39   |
|          |       p_mid137_fu_1380       |    0    |    0    |    13   |
|          |      add_ln1118_fu_1427      |    0    |    0    |    13   |
|          |        ret_V_1_fu_1516       |    0    |    0    |    62   |
|          |       add_ln703_fu_1575      |    0    |    0    |    39   |
|          |       add_ln90_fu_1587       |    0    |    0    |    38   |
|          |       add_ln92_fu_1625       |    0    |    0    |    13   |
|          |       empty_67_fu_1638       |    0    |    0    |    39   |
|          |       add_ln91_fu_1663       |    0    |    0    |    38   |
|          |      add_ln92_1_fu_1682      |    0    |    0    |    13   |
|          |      add_ln55_2_fu_1709      |    0    |    0    |    70   |
|          |      add_ln55_1_fu_1720      |    0    |    0    |    38   |
|          |       add_ln58_fu_1759       |    0    |    0    |    39   |
|          |       empty_44_fu_1774       |    0    |    0    |    13   |
|          |       add_ln56_fu_1788       |    0    |    0    |    39   |
|          |     add_ln1118_1_fu_1803     |    0    |    0    |    13   |
|          |       add_ln60_fu_1809       |    0    |    0    |    13   |
|          |       add_ln59_fu_1813       |    0    |    0    |    38   |
|          |     add_ln1118_2_fu_1836     |    0    |    0    |    13   |
|          |      add_ln1116_fu_1846      |    0    |    0    |    13   |
|          |         ret_V_fu_1877        |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln76_1_fu_1120    |    0    |    0    |    10   |
|          |     select_ln76_7_fu_1133    |    0    |    0    |    2    |
|          |     select_ln76_8_fu_1145    |    0    |    0    |    2    |
|          |      select_ln77_fu_1158     |    0    |    0    |    32   |
|          |     select_ln77_6_fu_1166    |    0    |    0    |    2    |
|          |     select_ln76_9_fu_1193    |    0    |    0    |    31   |
|          |     select_ln77_3_fu_1199    |    0    |    0    |    30   |
|          |      select_ln78_fu_1219     |    0    |    0    |    5    |
|          |     select_ln78_1_fu_1235    |    0    |    0    |    30   |
|          |     select_ln78_4_fu_1291    |    0    |    0    |    32   |
|          |     select_ln78_5_fu_1309    |    0    |    0    |    64   |
|          |     select_ln77_8_fu_1322    |    0    |    0    |    96   |
|          |      select_ln76_fu_1338     |    0    |    0    |    32   |
|          |     select_ln76_2_fu_1345    |    0    |    0    |    10   |
|  select  |     select_ln76_3_fu_1350    |    0    |    0    |    10   |
|          |     select_ln76_4_fu_1357    |    0    |    0    |    10   |
|          |     select_ln77_1_fu_1373    |    0    |    0    |    10   |
|          |     select_ln77_2_fu_1386    |    0    |    0    |    10   |
|          |     select_ln76_6_fu_1403    |    0    |    0    |    10   |
|          |     select_ln77_5_fu_1408    |    0    |    0    |    10   |
|          |     select_ln77_7_fu_1414    |    0    |    0    |    32   |
|          |     select_ln78_3_fu_1419    |    0    |    0    |    10   |
|          |     select_ln76_5_fu_1487    |    0    |    0    |    32   |
|          |     select_ln77_4_fu_1492    |    0    |    0    |    32   |
|          |         lhs_2_fu_1501        |    0    |    0    |    32   |
|          |     select_ln78_2_fu_1537    |    0    |    0    |    32   |
|          |     select_ln703_fu_1553     |    0    |    0    |    32   |
|          |     reuse_select_fu_1569     |    0    |    0    |    32   |
|          |     select_ln55_1_fu_1732    |    0    |    0    |    31   |
|          |      select_ln55_fu_1744     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln42_fu_745       |    0    |    0    |    18   |
|          |        cmp22344_fu_751       |    0    |    0    |    18   |
|          |      icmp_ln42_1_fu_767      |    0    |    0    |    18   |
|          |       icmp_ln55_fu_785       |    0    |    0    |    18   |
|          |       icmp_ln43_fu_848       |    0    |    0    |    18   |
|          |       icmp_ln70_fu_872       |    0    |    0    |    18   |
|          |       icmp_ln71_fu_980       |    0    |    0    |    18   |
|          |      icmp_ln79_1_fu_1043     |    0    |    0    |    18   |
|          |       icmp_ln78_fu_1048      |    0    |    0    |    29   |
|          |       icmp_ln79_fu_1095      |    0    |    0    |    18   |
|   icmp   |       icmp_ln76_fu_1100      |    0    |    0    |    50   |
|          |       icmp_ln77_fu_1111      |    0    |    0    |    39   |
|          |      icmp_ln78_1_fu_1140     |    0    |    0    |    29   |
|          |       addr_cmp_fu_1445       |    0    |    0    |    18   |
|          |      addr_cmp204_fu_1463     |    0    |    0    |    18   |
|          |       icmp_ln90_fu_1597      |    0    |    0    |    18   |
|          |       icmp_ln91_fu_1673      |    0    |    0    |    18   |
|          |      icmp_ln55_1_fu_1715     |    0    |    0    |    28   |
|          |       icmp_ln56_fu_1726      |    0    |    0    |    18   |
|          |       icmp_ln58_fu_1765      |    0    |    0    |    18   |
|          |       icmp_ln59_fu_1823      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_695          |    0    |    0    |    32   |
|    sub   |          outH_fu_727         |    0    |    0    |    32   |
|          |        sub_ln39_fu_733       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln703_fu_1561      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln77_fu_1152       |    0    |    0    |    2    |
|    or    |        or_ln78_fu_1210       |    0    |    0    |    2    |
|          |       or_ln78_1_fu_1214      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1892         |    1    |    0    |    0    |
|          |          grp_fu_1910         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1902         |    1    |    0    |    0    |
|          |          grp_fu_1918         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_226   |    0    |    0    |    0    |
|          |      FW_read_read_fu_232     |    0    |    0    |    0    |
|          |      FH_read_read_fu_238     |    0    |    0    |    0    |
|          |      W_read_read_fu_244      |    0    |    0    |    0    |
|          |      H_read_read_fu_250      |    0    |    0    |    0    |
|          |      b_read_read_fu_256      |    0    |    0    |    0    |
|   read   |     dwt_read_read_fu_262     |    0    |    0    |    0    |
|          |      wt_read_read_fu_268     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_280  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_291 |    0    |    0    |    0    |
|          | gmem_addr_3_read_read_fu_303 |    0    |    0    |    0    |
|          |     p_Val2_s_read_fu_322     |    0    |    0    |    0    |
|          | gmem_addr_5_read_read_fu_327 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_274      |    0    |    0    |    0    |
|          |      grp_readreq_fu_285      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_296      |    0    |    0    |    0    |
|          |      grp_readreq_fu_308      |    0    |    0    |    0    |
|          |      grp_readreq_fu_315      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_332     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln92_write_fu_338   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_713         |    0    |    0    |    0    |
|          |        empty_35_fu_717       |    0    |    0    |    0    |
|          |        empty_36_fu_757       |    0    |    0    |    0    |
|          |        empty_37_fu_772       |    0    |    0    |    0    |
|          |        empty_38_fu_776       |    0    |    0    |    0    |
|          |       trunc_ln44_fu_853      |    0    |    0    |    0    |
|          |        empty_48_fu_877       |    0    |    0    |    0    |
|          |        empty_49_fu_881       |    0    |    0    |    0    |
|          |       trunc_ln72_fu_985      |    0    |    0    |    0    |
|          |      trunc_ln76_fu_1053      |    0    |    0    |    0    |
|          |      trunc_ln78_fu_1062      |    0    |    0    |    0    |
|          |       empty_58_fu_1066       |    0    |    0    |    0    |
|          |     trunc_ln76_1_fu_1116     |    0    |    0    |    0    |
|          |     trunc_ln78_1_fu_1227     |    0    |    0    |    0    |
|   trunc  |       empty_61_fu_1231       |    0    |    0    |    0    |
|          |      trunc_ln727_fu_1242     |    0    |    0    |    0    |
|          |     trunc_ln727_1_fu_1246    |    0    |    0    |    0    |
|          |      trunc_ln77_fu_1329      |    0    |    0    |    0    |
|          |     trunc_ln77_1_fu_1369     |    0    |    0    |    0    |
|          |       empty_64_fu_1602       |    0    |    0    |    0    |
|          |       empty_65_fu_1606       |    0    |    0    |    0    |
|          |      trunc_ln92_fu_1678      |    0    |    0    |    0    |
|          |      trunc_ln55_fu_1692      |    0    |    0    |    0    |
|          |     trunc_ln55_1_fu_1740     |    0    |    0    |    0    |
|          |      trunc_ln56_fu_1751      |    0    |    0    |    0    |
|          |      trunc_ln58_fu_1770      |    0    |    0    |    0    |
|          |     trunc_ln1118_fu_1784     |    0    |    0    |    0    |
|          |      trunc_ln60_fu_1828      |    0    |    0    |    0    |
|          |    trunc_ln1118_1_fu_1832    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln44_fu_790       |    0    |    0    |    0    |
|          |         l_cast_fu_844        |    0    |    0    |    0    |
|          |      zext_ln44_1_fu_862      |    0    |    0    |    0    |
|          |       zext_ln76_fu_890       |    0    |    0    |    0    |
|          |      zext_ln76_1_fu_893      |    0    |    0    |    0    |
|          |       zext_ln72_fu_922       |    0    |    0    |    0    |
|          |        l_1_cast_fu_976       |    0    |    0    |    0    |
|          |      zext_ln72_1_fu_994      |    0    |    0    |    0    |
|          |      zext_ln76_2_fu_998      |    0    |    0    |    0    |
|          |      zext_ln76_3_fu_1002     |    0    |    0    |    0    |
|          |      zext_ln76_4_fu_1031     |    0    |    0    |    0    |
|          |      zext_ln76_5_fu_1034     |    0    |    0    |    0    |
|          | trunc_ln80_cast_cast_fu_1091 |    0    |    0    |    0    |
|          |      zext_ln1115_fu_1424     |    0    |    0    |    0    |
|   zext   |       zext_ln77_fu_1433      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1437     |    0    |    0    |    0    |
|          |     zext_ln727_1_fu_1456     |    0    |    0    |    0    |
|          |      zext_ln727_fu_1542      |    0    |    0    |    0    |
|          |       zext_ln90_fu_1593      |    0    |    0    |    0    |
|          |       zext_ln92_fu_1615      |    0    |    0    |    0    |
|          |       l_2_cast_fu_1669       |    0    |    0    |    0    |
|          |      zext_ln92_1_fu_1687     |    0    |    0    |    0    |
|          |       zext_ln55_fu_1695      |    0    |    0    |    0    |
|          |      zext_ln55_1_fu_1699     |    0    |    0    |    0    |
|          |       zext_ln57_fu_1755      |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_1793    |    0    |    0    |    0    |
|          |        fw_cast_fu_1819       |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_1841    |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1851     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_793         |    0    |    0    |    0    |
|          |         tmp_2_fu_806         |    0    |    0    |    0    |
|          |         tmp_5_fu_925         |    0    |    0    |    0    |
|          |         tmp_6_fu_938         |    0    |    0    |    0    |
|bitconcatenate|      p_shl_cast_fu_1250      |    0    |    0    |    0    |
|          |         lhs_3_fu_1508        |    0    |    0    |    0    |
|          |         tmp_4_fu_1618        |    0    |    0    |    0    |
|          |         tmp_7_fu_1631        |    0    |    0    |    0    |
|          |         tmp_s_fu_1796        |    0    |    0    |    0    |
|          |         lhs_1_fu_1869        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_818       |    0    |    0    |    0    |
|          |       trunc_ln5_fu_950       |    0    |    0    |    0    |
|          |         tmp_3_fu_1011        |    0    |    0    |    0    |
|partselect|        p_cast_fu_1081        |    0    |    0    |    0    |
|          |      p_cast_mid1_fu_1275     |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_1521    |    0    |    0    |    0    |
|          |       trunc_ln2_fu_1643      |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1882      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln43_fu_828       |    0    |    0    |    0    |
|          |       sext_ln71_fu_960       |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_1020      |    0    |    0    |    0    |
|          |      p_cast_cast_fu_1179     |    0    |    0    |    0    |
|   sext   |   p_cast_cast_mid1_fu_1393   |    0    |    0    |    0    |
|          |       sext_ln77_fu_1474      |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_1477    |    0    |    0    |    0    |
|          |       sext_ln91_fu_1653      |    0    |    0    |    0    |
|          |      sext_ln1115_fu_1856     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_1860     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |       empty_59_fu_1070       |    0    |    0    |    0    |
|          |       empty_62_fu_1264       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|      p_Result_s_fu_1545      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    9    |   1896  |   4029  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|dwbuf_V|    0   |   64   |   13   |
| wbuf_V|    0   |   64   |   13   |
+-------+--------+--------+--------+
| Total |    0   |   128  |   26   |
+-------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     FH_read_reg_1973     |   32   |
|     FW_read_reg_1958     |   32   |
|      W_read_reg_1982     |   32   |
|   add_ln1118_1_reg_2635  |    5   |
|    add_ln1118_reg_2426   |   10   |
|     add_ln42_reg_2045    |   32   |
|     add_ln43_reg_2088    |   31   |
|    add_ln44_1_reg_2097   |    5   |
|     add_ln44_reg_2072    |    5   |
|    add_ln55_2_reg_2571   |   63   |
|     add_ln56_reg_2630    |   32   |
|     add_ln58_reg_2611    |   32   |
|     add_ln59_reg_2645    |   31   |
|     add_ln60_reg_2640    |   10   |
|     add_ln70_reg_2107    |   32   |
|     add_ln71_reg_2157    |   31   |
|   add_ln727_1_reg_2355   |    5   |
|    add_ln72_1_reg_2166   |    5   |
|     add_ln72_reg_2141    |    5   |
|    add_ln76_1_reg_2257   |   31   |
|    add_ln76_2_reg_2323   |   128  |
|     add_ln77_reg_2390    |   32   |
|     add_ln79_reg_2365    |    5   |
|     add_ln90_reg_2502    |   31   |
|     add_ln91_reg_2542    |   31   |
|     add_ln92_reg_2526    |    5   |
|   addr_cmp204_reg_2462   |    1   |
|     addr_cmp_reg_2446    |    1   |
|      b_read_reg_1987     |   32   |
|     cmp22344_reg_2034    |    1   |
|  dwbuf_V_addr_1_reg_2551 |    5   |
|  dwbuf_V_addr_2_reg_2457 |    5   |
|     dwt_read_reg_1993    |   32   |
|     dx_addr_reg_2441     |   10   |
|     dx_load_reg_2487     |   32   |
|     dy_addr_reg_2431     |   10   |
|     dy_load_reg_2451     |   32   |
|     empty_35_reg_2007    |   10   |
|     empty_36_reg_2038    |   30   |
|     empty_37_reg_2053    |    3   |
|     empty_38_reg_2059    |   30   |
|     empty_39_reg_2067    |   30   |
|     empty_43_reg_633     |   32   |
|     empty_45_reg_2619    |   10   |
|     empty_47_reg_677     |   32   |
|     empty_48_reg_2115    |    3   |
|     empty_49_reg_2121    |   30   |
|     empty_50_reg_2136    |   30   |
|     empty_54_reg_2237    |   10   |
|     empty_58_reg_2243    |   30   |
|     empty_64_reg_2510    |    3   |
|     empty_65_reg_2516    |   30   |
|     empty_66_reg_2521    |   30   |
|       fh_1_reg_543       |   32   |
|        fh_reg_643        |   32   |
|       fw_1_reg_554       |    5   |
|        fw_reg_654        |   31   |
|   fwprop_read_reg_1954   |    1   |
| gmem_addr_1_read_reg_2171|   32   |
|   gmem_addr_1_reg_2151   |   32   |
|   gmem_addr_2_reg_2536   |   32   |
| gmem_addr_3_read_reg_2220|   32   |
|   gmem_addr_3_reg_2193   |   32   |
|   gmem_addr_4_reg_2328   |   32   |
| gmem_addr_5_read_reg_2497|   32   |
|   gmem_addr_5_reg_2410   |   32   |
|  gmem_addr_read_reg_2102 |   32   |
|    gmem_addr_reg_2082    |   32   |
|        h_1_reg_507       |   31   |
|         h_reg_610        |   31   |
|    icmp_ln42_reg_2030    |    1   |
|    icmp_ln43_reg_2093    |    1   |
|    icmp_ln56_reg_2579    |    1   |
|    icmp_ln59_reg_2650    |    1   |
|    icmp_ln71_reg_2162    |    1   |
|    icmp_ln76_reg_2253    |    1   |
|    icmp_ln77_reg_2262    |    1   |
|    icmp_ln78_reg_2232    |    1   |
|   icmp_ln79_1_reg_2226   |    1   |
|    icmp_ln91_reg_2547    |    1   |
| indvar_flatten133_reg_495|   128  |
| indvar_flatten23_reg_531 |   64   |
| indvar_flatten67_reg_519 |   96   |
|  indvar_flatten_reg_599  |   63   |
|        k_1_reg_473       |   32   |
|        k_2_reg_577       |   31   |
|         k_reg_451        |   32   |
|        l_1_reg_484       |   31   |
|        l_2_reg_588       |   31   |
|         l_reg_462        |   31   |
|        lhs_reg_665       |   32   |
|     mul_ln55_reg_2566    |   63   |
|    mul_ln76_1_reg_2199   |   96   |
|    mul_ln76_2_reg_2215   |   128  |
|     mul_ln76_reg_2176    |   64   |
|     or_ln77_reg_2302     |    1   |
|       outH_reg_2016      |   32   |
|       outW_reg_2023      |   10   |
|     p_Val2_s_reg_2477    |   32   |
|   p_cast_mid1_reg_2350   |   30   |
|      p_cast_reg_2248     |   30   |
|    p_mid1105_reg_2334    |   10   |
|     p_mid187_reg_2286    |   10   |
|      r_V_1_reg_2482      |   55   |
|      r_V_2_reg_2679      |   55   |
|          reg_700         |   32   |
|          reg_704         |   32   |
|          reg_708         |   32   |
|reuse_addr_reg201_reg_1926|   32   |
|  reuse_addr_reg_reg_1940 |   32   |
|   reuse_reg200_reg_1933  |   32   |
|    reuse_reg_reg_1947    |   32   |
|  select_ln55_1_reg_2584  |   31   |
|   select_ln55_reg_2595   |   32   |
|  select_ln76_1_reg_2280  |   10   |
|  select_ln76_8_reg_2292  |    1   |
|  select_ln76_9_reg_2339  |   31   |
|   select_ln76_reg_2385   |   32   |
|  select_ln77_1_reg_2400  |   10   |
|  select_ln77_2_reg_2405  |   10   |
|  select_ln77_4_reg_2492  |   32   |
|  select_ln77_5_reg_2416  |   10   |
|  select_ln77_6_reg_2314  |    1   |
|  select_ln77_7_reg_2421  |   32   |
|  select_ln77_8_reg_2375  |   96   |
|   select_ln77_reg_2308   |   32   |
|  select_ln78_4_reg_2360  |   32   |
|  select_ln78_5_reg_2370  |   64   |
|   select_ln78_reg_2344   |    5   |
|   sext_ln1115_reg_2669   |   55   |
|  sext_ln1118_1_reg_2472  |   55   |
|   sext_ln1118_reg_2674   |   55   |
|    sext_ln77_reg_2467    |   55   |
|   trunc_ln1118_reg_2624  |    3   |
|    trunc_ln1_reg_2684    |   32   |
|    trunc_ln2_reg_2531    |   30   |
|   trunc_ln55_1_reg_2589  |   10   |
|    trunc_ln56_reg_2600   |   10   |
|    trunc_ln5_reg_2146    |   30   |
|   trunc_ln76_1_reg_2275  |   10   |
|   trunc_ln77_1_reg_2395  |   10   |
|    trunc_ln77_reg_2380   |   10   |
|     trunc_ln_reg_2077    |   30   |
|        w_1_reg_566       |   32   |
|         w_reg_621        |   32   |
|  wbuf_V_addr_1_reg_2654  |    5   |
|   wbuf_V_load_reg_2664   |   32   |
|     wt_read_reg_1999     |   32   |
|     x_addr_1_reg_2436    |   10   |
|      x_addr_reg_2659     |   10   |
|      y_addr_reg_2606     |   10   |
|   zext_ln55_1_reg_2561   |   63   |
|    zext_ln55_reg_2556    |   63   |
|   zext_ln76_1_reg_2131   |   64   |
|   zext_ln76_2_reg_2183   |   96   |
|   zext_ln76_3_reg_2188   |   96   |
|   zext_ln76_4_reg_2205   |   128  |
|   zext_ln76_5_reg_2210   |   128  |
|    zext_ln76_reg_2126    |   64   |
+--------------------------+--------+
|           Total          |  4822  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_readreq_fu_274    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_readreq_fu_285    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_readreq_fu_296    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_readreq_fu_308    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_readreq_fu_315    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_writeresp_fu_332   |  p0  |   2  |   1  |    2   |
|    grp_writeresp_fu_332   |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_353     |  p0  |   3  |   5  |   15   ||    14   |
|     grp_access_fu_365     |  p0  |   5  |   5  |   25   ||    25   |
|     grp_access_fu_365     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_378     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_391     |  p0  |   4  |  10  |   40   ||    20   |
|     grp_access_fu_430     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_430     |  p1  |   2  |  32  |   64   ||    9    |
| indvar_flatten133_reg_495 |  p0  |   2  |  128 |   256  ||    9    |
|        h_1_reg_507        |  p0  |   2  |  31  |   62   ||    9    |
|  indvar_flatten67_reg_519 |  p0  |   2  |  96  |   192  ||    9    |
|  indvar_flatten23_reg_531 |  p0  |   2  |  64  |   128  ||    9    |
|        fw_1_reg_554       |  p0  |   2  |   5  |   10   ||    9    |
|         w_reg_621         |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_780        |  p0  |   2  |  30  |   60   ||    9    |
|         grp_fu_885        |  p0  |   2  |  30  |   60   ||    9    |
|         grp_fu_896        |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_896        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_1005        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_1005        |  p1  |   2  |  64  |   128  ||    9    |
|        grp_fu_1037        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_1037        |  p1  |   2  |  96  |   192  ||    9    |
|        grp_fu_1481        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_1481        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_1610        |  p0  |   2  |  30  |   60   ||    9    |
|        grp_fu_1703        |  p0  |   2  |  31  |   62   ||    9    |
|        grp_fu_1703        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_1863        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_1863        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_1892        |  p1  |   3  |  10  |   30   ||    14   |
|        grp_fu_1902        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_fu_1902        |  p1  |   2  |  10  |   20   ||    9    |
|        grp_fu_1910        |  p1  |   3  |  10  |   30   ||    14   |
|        grp_fu_1918        |  p0  |   3  |  10  |   30   ||    14   |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  2614  || 64.5937 ||   398   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |  1896  |  4029  |
|   Memory  |    0   |    -   |    -   |   128  |   26   |
|Multiplexer|    -   |    -   |   64   |    -   |   398  |
|  Register |    -   |    -   |    -   |  4822  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   64   |  6846  |  4453  |
+-----------+--------+--------+--------+--------+--------+
