===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.2385 seconds

  ----Wall Time----  ----Name----
    4.5735 ( 11.7%)  FIR Parser
   17.6695 ( 45.0%)  'firrtl.circuit' Pipeline
    1.5530 (  4.0%)    'firrtl.module' Pipeline
    1.4142 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1388 (  0.4%)      LowerCHIRRTL
    0.1109 (  0.3%)    InferWidths
    0.8189 (  2.1%)    InferResets
    0.0240 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0218 (  0.1%)    PrefixModules
    0.7954 (  2.0%)    LowerFIRRTLTypes
    7.4291 ( 18.9%)    'firrtl.module' Pipeline
    0.9354 (  2.4%)      ExpandWhens
    0.0230 (  0.1%)      RemoveResets
    6.4707 ( 16.5%)      Canonicalizer
    0.4536 (  1.2%)    Inliner
    1.2604 (  3.2%)    IMConstProp
    0.0354 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.7084 ( 12.0%)    'firrtl.module' Pipeline
    4.7084 ( 12.0%)      Canonicalizer
    0.3913 (  1.0%)    CreateSiFiveMetadata
    0.1265 (  0.3%)    EmitOMIR
    0.0348 (  0.1%)      (A) circt::firrtl::InstanceGraph
    3.1480 (  8.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
   10.2963 ( 26.2%)  'hw.module' Pipeline
    0.7803 (  2.0%)    HWCleanup
    1.3386 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    7.0533 ( 18.0%)    Canonicalizer
    0.0940 (  0.2%)    HWLegalizeModules
    1.0301 (  2.6%)    PrettifyVerilog
    3.5489 (  9.0%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   39.2385 (100.0%)  Total

{
  totalTime: 39.27,
  maxMemory: 626491392
}
