Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Jan 12 14:33:48 2021
| Host             : DESKTOP-CUAMMK2 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.302        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.132        |
| Device Static (W)        | 0.169        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 58.5         |
| Junction Temperature (C) | 51.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        6 |       --- |             --- |
| Slice Logic              |     0.123 |    98328 |       --- |             --- |
|   LUT as Logic           |     0.109 |    24668 |     53200 |           46.37 |
|   F7/F8 Muxes            |     0.012 |     9729 |     53200 |           18.29 |
|   Register               |     0.001 |    59212 |    106400 |           55.65 |
|   LUT as Distributed RAM |    <0.001 |      562 |     17400 |            3.23 |
|   CARRY4                 |    <0.001 |       99 |     13300 |            0.74 |
|   LUT as Shift Register  |    <0.001 |      321 |     17400 |            1.84 |
|   Others                 |     0.000 |     1358 |       --- |             --- |
| Signals                  |     0.202 |    72580 |       --- |             --- |
| Block RAM                |     0.116 |       67 |       140 |           47.86 |
| MMCM                     |     0.122 |        1 |         4 |           25.00 |
| I/O                      |    <0.001 |        2 |       200 |            1.00 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.169 |          |           |                 |
| Total                    |     2.301 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.490 |       0.467 |      0.023 |
| Vccaux    |       1.800 |     0.085 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.009 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.760 |       0.722 |      0.038 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_1_clk_wiz_0_8 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_8     |            62.5 |
| clkfbout_design_1_clk_wiz_0_8 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_8     |            10.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     2.132 |
|   design_1_i             |     2.132 |
|     axi_dma_0            |     0.010 |
|       U0                 |     0.010 |
|     blk_mem_gen_0a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_0b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_10a      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_10b      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_11a      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_11b      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_12a      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_12b      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_13a      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_13b      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_14a      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_14b      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_15a      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_15b      |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_1a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_1b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_2a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_2b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_3a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_3b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_4a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_4b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_5a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_5b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_6a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_6b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_7a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_7b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_8a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_8b       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_9a       |     0.004 |
|       U0                 |     0.004 |
|     blk_mem_gen_9b       |     0.004 |
|       U0                 |     0.004 |
|     bram_rd_0            |     0.001 |
|       inst               |     0.001 |
|     clk_wiz_0            |     0.123 |
|       inst               |     0.123 |
|     link10               |     0.018 |
|       s2p_0              |     0.018 |
|     link11               |     0.019 |
|       s2p_0              |     0.019 |
|     link12               |     0.019 |
|       s2p_0              |     0.019 |
|     link13               |     0.019 |
|       s2p_0              |     0.018 |
|     link14               |     0.019 |
|       s2p_0              |     0.019 |
|     link15               |     0.019 |
|       s2p_0              |     0.019 |
|     link16               |     0.019 |
|       s2p_0              |     0.018 |
|     link17               |     0.020 |
|       s2p_0              |     0.019 |
|     link18               |     0.019 |
|       s2p_0              |     0.019 |
|     link19               |     0.019 |
|       s2p_0              |     0.018 |
|     link20               |     0.019 |
|       s2p_0              |     0.019 |
|     link21               |     0.019 |
|       s2p_0              |     0.019 |
|     link22               |     0.018 |
|       s2p_0              |     0.018 |
|     link7                |     0.018 |
|       s2p_0              |     0.018 |
|     link8                |     0.019 |
|       s2p_0              |     0.019 |
|     link9                |     0.018 |
|       s2p_0              |     0.018 |
|     processing_system7_0 |     1.534 |
|       inst               |     1.534 |
|     smartconnect_0       |     0.025 |
|       inst               |     0.025 |
|     smartconnect_1       |     0.020 |
|       inst               |     0.020 |
+--------------------------+-----------+


