
*** Running vivado
    with args -log state.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source state.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source state.tcl -notrace
Command: synth_design -top state -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5760
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce_imm with formal parameter declaration list [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/debounce_imm.sv:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce_imm with formal parameter declaration list [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/debounce_imm.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce_imm with formal parameter declaration list [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/debounce_imm.sv:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce_imm with formal parameter declaration list [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/debounce_imm.sv:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce_imm with formal parameter declaration list [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/debounce_imm.sv:33]
WARNING: [Synth 8-981] event control in always_comb/always_latch is not allowed [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/state.sv:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1313.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'state' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/state.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/state.sv:62]
INFO: [Synth 8-6157] synthesizing module 'count_up' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/count_up.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'count_up' (1#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/count_up.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bin_2_bcd' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/bin_2_bcd.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bin_2_bcd' (2#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/bin_2_bcd.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ssegdriver' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/counter.sv:23]
	Parameter N bound to: 18 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/counter.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 1st driver pin 'VCC' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 with 2nd driver pin 'GND' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegdriver' (4#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/ssegdriver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Patterns' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/Patterns.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Patterns' (5#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/Patterns.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_imm' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/debounce_imm.sv:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_imm' (6#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/debounce_imm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'prbs' [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/prbs.sv:23]
	Parameter N bound to: 25 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prbs' (7#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/prbs.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'state' (8#1) [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.srcs/sources_1/new/state.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.070 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1313.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Nexys4_DDR_chu.xdc]
Finished Parsing XDC File [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/state_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/state_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1360.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1360.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1360.625 ; gain = 47.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1360.625 ; gain = 47.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1360.625 ; gain = 47.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce_imm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               00
                      G1 |                               01 |                               01
                     ONE |                               10 |                               11
                      G0 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce_imm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1360.625 ; gain = 47.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 37    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 34    
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1360.625 ; gain = 47.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1360.625 ; gain = 47.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1423.023 ; gain = 109.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     6|
|4     |LUT2   |    27|
|5     |LUT3   |    13|
|6     |LUT4   |    59|
|7     |LUT5   |    34|
|8     |LUT6   |   100|
|9     |FDCE   |    75|
|10    |FDPE   |    37|
|11    |FDRE   |    42|
|12    |FDSE   |     4|
|13    |IBUF   |     5|
|14    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1441.113 ; gain = 80.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.113 ; gain = 128.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1445.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2716aff1
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 6 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1454.840 ; gain = 141.770
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/andrew_clinkenbeard1/Box/SOC/Class-Assignment-2/Reaction Timer/Reaction Timer.runs/synth_1/state.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file state_utilization_synth.rpt -pb state_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 21 20:49:09 2021...
