0.7
2020.2
Jun 14 2024
09:10:06
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sim_1/new/test_top.sv,1727581934,systemVerilog,,,,test_top,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/array_bcd_to_7segment.sv,1727580384,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/bcd_to_7segment.sv,,array_bcd_to_7segment,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/bcd_to_7segment.sv,1727557454,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/clock_slow.sv,,bcd_to_7segment,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/clock_slow.sv,1727549841,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/display_controller.sv,,slow_clock,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/display_controller.sv,1727559971,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/magnitude_to_8_bcd.sv,,display_controller,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/magnitude_to_8_bcd.sv,1727581635,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/mod_n_counter.sv,,magnitude_to_8_bcd,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/mod_n_counter.sv,1727550577,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/param_mux.sv,,mod_n_counter,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/param_mux.sv,1727549115,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/synch_rom.sv,,param_mux,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/synch_rom.sv,1727581559,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/top.sv,,synch_rom,,uvm,,,,,,
/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/top.sv,1727581880,systemVerilog,,/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sim_1/new/test_top.sv,,top,,uvm,,,,,,
