{"vcs1":{"timestamp_begin":1740914818.423542853, "rt":3.07, "ut":2.84, "st":0.18}}
{"vcselab":{"timestamp_begin":1740914821.579277326, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1740914821.831805004, "rt":0.28, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740914818.111347005}
{"VCS_COMP_START_TIME": 1740914818.111347005}
{"VCS_COMP_END_TIME": 1740914822.183400566}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 344444}}
{"vcselab": {"peak_mem": 158216}}
