17:32:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\temp_xsdb_launch_script.tcl
17:32:14 INFO  : Registering command handlers for Vitis TCF services
17:32:15 INFO  : XSCT server has started successfully.
17:32:17 INFO  : Successfully done setting XSCT server connection channel  
17:32:17 INFO  : plnx-install-location is set to ''
17:32:17 INFO  : Successfully done query RDI_DATADIR 
17:32:17 INFO  : Successfully done setting workspace for the tool. 
17:38:10 INFO  : Successfully done sdx_reload_mss "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:38:10 INFO  : Successfully done sdx_reload_mss "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:53:20 INFO  : Checking for BSP changes to sync application flags for project 'project'...
17:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
17:58:35 INFO  : 'jtag frequency' command is executed.
17:58:35 INFO  : Context for 'APU' is selected.
17:58:35 INFO  : System reset is completed.
17:58:38 INFO  : 'after 3000' command is executed.
17:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
17:58:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
17:58:39 INFO  : Context for 'APU' is selected.
17:58:39 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
17:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:39 INFO  : Context for 'APU' is selected.
17:58:39 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
17:58:39 INFO  : 'ps7_init' command is executed.
17:58:39 INFO  : 'ps7_post_config' command is executed.
17:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:40 ERROR : Cannot halt processor core, timeout
17:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

17:58:40 ERROR : Cannot halt processor core, timeout
17:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
17:59:40 INFO  : 'jtag frequency' command is executed.
17:59:40 INFO  : Context for 'APU' is selected.
17:59:40 INFO  : System reset is completed.
17:59:43 INFO  : 'after 3000' command is executed.
17:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
17:59:44 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
17:59:44 INFO  : Context for 'APU' is selected.
17:59:44 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
17:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:44 INFO  : Context for 'APU' is selected.
17:59:44 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
17:59:45 INFO  : 'ps7_init' command is executed.
17:59:45 INFO  : 'ps7_post_config' command is executed.
17:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:45 ERROR : Cannot halt processor core, timeout
17:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

17:59:45 ERROR : Cannot halt processor core, timeout
17:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
17:59:55 INFO  : 'jtag frequency' command is executed.
17:59:55 INFO  : Context for 'APU' is selected.
17:59:56 INFO  : System reset is completed.
17:59:59 INFO  : 'after 3000' command is executed.
17:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:00:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:00:00 INFO  : Context for 'APU' is selected.
18:00:00 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:00 INFO  : Context for 'APU' is selected.
18:00:00 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:00:00 INFO  : 'ps7_init' command is executed.
18:00:00 INFO  : 'ps7_post_config' command is executed.
18:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:00 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:00 INFO  : Memory regions updated for context APU
18:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:00 INFO  : 'con' command is executed.
18:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:00 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:10:29 INFO  : Disconnected from the channel tcfchan#3.
18:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:10:29 INFO  : 'jtag frequency' command is executed.
18:10:29 INFO  : Context for 'APU' is selected.
18:10:29 INFO  : System reset is completed.
18:10:32 INFO  : 'after 3000' command is executed.
18:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:10:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:10:34 INFO  : Context for 'APU' is selected.
18:10:34 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:34 INFO  : Context for 'APU' is selected.
18:10:34 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:10:34 INFO  : 'ps7_init' command is executed.
18:10:34 INFO  : 'ps7_post_config' command is executed.
18:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:34 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:34 INFO  : Memory regions updated for context APU
18:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:34 INFO  : 'con' command is executed.
18:10:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:34 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:12:03 INFO  : Disconnected from the channel tcfchan#4.
18:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:12:03 INFO  : 'jtag frequency' command is executed.
18:12:03 INFO  : Context for 'APU' is selected.
18:12:04 INFO  : System reset is completed.
18:12:07 INFO  : 'after 3000' command is executed.
18:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:12:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:12:08 INFO  : Context for 'APU' is selected.
18:12:08 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:08 INFO  : Context for 'APU' is selected.
18:12:08 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:12:08 INFO  : 'ps7_init' command is executed.
18:12:08 INFO  : 'ps7_post_config' command is executed.
18:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:08 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:08 INFO  : Memory regions updated for context APU
18:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:08 INFO  : 'con' command is executed.
18:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:08 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:13:03 INFO  : Disconnected from the channel tcfchan#5.
18:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:13:03 INFO  : 'jtag frequency' command is executed.
18:13:03 INFO  : Context for 'APU' is selected.
18:13:03 INFO  : System reset is completed.
18:13:06 INFO  : 'after 3000' command is executed.
18:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:13:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:13:08 INFO  : Context for 'APU' is selected.
18:13:08 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:08 INFO  : Context for 'APU' is selected.
18:13:08 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:13:08 INFO  : 'ps7_init' command is executed.
18:13:08 INFO  : 'ps7_post_config' command is executed.
18:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:08 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:08 INFO  : Memory regions updated for context APU
18:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:08 INFO  : 'con' command is executed.
18:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:08 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:16:39 INFO  : Disconnected from the channel tcfchan#6.
18:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:16:40 INFO  : 'jtag frequency' command is executed.
18:16:40 INFO  : Context for 'APU' is selected.
18:16:40 INFO  : System reset is completed.
18:16:43 INFO  : 'after 3000' command is executed.
18:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:16:44 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:16:44 INFO  : Context for 'APU' is selected.
18:16:44 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:44 INFO  : Context for 'APU' is selected.
18:16:44 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:16:45 INFO  : 'ps7_init' command is executed.
18:16:45 INFO  : 'ps7_post_config' command is executed.
18:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:45 ERROR : Memory write error at 0x100000. MMU section translation fault
18:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:16:45 ERROR : Memory write error at 0x100000. MMU section translation fault
18:17:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:17:06 INFO  : 'jtag frequency' command is executed.
18:17:06 INFO  : Context for 'APU' is selected.
18:17:06 INFO  : System reset is completed.
18:17:09 INFO  : 'after 3000' command is executed.
18:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:17:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:17:11 INFO  : Context for 'APU' is selected.
18:17:11 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:11 INFO  : Context for 'APU' is selected.
18:17:11 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:17:11 INFO  : 'ps7_init' command is executed.
18:17:11 INFO  : 'ps7_post_config' command is executed.
18:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:11 ERROR : Cannot halt processor core, timeout
18:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:17:11 ERROR : Cannot halt processor core, timeout
18:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:17:33 INFO  : 'jtag frequency' command is executed.
18:17:33 INFO  : Context for 'APU' is selected.
18:17:33 INFO  : System reset is completed.
18:17:36 INFO  : 'after 3000' command is executed.
18:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:17:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:17:37 INFO  : Context for 'APU' is selected.
18:17:37 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:17:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:37 INFO  : Context for 'APU' is selected.
18:17:37 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:17:37 INFO  : 'ps7_init' command is executed.
18:17:37 INFO  : 'ps7_post_config' command is executed.
18:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:37 ERROR : Cannot halt processor core, timeout
18:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:17:37 ERROR : Cannot halt processor core, timeout
18:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:21:30 INFO  : 'jtag frequency' command is executed.
18:21:30 INFO  : Context for 'APU' is selected.
18:21:30 INFO  : System reset is completed.
18:21:33 INFO  : 'after 3000' command is executed.
18:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:21:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:21:34 INFO  : Context for 'APU' is selected.
18:21:34 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:34 INFO  : Context for 'APU' is selected.
18:21:34 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:21:34 INFO  : 'ps7_init' command is executed.
18:21:34 INFO  : 'ps7_post_config' command is executed.
18:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:34 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:34 INFO  : Memory regions updated for context APU
18:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:34 INFO  : 'con' command is executed.
18:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:34 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:23:30 INFO  : Disconnected from the channel tcfchan#7.
18:23:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\temp_xsdb_launch_script.tcl
18:24:01 INFO  : Registering command handlers for Vitis TCF services
18:24:01 INFO  : XSCT server has started successfully.
18:24:01 INFO  : plnx-install-location is set to ''
18:24:01 INFO  : Successfully done setting XSCT server connection channel  
18:24:01 INFO  : Successfully done query RDI_DATADIR 
18:24:01 INFO  : Successfully done setting workspace for the tool. 
18:24:11 INFO  : Checking for BSP changes to sync application flags for project 'project'...
18:24:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa is already opened

18:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:26:03 INFO  : 'jtag frequency' command is executed.
18:26:03 INFO  : Context for 'APU' is selected.
18:26:03 INFO  : System reset is completed.
18:26:06 INFO  : 'after 3000' command is executed.
18:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:26:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:26:07 INFO  : Context for 'APU' is selected.
18:26:07 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:07 INFO  : Context for 'APU' is selected.
18:26:07 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:26:07 INFO  : 'ps7_init' command is executed.
18:26:07 INFO  : 'ps7_post_config' command is executed.
18:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:08 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:08 INFO  : Memory regions updated for context APU
18:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:08 INFO  : 'con' command is executed.
18:26:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:08 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:28:44 INFO  : Disconnected from the channel tcfchan#2.
18:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:28:44 INFO  : 'jtag frequency' command is executed.
18:28:44 INFO  : Context for 'APU' is selected.
18:28:44 INFO  : System reset is completed.
18:28:47 INFO  : 'after 3000' command is executed.
18:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:28:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:28:48 INFO  : Context for 'APU' is selected.
18:28:49 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:28:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:49 INFO  : Context for 'APU' is selected.
18:28:49 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:28:49 INFO  : 'ps7_init' command is executed.
18:28:49 INFO  : 'ps7_post_config' command is executed.
18:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:49 ERROR : AP transaction timeout
18:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:28:49 ERROR : AP transaction timeout
18:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:29:12 INFO  : 'jtag frequency' command is executed.
18:29:12 INFO  : Context for 'APU' is selected.
18:29:12 INFO  : System reset is completed.
18:29:15 INFO  : 'after 3000' command is executed.
18:29:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:29:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:29:17 INFO  : Context for 'APU' is selected.
18:29:17 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:17 INFO  : Context for 'APU' is selected.
18:29:17 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:29:17 INFO  : 'ps7_init' command is executed.
18:29:17 INFO  : 'ps7_post_config' command is executed.
18:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:17 ERROR : Cannot halt processor core, timeout
18:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:29:17 ERROR : Cannot halt processor core, timeout
18:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:29:25 INFO  : 'jtag frequency' command is executed.
18:29:25 INFO  : Context for 'APU' is selected.
18:29:25 INFO  : System reset is completed.
18:29:28 INFO  : 'after 3000' command is executed.
18:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:29:30 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:29:30 INFO  : Context for 'APU' is selected.
18:29:30 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:30 INFO  : Context for 'APU' is selected.
18:29:30 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:29:30 INFO  : 'ps7_init' command is executed.
18:29:30 INFO  : 'ps7_post_config' command is executed.
18:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:30 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:30 INFO  : Memory regions updated for context APU
18:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:30 INFO  : 'con' command is executed.
18:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:30 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:29:57 INFO  : Disconnected from the channel tcfchan#3.
18:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:29:57 INFO  : 'jtag frequency' command is executed.
18:29:57 INFO  : Context for 'APU' is selected.
18:29:57 INFO  : System reset is completed.
18:30:00 INFO  : 'after 3000' command is executed.
18:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:30:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:30:01 INFO  : Context for 'APU' is selected.
18:30:02 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:02 INFO  : Context for 'APU' is selected.
18:30:02 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:30:02 INFO  : 'ps7_init' command is executed.
18:30:02 INFO  : 'ps7_post_config' command is executed.
18:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:02 ERROR : Memory write error at 0x100000. MMU section translation fault
18:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:30:02 ERROR : Memory write error at 0x100000. MMU section translation fault
18:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:31:52 INFO  : 'jtag frequency' command is executed.
18:31:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:31:53 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:31:53 INFO  : Context for 'APU' is selected.
18:31:53 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:53 INFO  : Context for 'APU' is selected.
18:31:53 INFO  : 'stop' command is executed.
18:31:53 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:31:54 INFO  : 'ps7_init' command is executed.
18:31:54 INFO  : 'ps7_post_config' command is executed.
18:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:57 ERROR : Memory write error at 0x100000. AP transaction timeout
18:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:31:57 ERROR : Memory write error at 0x100000. AP transaction timeout
18:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:32:14 INFO  : 'fpga -state' command is executed.
18:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:32:14 INFO  : 'jtag frequency' command is executed.
18:32:14 INFO  : Context for 'APU' is selected.
18:32:14 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:14 INFO  : Context for 'APU' is selected.
18:32:15 INFO  : 'stop' command is executed.
18:32:15 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:32:15 ERROR : AP transaction error, DAP status 0xF0000021
18:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:32:15 ERROR : AP transaction error, DAP status 0xF0000021
18:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:32:48 INFO  : 'fpga -state' command is executed.
18:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:32:48 INFO  : 'jtag frequency' command is executed.
18:32:48 INFO  : Context for 'APU' is selected.
18:32:48 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:48 INFO  : Context for 'APU' is selected.
18:32:48 INFO  : 'stop' command is executed.
18:32:48 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:32:48 INFO  : 'ps7_init' command is executed.
18:32:48 INFO  : 'ps7_post_config' command is executed.
18:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:48 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:48 INFO  : Memory regions updated for context APU
18:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:48 INFO  : 'con' command is executed.
18:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:48 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:33:08 INFO  : Disconnected from the channel tcfchan#4.
18:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:33:08 INFO  : 'fpga -state' command is executed.
18:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:33:09 INFO  : 'jtag frequency' command is executed.
18:33:09 INFO  : Context for 'APU' is selected.
18:33:09 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:09 INFO  : Context for 'APU' is selected.
18:33:09 INFO  : 'stop' command is executed.
18:33:09 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:33:09 INFO  : 'ps7_init' command is executed.
18:33:09 INFO  : 'ps7_post_config' command is executed.
18:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:10 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:10 INFO  : Memory regions updated for context APU
18:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:10 INFO  : 'con' command is executed.
18:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:10 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:33:35 INFO  : Disconnected from the channel tcfchan#5.
18:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:33:35 INFO  : 'jtag frequency' command is executed.
18:33:35 INFO  : Context for 'APU' is selected.
18:33:35 INFO  : System reset is completed.
18:33:38 INFO  : 'after 3000' command is executed.
18:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:33:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:33:39 INFO  : Context for 'APU' is selected.
18:33:40 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:40 INFO  : Context for 'APU' is selected.
18:33:40 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:33:40 INFO  : 'ps7_init' command is executed.
18:33:40 INFO  : 'ps7_post_config' command is executed.
18:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:40 ERROR : Cannot halt processor core, timeout
18:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:33:40 ERROR : Cannot halt processor core, timeout
18:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:34:49 INFO  : 'jtag frequency' command is executed.
18:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:34:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:34:51 INFO  : Context for 'APU' is selected.
18:34:51 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:51 INFO  : Context for 'APU' is selected.
18:34:51 INFO  : 'stop' command is executed.
18:34:51 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:34:52 INFO  : 'ps7_init' command is executed.
18:34:52 INFO  : 'ps7_post_config' command is executed.
18:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:54 ERROR : Memory write error at 0x100000. AP transaction timeout
18:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:34:54 ERROR : Memory write error at 0x100000. AP transaction timeout
18:35:24 INFO  : Checking for BSP changes to sync application flags for project 'project'...
18:35:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa is already opened

18:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:35:49 INFO  : 'jtag frequency' command is executed.
18:35:49 INFO  : Context for 'APU' is selected.
18:35:49 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:35:49 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:37:10 INFO  : 'jtag frequency' command is executed.
18:37:10 INFO  : Context for 'APU' is selected.
18:37:10 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:37:10 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:38:29 INFO  : 'jtag frequency' command is executed.
18:38:29 INFO  : Context for 'APU' is selected.
18:38:29 INFO  : System reset is completed.
18:38:32 INFO  : 'after 3000' command is executed.
18:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:38:33 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:38:33 INFO  : Context for 'APU' is selected.
18:38:33 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:33 INFO  : Context for 'APU' is selected.
18:38:33 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:38:33 INFO  : 'ps7_init' command is executed.
18:38:33 INFO  : 'ps7_post_config' command is executed.
18:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:33 ERROR : AP transaction timeout
18:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:38:33 ERROR : AP transaction timeout
18:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:39:43 INFO  : 'jtag frequency' command is executed.
18:39:43 INFO  : Context for 'APU' is selected.
18:39:43 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:39:43 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:42:21 INFO  : 'jtag frequency' command is executed.
18:42:21 INFO  : Context for 'APU' is selected.
18:42:22 INFO  : System reset is completed.
18:42:25 INFO  : 'after 3000' command is executed.
18:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:42:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:42:26 INFO  : Context for 'APU' is selected.
18:42:26 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:26 INFO  : Context for 'APU' is selected.
18:42:26 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:42:26 INFO  : 'ps7_init' command is executed.
18:42:26 INFO  : 'ps7_post_config' command is executed.
18:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:26 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:26 INFO  : Memory regions updated for context APU
18:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:26 INFO  : 'con' command is executed.
18:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:26 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:42:57 INFO  : Disconnected from the channel tcfchan#6.
18:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:42:57 INFO  : 'jtag frequency' command is executed.
18:42:57 INFO  : Context for 'APU' is selected.
18:42:57 INFO  : System reset is completed.
18:43:00 INFO  : 'after 3000' command is executed.
18:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:43:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:43:01 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:43:02 INFO  : 'ps7_init' command is executed.
18:43:02 INFO  : 'ps7_post_config' command is executed.
18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:02 ERROR : AP transaction timeout
18:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:43:02 ERROR : AP transaction timeout
18:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:43:46 INFO  : 'jtag frequency' command is executed.
18:43:46 INFO  : Context for 'APU' is selected.
18:43:46 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:43:46 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:45:30 INFO  : 'jtag frequency' command is executed.
18:45:30 INFO  : Context for 'APU' is selected.
18:45:30 INFO  : System reset is completed.
18:45:33 INFO  : 'after 3000' command is executed.
18:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:45:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:45:35 INFO  : Context for 'APU' is selected.
18:45:35 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:45:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:35 INFO  : Context for 'APU' is selected.
18:45:35 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:45:35 INFO  : 'ps7_init' command is executed.
18:45:35 INFO  : 'ps7_post_config' command is executed.
18:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:35 ERROR : Cannot halt processor core, timeout
18:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:45:35 ERROR : Cannot halt processor core, timeout
18:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:45:48 INFO  : 'jtag frequency' command is executed.
18:45:48 INFO  : Context for 'APU' is selected.
18:45:48 INFO  : System reset is completed.
18:45:51 INFO  : 'after 3000' command is executed.
18:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:45:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:45:52 INFO  : Context for 'APU' is selected.
18:45:52 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:52 INFO  : Context for 'APU' is selected.
18:45:52 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:45:52 INFO  : 'ps7_init' command is executed.
18:45:52 INFO  : 'ps7_post_config' command is executed.
18:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:52 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:52 INFO  : Memory regions updated for context APU
18:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:52 INFO  : 'con' command is executed.
18:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:52 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:46:01 INFO  : Disconnected from the channel tcfchan#8.
18:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:46:01 INFO  : 'jtag frequency' command is executed.
18:46:01 INFO  : Context for 'APU' is selected.
18:46:01 INFO  : System reset is completed.
18:46:04 INFO  : 'after 3000' command is executed.
18:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:46:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:46:06 INFO  : Context for 'APU' is selected.
18:46:06 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:06 INFO  : Context for 'APU' is selected.
18:46:06 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:46:06 INFO  : 'ps7_init' command is executed.
18:46:06 INFO  : 'ps7_post_config' command is executed.
18:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:07 ERROR : Cannot halt processor core, timeout
18:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:46:07 ERROR : Cannot halt processor core, timeout
18:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:46:24 INFO  : 'jtag frequency' command is executed.
18:46:24 INFO  : Context for 'APU' is selected.
18:46:24 INFO  : System reset is completed.
18:46:27 INFO  : 'after 3000' command is executed.
18:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:46:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:46:28 INFO  : Context for 'APU' is selected.
18:46:28 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:28 INFO  : Context for 'APU' is selected.
18:46:28 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:46:28 INFO  : 'ps7_init' command is executed.
18:46:28 INFO  : 'ps7_post_config' command is executed.
18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:29 ERROR : Cannot halt processor core, timeout
18:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:46:29 ERROR : Cannot halt processor core, timeout
18:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:47:13 INFO  : 'jtag frequency' command is executed.
18:47:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:47:14 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:47:14 INFO  : Context for 'APU' is selected.
18:47:14 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:14 INFO  : Context for 'APU' is selected.
18:47:15 INFO  : 'stop' command is executed.
18:47:15 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:47:15 INFO  : 'ps7_init' command is executed.
18:47:15 INFO  : 'ps7_post_config' command is executed.
18:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:18 ERROR : Memory write error at 0x100000. AP transaction timeout
18:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:47:18 ERROR : Memory write error at 0x100000. AP transaction timeout
18:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:47:31 INFO  : 'jtag frequency' command is executed.
18:47:31 INFO  : Context for 'APU' is selected.
18:47:31 INFO  : System reset is completed.
18:47:34 INFO  : 'after 3000' command is executed.
18:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:47:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:47:35 INFO  : Context for 'APU' is selected.
18:47:35 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:35 INFO  : Context for 'APU' is selected.
18:47:35 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:47:35 INFO  : 'ps7_init' command is executed.
18:47:35 INFO  : 'ps7_post_config' command is executed.
18:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:36 ERROR : Cannot halt processor core, timeout
18:47:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:47:36 ERROR : Cannot halt processor core, timeout
18:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:47:54 INFO  : 'jtag frequency' command is executed.
18:47:54 INFO  : Context for 'APU' is selected.
18:47:55 INFO  : System reset is completed.
18:47:58 INFO  : 'after 3000' command is executed.
18:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:47:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:47:59 INFO  : Context for 'APU' is selected.
18:47:59 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:59 INFO  : Context for 'APU' is selected.
18:47:59 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:47:59 INFO  : 'ps7_init' command is executed.
18:47:59 INFO  : 'ps7_post_config' command is executed.
18:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:59 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:59 INFO  : Memory regions updated for context APU
18:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:59 INFO  : 'con' command is executed.
18:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:59 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:50:17 INFO  : Disconnected from the channel tcfchan#9.
18:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:50:17 INFO  : 'jtag frequency' command is executed.
18:50:17 INFO  : Context for 'APU' is selected.
18:50:18 INFO  : System reset is completed.
18:50:21 INFO  : 'after 3000' command is executed.
18:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:50:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:50:22 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:22 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:50:23 INFO  : 'ps7_init' command is executed.
18:50:23 INFO  : 'ps7_post_config' command is executed.
18:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:23 ERROR : AP transaction timeout
18:50:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:50:23 ERROR : AP transaction timeout
18:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:51:40 INFO  : 'jtag frequency' command is executed.
18:51:40 INFO  : Context for 'APU' is selected.
18:51:40 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:51:40 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:51:55 INFO  : 'jtag frequency' command is executed.
18:51:55 INFO  : Context for 'APU' is selected.
18:51:56 INFO  : System reset is completed.
18:51:59 INFO  : 'after 3000' command is executed.
18:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:52:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:52:00 INFO  : Context for 'APU' is selected.
18:52:00 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:52:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:00 INFO  : Context for 'APU' is selected.
18:52:00 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:52:00 INFO  : 'ps7_init' command is executed.
18:52:00 INFO  : 'ps7_post_config' command is executed.
18:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:00 ERROR : Cannot halt processor core, timeout
18:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:52:00 ERROR : Cannot halt processor core, timeout
18:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:52:11 INFO  : 'jtag frequency' command is executed.
18:52:11 INFO  : Context for 'APU' is selected.
18:52:11 INFO  : System reset is completed.
18:52:14 INFO  : 'after 3000' command is executed.
18:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:52:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:52:15 INFO  : Context for 'APU' is selected.
18:52:15 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:15 INFO  : Context for 'APU' is selected.
18:52:15 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:52:16 INFO  : 'ps7_init' command is executed.
18:52:16 INFO  : 'ps7_post_config' command is executed.
18:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:16 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:16 INFO  : Memory regions updated for context APU
18:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:16 INFO  : 'con' command is executed.
18:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:16 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:52:24 INFO  : Disconnected from the channel tcfchan#10.
18:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:52:24 INFO  : 'jtag frequency' command is executed.
18:52:24 INFO  : Context for 'APU' is selected.
18:52:24 INFO  : System reset is completed.
18:52:27 INFO  : 'after 3000' command is executed.
18:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:52:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:52:29 INFO  : Context for 'APU' is selected.
18:52:29 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:29 INFO  : Context for 'APU' is selected.
18:52:29 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:52:29 INFO  : 'ps7_init' command is executed.
18:52:29 INFO  : 'ps7_post_config' command is executed.
18:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:29 ERROR : Memory write error at 0x100000. MMU section translation fault
18:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:52:29 ERROR : Memory write error at 0x100000. MMU section translation fault
18:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:54:10 INFO  : 'jtag frequency' command is executed.
18:54:10 INFO  : Context for 'APU' is selected.
18:54:11 INFO  : System reset is completed.
18:54:14 INFO  : 'after 3000' command is executed.
18:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:54:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:54:15 INFO  : Context for 'APU' is selected.
18:54:15 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:15 INFO  : Context for 'APU' is selected.
18:54:15 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:54:15 INFO  : 'ps7_init' command is executed.
18:54:15 INFO  : 'ps7_post_config' command is executed.
18:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:15 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:15 INFO  : Memory regions updated for context APU
18:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:15 INFO  : 'con' command is executed.
18:54:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:15 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:54:32 INFO  : Disconnected from the channel tcfchan#11.
18:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:54:32 INFO  : 'jtag frequency' command is executed.
18:54:32 INFO  : Context for 'APU' is selected.
18:54:33 INFO  : System reset is completed.
18:54:36 INFO  : 'after 3000' command is executed.
18:54:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:54:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:54:37 INFO  : Context for 'APU' is selected.
18:54:38 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:38 INFO  : Context for 'APU' is selected.
18:54:38 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:54:38 INFO  : 'ps7_init' command is executed.
18:54:38 INFO  : 'ps7_post_config' command is executed.
18:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:38 ERROR : Cannot halt processor core, timeout
18:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:54:38 ERROR : Cannot halt processor core, timeout
18:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:54:54 INFO  : 'jtag frequency' command is executed.
18:54:54 INFO  : Context for 'APU' is selected.
18:54:55 INFO  : System reset is completed.
18:54:58 INFO  : 'after 3000' command is executed.
18:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:54:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:54:59 INFO  : Context for 'APU' is selected.
18:54:59 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:59 INFO  : Context for 'APU' is selected.
18:54:59 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:54:59 INFO  : 'ps7_init' command is executed.
18:54:59 INFO  : 'ps7_post_config' command is executed.
18:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:59 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:59 INFO  : Memory regions updated for context APU
18:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:59 INFO  : 'con' command is executed.
18:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:59 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
18:58:53 INFO  : Disconnected from the channel tcfchan#12.
18:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:58:53 INFO  : 'jtag frequency' command is executed.
18:58:53 INFO  : Context for 'APU' is selected.
18:58:53 INFO  : System reset is completed.
18:58:56 INFO  : 'after 3000' command is executed.
18:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:58:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:58:57 INFO  : Context for 'APU' is selected.
18:58:58 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:58:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:58 INFO  : Context for 'APU' is selected.
18:58:58 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:58:58 INFO  : 'ps7_init' command is executed.
18:58:58 INFO  : 'ps7_post_config' command is executed.
18:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:58 ERROR : Cannot halt processor core, timeout
18:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

18:58:58 ERROR : Cannot halt processor core, timeout
18:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
18:59:34 INFO  : 'jtag frequency' command is executed.
18:59:34 INFO  : Context for 'APU' is selected.
18:59:34 INFO  : System reset is completed.
18:59:37 INFO  : 'after 3000' command is executed.
18:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
18:59:38 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
18:59:38 INFO  : Context for 'APU' is selected.
18:59:38 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
18:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:38 INFO  : Context for 'APU' is selected.
18:59:38 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
18:59:38 INFO  : 'ps7_init' command is executed.
18:59:38 INFO  : 'ps7_post_config' command is executed.
18:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:38 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:39 INFO  : Memory regions updated for context APU
18:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:39 INFO  : 'con' command is executed.
18:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:39 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:03:03 INFO  : Disconnected from the channel tcfchan#13.
19:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:03:03 INFO  : 'jtag frequency' command is executed.
19:03:03 INFO  : Context for 'APU' is selected.
19:03:03 INFO  : System reset is completed.
19:03:06 INFO  : 'after 3000' command is executed.
19:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:03:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:03:07 INFO  : Context for 'APU' is selected.
19:03:08 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:08 INFO  : Context for 'APU' is selected.
19:03:08 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:03:08 INFO  : 'ps7_init' command is executed.
19:03:08 INFO  : 'ps7_post_config' command is executed.
19:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:08 ERROR : Memory write error at 0x100000. MMU section translation fault
19:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:03:08 ERROR : Memory write error at 0x100000. MMU section translation fault
19:03:34 INFO  : Checking for BSP changes to sync application flags for project 'project'...
19:03:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa is already opened

19:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:03:52 INFO  : 'jtag frequency' command is executed.
19:03:52 INFO  : Context for 'APU' is selected.
19:03:52 INFO  : System reset is completed.
19:03:55 INFO  : 'after 3000' command is executed.
19:03:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:03:56 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:03:56 INFO  : Context for 'APU' is selected.
19:03:56 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:56 INFO  : Context for 'APU' is selected.
19:03:56 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:03:57 INFO  : 'ps7_init' command is executed.
19:03:57 INFO  : 'ps7_post_config' command is executed.
19:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:57 ERROR : Cannot halt processor core, timeout
19:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:03:57 ERROR : Cannot halt processor core, timeout
19:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:04:08 INFO  : 'jtag frequency' command is executed.
19:04:08 INFO  : Context for 'APU' is selected.
19:04:08 INFO  : System reset is completed.
19:04:11 INFO  : 'after 3000' command is executed.
19:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:04:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:04:12 INFO  : Context for 'APU' is selected.
19:04:12 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:12 INFO  : Context for 'APU' is selected.
19:04:12 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:04:12 INFO  : 'ps7_init' command is executed.
19:04:12 INFO  : 'ps7_post_config' command is executed.
19:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:13 ERROR : Cannot halt processor core, timeout
19:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:04:13 ERROR : Cannot halt processor core, timeout
19:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:04:23 INFO  : 'jtag frequency' command is executed.
19:04:23 INFO  : Context for 'APU' is selected.
19:04:24 INFO  : System reset is completed.
19:04:27 INFO  : 'after 3000' command is executed.
19:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:04:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:04:28 INFO  : Context for 'APU' is selected.
19:04:28 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:28 INFO  : Context for 'APU' is selected.
19:04:28 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:04:28 INFO  : 'ps7_init' command is executed.
19:04:28 INFO  : 'ps7_post_config' command is executed.
19:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:28 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:28 INFO  : Memory regions updated for context APU
19:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:28 INFO  : 'con' command is executed.
19:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:28 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:04:46 INFO  : Checking for BSP changes to sync application flags for project 'project'...
19:04:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa is already opened

19:05:15 INFO  : Disconnected from the channel tcfchan#14.
19:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:05:15 INFO  : 'jtag frequency' command is executed.
19:05:15 INFO  : Context for 'APU' is selected.
19:05:15 INFO  : System reset is completed.
19:05:18 INFO  : 'after 3000' command is executed.
19:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:05:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:05:20 INFO  : Context for 'APU' is selected.
19:05:20 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:20 INFO  : Context for 'APU' is selected.
19:05:20 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:05:20 INFO  : 'ps7_init' command is executed.
19:05:20 INFO  : 'ps7_post_config' command is executed.
19:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:21 ERROR : Cannot halt processor core, timeout
19:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:05:21 ERROR : Cannot halt processor core, timeout
19:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:05:42 INFO  : 'jtag frequency' command is executed.
19:05:42 INFO  : Context for 'APU' is selected.
19:05:42 INFO  : System reset is completed.
19:05:45 INFO  : 'after 3000' command is executed.
19:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:05:47 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:05:47 INFO  : Context for 'APU' is selected.
19:05:47 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:47 INFO  : Context for 'APU' is selected.
19:05:47 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:05:47 INFO  : 'ps7_init' command is executed.
19:05:47 INFO  : 'ps7_post_config' command is executed.
19:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:47 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:47 INFO  : Memory regions updated for context APU
19:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:47 INFO  : 'con' command is executed.
19:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:47 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:06:01 INFO  : Disconnected from the channel tcfchan#17.
19:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:06:01 INFO  : 'jtag frequency' command is executed.
19:06:01 INFO  : Context for 'APU' is selected.
19:06:02 INFO  : System reset is completed.
19:06:05 INFO  : 'after 3000' command is executed.
19:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:06:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:06:06 INFO  : Context for 'APU' is selected.
19:06:07 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:07 INFO  : Context for 'APU' is selected.
19:06:07 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:06:07 INFO  : 'ps7_init' command is executed.
19:06:07 INFO  : 'ps7_post_config' command is executed.
19:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:07 ERROR : Cannot halt processor core, timeout
19:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:06:07 ERROR : Cannot halt processor core, timeout
19:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:06:25 INFO  : 'jtag frequency' command is executed.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : System reset is completed.
19:06:28 INFO  : 'after 3000' command is executed.
19:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:06:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:06:29 INFO  : Context for 'APU' is selected.
19:06:29 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:29 INFO  : Context for 'APU' is selected.
19:06:29 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:06:29 INFO  : 'ps7_init' command is executed.
19:06:29 INFO  : 'ps7_post_config' command is executed.
19:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:29 ERROR : Cannot halt processor core, timeout
19:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:06:29 ERROR : Cannot halt processor core, timeout
19:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:06:42 INFO  : 'jtag frequency' command is executed.
19:06:42 INFO  : Context for 'APU' is selected.
19:06:42 INFO  : System reset is completed.
19:06:45 INFO  : 'after 3000' command is executed.
19:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:06:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:06:46 INFO  : Context for 'APU' is selected.
19:06:46 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:46 INFO  : Context for 'APU' is selected.
19:06:46 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:06:47 INFO  : 'ps7_init' command is executed.
19:06:47 INFO  : 'ps7_post_config' command is executed.
19:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:47 ERROR : Cannot halt processor core, timeout
19:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:06:47 ERROR : Cannot halt processor core, timeout
19:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:06:56 INFO  : 'jtag frequency' command is executed.
19:06:56 INFO  : Context for 'APU' is selected.
19:06:56 INFO  : System reset is completed.
19:06:59 INFO  : 'after 3000' command is executed.
19:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:07:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:07:01 INFO  : Context for 'APU' is selected.
19:07:01 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:01 INFO  : Context for 'APU' is selected.
19:07:01 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:07:01 INFO  : 'ps7_init' command is executed.
19:07:01 INFO  : 'ps7_post_config' command is executed.
19:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:01 ERROR : Cannot halt processor core, timeout
19:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:07:01 ERROR : Cannot halt processor core, timeout
19:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:07:16 INFO  : 'jtag frequency' command is executed.
19:07:16 INFO  : Context for 'APU' is selected.
19:07:16 INFO  : System reset is completed.
19:07:19 INFO  : 'after 3000' command is executed.
19:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:07:21 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:07:21 INFO  : Context for 'APU' is selected.
19:07:21 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:21 INFO  : Context for 'APU' is selected.
19:07:21 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:07:21 INFO  : 'ps7_init' command is executed.
19:07:21 INFO  : 'ps7_post_config' command is executed.
19:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:21 ERROR : Cannot halt processor core, timeout
19:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:07:21 ERROR : Cannot halt processor core, timeout
19:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:07:33 INFO  : 'jtag frequency' command is executed.
19:07:33 INFO  : Context for 'APU' is selected.
19:07:33 INFO  : System reset is completed.
19:07:36 INFO  : 'after 3000' command is executed.
19:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:07:38 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:07:38 INFO  : Context for 'APU' is selected.
19:07:38 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:38 INFO  : Context for 'APU' is selected.
19:07:38 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:07:38 INFO  : 'ps7_init' command is executed.
19:07:38 INFO  : 'ps7_post_config' command is executed.
19:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:38 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:38 INFO  : Memory regions updated for context APU
19:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:38 INFO  : 'con' command is executed.
19:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:38 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:08:04 INFO  : Disconnected from the channel tcfchan#18.
19:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:08:04 INFO  : 'jtag frequency' command is executed.
19:08:04 INFO  : Context for 'APU' is selected.
19:08:04 INFO  : System reset is completed.
19:08:07 INFO  : 'after 3000' command is executed.
19:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:08:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:08:08 INFO  : Context for 'APU' is selected.
19:08:09 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:09 INFO  : Context for 'APU' is selected.
19:08:09 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:08:09 INFO  : 'ps7_init' command is executed.
19:08:09 INFO  : 'ps7_post_config' command is executed.
19:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:10 ERROR : Cannot halt processor core, timeout
19:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:08:10 ERROR : Cannot halt processor core, timeout
19:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:08:19 INFO  : 'jtag frequency' command is executed.
19:08:19 INFO  : Context for 'APU' is selected.
19:08:19 INFO  : System reset is completed.
19:08:22 INFO  : 'after 3000' command is executed.
19:08:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:08:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:08:24 INFO  : Context for 'APU' is selected.
19:08:24 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:24 INFO  : Context for 'APU' is selected.
19:08:24 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:08:24 INFO  : 'ps7_init' command is executed.
19:08:24 INFO  : 'ps7_post_config' command is executed.
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:24 INFO  : Memory regions updated for context APU
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : 'con' command is executed.
19:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:24 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:08:37 INFO  : Disconnected from the channel tcfchan#19.
19:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:08:37 INFO  : 'jtag frequency' command is executed.
19:08:37 INFO  : Context for 'APU' is selected.
19:08:37 INFO  : System reset is completed.
19:08:40 INFO  : 'after 3000' command is executed.
19:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:08:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:08:41 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:42 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:08:42 INFO  : 'ps7_init' command is executed.
19:08:42 INFO  : 'ps7_post_config' command is executed.
19:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:43 ERROR : Cannot halt processor core, timeout
19:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:08:43 ERROR : Cannot halt processor core, timeout
19:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:08:54 INFO  : 'jtag frequency' command is executed.
19:08:54 INFO  : Context for 'APU' is selected.
19:08:54 INFO  : System reset is completed.
19:08:57 INFO  : 'after 3000' command is executed.
19:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:08:58 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:08:58 INFO  : 'ps7_init' command is executed.
19:08:58 INFO  : 'ps7_post_config' command is executed.
19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:58 ERROR : Cannot halt processor core, timeout
19:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:08:58 ERROR : Cannot halt processor core, timeout
19:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:10:40 INFO  : 'jtag frequency' command is executed.
19:10:40 INFO  : Context for 'APU' is selected.
19:10:40 INFO  : System reset is completed.
19:10:43 INFO  : 'after 3000' command is executed.
19:10:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:10:44 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:10:44 INFO  : Context for 'APU' is selected.
19:10:44 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:10:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:44 INFO  : Context for 'APU' is selected.
19:10:44 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:10:45 INFO  : 'ps7_init' command is executed.
19:10:45 INFO  : 'ps7_post_config' command is executed.
19:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:45 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:45 INFO  : Memory regions updated for context APU
19:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:45 INFO  : 'con' command is executed.
19:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:10:45 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:12:59 INFO  : Disconnected from the channel tcfchan#20.
19:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:12:59 INFO  : 'jtag frequency' command is executed.
19:12:59 INFO  : Context for 'APU' is selected.
19:12:59 INFO  : System reset is completed.
19:13:03 INFO  : 'after 3000' command is executed.
19:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:13:04 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:13:04 INFO  : Context for 'APU' is selected.
19:13:05 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:13:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:05 INFO  : Context for 'APU' is selected.
19:13:05 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:13:05 INFO  : 'ps7_init' command is executed.
19:13:05 INFO  : 'ps7_post_config' command is executed.
19:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:05 ERROR : Cannot halt processor core, timeout
19:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:13:05 ERROR : Cannot halt processor core, timeout
19:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:13:13 INFO  : 'jtag frequency' command is executed.
19:13:13 INFO  : Context for 'APU' is selected.
19:13:13 INFO  : System reset is completed.
19:13:16 INFO  : 'after 3000' command is executed.
19:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:13:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:13:17 INFO  : Context for 'APU' is selected.
19:13:17 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:13:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:17 INFO  : Context for 'APU' is selected.
19:13:17 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:13:18 INFO  : 'ps7_init' command is executed.
19:13:18 INFO  : 'ps7_post_config' command is executed.
19:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:18 ERROR : Cannot halt processor core, timeout
19:13:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:13:18 ERROR : Cannot halt processor core, timeout
19:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:13:27 INFO  : 'jtag frequency' command is executed.
19:13:27 INFO  : Context for 'APU' is selected.
19:13:27 INFO  : System reset is completed.
19:13:30 INFO  : 'after 3000' command is executed.
19:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:13:31 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:13:31 INFO  : Context for 'APU' is selected.
19:13:31 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:32 INFO  : Context for 'APU' is selected.
19:13:32 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:13:32 INFO  : 'ps7_init' command is executed.
19:13:32 INFO  : 'ps7_post_config' command is executed.
19:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:32 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:32 INFO  : Memory regions updated for context APU
19:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:32 INFO  : 'con' command is executed.
19:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:32 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:13:48 INFO  : Disconnected from the channel tcfchan#21.
19:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:13:48 INFO  : 'jtag frequency' command is executed.
19:13:48 INFO  : Context for 'APU' is selected.
19:13:48 INFO  : System reset is completed.
19:13:51 INFO  : 'after 3000' command is executed.
19:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:13:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:13:52 INFO  : Context for 'APU' is selected.
19:13:53 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:53 INFO  : Context for 'APU' is selected.
19:13:53 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:13:53 INFO  : 'ps7_init' command is executed.
19:13:53 INFO  : 'ps7_post_config' command is executed.
19:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:53 ERROR : Memory write error at 0x100000. MMU section translation fault
19:13:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:13:53 ERROR : Memory write error at 0x100000. MMU section translation fault
19:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:14:00 INFO  : 'jtag frequency' command is executed.
19:14:00 INFO  : Context for 'APU' is selected.
19:14:00 INFO  : System reset is completed.
19:14:03 INFO  : 'after 3000' command is executed.
19:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:14:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:14:05 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:05 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:14:05 INFO  : 'ps7_init' command is executed.
19:14:05 INFO  : 'ps7_post_config' command is executed.
19:14:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:05 ERROR : Cannot halt processor core, timeout
19:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:14:05 ERROR : Cannot halt processor core, timeout
19:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:14:11 INFO  : 'jtag frequency' command is executed.
19:14:11 INFO  : Context for 'APU' is selected.
19:14:11 INFO  : System reset is completed.
19:14:14 INFO  : 'after 3000' command is executed.
19:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:14:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:14:15 INFO  : Context for 'APU' is selected.
19:14:15 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:15 INFO  : Context for 'APU' is selected.
19:14:15 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:14:15 INFO  : 'ps7_init' command is executed.
19:14:15 INFO  : 'ps7_post_config' command is executed.
19:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:16 ERROR : Cannot halt processor core, timeout
19:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:14:16 ERROR : Cannot halt processor core, timeout
19:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:14:22 INFO  : 'jtag frequency' command is executed.
19:14:22 INFO  : Context for 'APU' is selected.
19:14:22 INFO  : System reset is completed.
19:14:25 INFO  : 'after 3000' command is executed.
19:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:14:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:14:26 INFO  : Context for 'APU' is selected.
19:14:26 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:27 INFO  : Context for 'APU' is selected.
19:14:27 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:14:27 INFO  : 'ps7_init' command is executed.
19:14:27 INFO  : 'ps7_post_config' command is executed.
19:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:27 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:27 INFO  : Memory regions updated for context APU
19:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:27 INFO  : 'con' command is executed.
19:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:27 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:14:29 INFO  : Disconnected from the channel tcfchan#22.
19:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:14:29 INFO  : 'jtag frequency' command is executed.
19:14:29 INFO  : Context for 'APU' is selected.
19:14:29 INFO  : System reset is completed.
19:14:32 INFO  : 'after 3000' command is executed.
19:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:14:33 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:14:33 INFO  : Context for 'APU' is selected.
19:14:34 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:34 INFO  : Context for 'APU' is selected.
19:14:34 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:14:34 INFO  : 'ps7_init' command is executed.
19:14:34 INFO  : 'ps7_post_config' command is executed.
19:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:34 ERROR : Cannot halt processor core, timeout
19:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:14:34 ERROR : Cannot halt processor core, timeout
19:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:14:37 INFO  : 'jtag frequency' command is executed.
19:14:37 INFO  : Context for 'APU' is selected.
19:14:38 INFO  : System reset is completed.
19:14:41 INFO  : 'after 3000' command is executed.
19:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:14:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:42 INFO  : Context for 'APU' is selected.
19:14:42 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:42 INFO  : Context for 'APU' is selected.
19:14:42 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:14:42 INFO  : 'ps7_init' command is executed.
19:14:42 INFO  : 'ps7_post_config' command is executed.
19:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:42 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:14:42 INFO  : 'jtag frequency' command is executed.
19:14:42 INFO  : Memory regions updated for context APU
19:14:42 INFO  : Context for 'APU' is selected.
19:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:42 INFO  : System reset is completed.
19:14:42 ERROR : Already running
19:14:45 INFO  : 'after 3000' command is executed.
19:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:14:47 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:14:47 INFO  : Context for 'APU' is selected.
19:14:47 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:47 INFO  : Context for 'APU' is selected.
19:14:47 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:14:47 INFO  : 'ps7_init' command is executed.
19:14:47 INFO  : 'ps7_post_config' command is executed.
19:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:47 ERROR : Cannot halt processor core, timeout
19:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:14:47 ERROR : Cannot halt processor core, timeout
19:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:14:50 INFO  : 'jtag frequency' command is executed.
19:14:50 INFO  : Context for 'APU' is selected.
19:14:50 INFO  : System reset is completed.
19:14:53 INFO  : 'after 3000' command is executed.
19:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:14:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:14:54 INFO  : Context for 'APU' is selected.
19:14:54 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:54 INFO  : Context for 'APU' is selected.
19:14:54 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:14:54 INFO  : 'ps7_init' command is executed.
19:14:54 INFO  : 'ps7_post_config' command is executed.
19:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:54 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:54 INFO  : Memory regions updated for context APU
19:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:54 INFO  : 'con' command is executed.
19:14:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:54 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:15:01 INFO  : Disconnected from the channel tcfchan#23.
19:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:15:02 INFO  : 'jtag frequency' command is executed.
19:15:02 INFO  : Context for 'APU' is selected.
19:15:02 INFO  : System reset is completed.
19:15:05 INFO  : 'after 3000' command is executed.
19:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:15:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:15:06 INFO  : Context for 'APU' is selected.
19:15:07 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:15:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:07 INFO  : Context for 'APU' is selected.
19:15:07 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:15:07 INFO  : 'ps7_init' command is executed.
19:15:07 INFO  : 'ps7_post_config' command is executed.
19:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:07 ERROR : Cannot halt processor core, timeout
19:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:15:07 ERROR : Cannot halt processor core, timeout
19:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:15:08 INFO  : 'jtag frequency' command is executed.
19:15:08 INFO  : Context for 'APU' is selected.
19:15:08 INFO  : System reset is completed.
19:15:11 INFO  : 'after 3000' command is executed.
19:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:15:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:15:12 INFO  : Context for 'APU' is selected.
19:15:12 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:15:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:12 INFO  : Context for 'APU' is selected.
19:15:12 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:15:13 INFO  : 'ps7_init' command is executed.
19:15:13 INFO  : 'ps7_post_config' command is executed.
19:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:13 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:13 INFO  : Memory regions updated for context APU
19:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:13 INFO  : 'con' command is executed.
19:15:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:13 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:15:56 INFO  : Disconnected from the channel tcfchan#24.
19:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:15:57 INFO  : 'jtag frequency' command is executed.
19:15:57 INFO  : Context for 'APU' is selected.
19:15:57 INFO  : System reset is completed.
19:16:00 INFO  : 'after 3000' command is executed.
19:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:16:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:16:01 INFO  : Context for 'APU' is selected.
19:16:02 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:16:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:02 INFO  : Context for 'APU' is selected.
19:16:02 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:16:02 INFO  : 'ps7_init' command is executed.
19:16:02 INFO  : 'ps7_post_config' command is executed.
19:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:02 ERROR : Cannot halt processor core, timeout
19:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:16:02 ERROR : Cannot halt processor core, timeout
19:16:25 INFO  : Checking for BSP changes to sync application flags for project 'project'...
19:16:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa is already opened

19:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:16:44 INFO  : 'jtag frequency' command is executed.
19:16:44 INFO  : Context for 'APU' is selected.
19:16:44 INFO  : System reset is completed.
19:16:47 INFO  : 'after 3000' command is executed.
19:16:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:16:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:16:48 INFO  : Context for 'APU' is selected.
19:16:48 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:16:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:48 INFO  : Context for 'APU' is selected.
19:16:48 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:16:48 INFO  : 'ps7_init' command is executed.
19:16:48 INFO  : 'ps7_post_config' command is executed.
19:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:48 INFO  : The application 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:48 INFO  : Memory regions updated for context APU
19:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:48 INFO  : 'con' command is executed.
19:16:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:16:48 INFO  : Launch script is exported to file 'D:\FPGA_Learning_Journey\Pro\PS_PL\project\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_project_system_standalone.tcl'
19:17:14 INFO  : Disconnected from the channel tcfchan#25.
19:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299847714' is selected.
19:17:15 INFO  : 'jtag frequency' command is executed.
19:17:15 INFO  : Context for 'APU' is selected.
19:17:15 INFO  : System reset is completed.
19:17:18 INFO  : 'after 3000' command is executed.
19:17:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1' command is executed.
19:17:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit"
19:17:19 INFO  : Context for 'APU' is selected.
19:17:20 INFO  : Hardware design information is loaded from 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa'.
19:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:20 INFO  : Context for 'APU' is selected.
19:17:20 INFO  : Sourcing of 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl' is done.
19:17:20 INFO  : 'ps7_init' command is executed.
19:17:20 INFO  : 'ps7_post_config' command is executed.
19:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:20 ERROR : Cannot halt processor core, timeout
19:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299847714" && level==0} -index 1
fpga -file D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/hw/mcu_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf
----------------End of Script----------------

19:17:20 ERROR : Cannot halt processor core, timeout
