Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : WM_integration
Version: U-2022.12-SP7
Date   : Sat Dec 23 20:05:21 2023
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/user24/Downloads/Lab4/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
WM_integration         8000              saed90nm_typ_ht
WM32bit                8000              saed90nm_typ_ht
WM32bit_DW01_inc_0     8000              saed90nm_typ_ht
WM32bit_DW01_inc_1     8000              saed90nm_typ_ht
WM32bit_DW01_inc_2     8000              saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 215.9380 uW   (82%)
  Net Switching Power  =  47.9302 uW   (18%)
                         ---------
Total Dynamic Power    = 263.8682 uW  (100%)

Cell Leakage Power     = 129.1577 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential        45.3118            8.0923        5.3863e+07          107.2671  (  27.29%)
combinational    170.6261           39.8379        7.5295e+07          285.7585  (  72.71%)
--------------------------------------------------------------------------------------------------
Total            215.9379 uW        47.9302 uW     1.2916e+08 pW       393.0256 uW
1
