{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592558726878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592558726878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 17:25:26 2020 " "Processing started: Fri Jun 19 17:25:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592558726878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592558726878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off APB_Slave -c APB_Slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off APB_Slave -c APB_Slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592558726878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592558727264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 APB_Slave " "Found entity 1: APB_Slave" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592558727313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592558727313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PADDR packed APB_Slave.v(42) " "Verilog HDL Port Declaration warning at APB_Slave.v(42): data type declaration for \"PADDR\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 42 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592558727313 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PADDR APB_Slave.v(32) " "HDL info at APB_Slave.v(32): see declaration for object \"PADDR\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PWDATA packed APB_Slave.v(43) " "Verilog HDL Port Declaration warning at APB_Slave.v(43): data type declaration for \"PWDATA\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 43 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PWDATA APB_Slave.v(33) " "HDL info at APB_Slave.v(33): see declaration for object \"PWDATA\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 33 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PRDATA packed APB_Slave.v(45) " "Verilog HDL Port Declaration warning at APB_Slave.v(45): data type declaration for \"PRDATA\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 45 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PRDATA APB_Slave.v(35) " "HDL info at APB_Slave.v(35): see declaration for object \"PRDATA\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "EX_TO packed APB_Slave.v(47) " "Verilog HDL Port Declaration warning at APB_Slave.v(47): data type declaration for \"EX_TO\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 47 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EX_TO APB_Slave.v(37) " "HDL info at APB_Slave.v(37): see declaration for object \"EX_TO\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 37 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "EX_CON packed APB_Slave.v(46) " "Verilog HDL Port Declaration warning at APB_Slave.v(46): data type declaration for \"EX_CON\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 46 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EX_CON APB_Slave.v(36) " "HDL info at APB_Slave.v(36): see declaration for object \"EX_CON\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 36 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "COUNT packed APB_Slave.v(49) " "Verilog HDL Port Declaration warning at APB_Slave.v(49): data type declaration for \"COUNT\" declares packed dimensions but the port declaration declaration does not" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 49 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "COUNT APB_Slave.v(39) " "HDL info at APB_Slave.v(39): see declaration for object \"COUNT\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558727314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "APB_Slave " "Elaborating entity \"APB_Slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592558727351 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fsm_cs\[2\] GND " "Pin \"fsm_cs\[2\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592558727878 "|APB_Slave|fsm_cs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsm_ns\[2\] GND " "Pin \"fsm_ns\[2\]\" is stuck at GND" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592558727878 "|APB_Slave|fsm_ns[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1592558727878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592558727994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592558728284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558728284 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[1\] " "No output dependent on input pin \"PADDR\[1\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558728383 "|APB_Slave|PADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[2\] " "No output dependent on input pin \"PADDR\[2\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558728383 "|APB_Slave|PADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[3\] " "No output dependent on input pin \"PADDR\[3\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558728383 "|APB_Slave|PADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PADDR\[4\] " "No output dependent on input pin \"PADDR\[4\]\"" {  } { { "APB_Slave.v" "" { Text "D:/Zircon_Verilog/APB_Slave/APB_Slave.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592558728383 "|APB_Slave|PADDR[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1592558728383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "561 " "Implemented 561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592558728383 ""} { "Info" "ICUT_CUT_TM_OPINS" "232 " "Implemented 232 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592558728383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592558728383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592558728383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592558728404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 17:25:28 2020 " "Processing ended: Fri Jun 19 17:25:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592558728404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592558728404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592558728404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592558728404 ""}
