Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Oct 24 09:55:25 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.988ns (33.610%)  route 1.952ns (66.390%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.691     2.963    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.053     3.016 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, routed)          0.595     3.612    bd_0_i/hls_inst/inst/i_0_reg_1020
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X13Y141        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.988ns (33.610%)  route 1.952ns (66.390%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.691     2.963    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.053     3.016 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, routed)          0.595     3.612    bd_0_i/hls_inst/inst/i_0_reg_1020
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X13Y141        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.988ns (33.610%)  route 1.952ns (66.390%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.691     2.963    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.053     3.016 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, routed)          0.595     3.612    bd_0_i/hls_inst/inst/i_0_reg_1020
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X13Y141        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.988ns (33.610%)  route 1.952ns (66.390%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.691     2.963    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.053     3.016 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, routed)          0.595     3.612    bd_0_i/hls_inst/inst/i_0_reg_1020
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y141        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X13Y141        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.988ns (34.001%)  route 1.918ns (65.999%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.699     2.971    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X19Y142        LUT4 (Prop_lut4_I2_O)        0.053     3.024 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_1/O
                         net (fo=31, routed)          0.554     3.578    bd_0_i/hls_inst/inst/k_0_reg_80
    SLICE_X17Y141        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y141        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y141        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.988ns (34.001%)  route 1.918ns (65.999%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.699     2.971    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X19Y142        LUT4 (Prop_lut4_I2_O)        0.053     3.024 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_1/O
                         net (fo=31, routed)          0.554     3.578    bd_0_i/hls_inst/inst/k_0_reg_80
    SLICE_X17Y141        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y141        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y141        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/k_0_reg_80_reg[8]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.988ns (34.001%)  route 1.918ns (65.999%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.699     2.971    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X19Y142        LUT4 (Prop_lut4_I2_O)        0.053     3.024 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_1/O
                         net (fo=31, routed)          0.554     3.578    bd_0_i/hls_inst/inst/k_0_reg_80
    SLICE_X17Y141        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y141        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y141        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/k_0_reg_80_reg[9]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.992ns (34.110%)  route 1.916ns (65.890%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.691     2.963    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.057     3.020 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_2/O
                         net (fo=31, routed)          0.560     3.580    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
    SLICE_X18Y143        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y143        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[22]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y143        FDRE (Setup_fdre_C_CE)      -0.334     4.269    bd_0_i/hls_inst/inst/k_0_reg_80_reg[22]
  -------------------------------------------------------------------
                         required time                          4.269    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.992ns (34.110%)  route 1.916ns (65.890%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.691     2.963    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.057     3.020 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_2/O
                         net (fo=31, routed)          0.560     3.580    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
    SLICE_X18Y143        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y143        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[23]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y143        FDRE (Setup_fdre_C_CE)      -0.334     4.269    bd_0_i/hls_inst/inst/k_0_reg_80_reg[23]
  -------------------------------------------------------------------
                         required time                          4.269    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.992ns (34.110%)  route 1.916ns (65.890%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y141        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[3]/Q
                         net (fo=3, routed)           0.665     1.619    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[2]
    SLICE_X15Y140        LUT2 (Prop_lut2_I0_O)        0.155     1.774 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35/O
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_35_n_1
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.098 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.156 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.156    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.214 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.214    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.272 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, routed)           0.691     2.963    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.057     3.020 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_2/O
                         net (fo=31, routed)          0.560     3.580    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
    SLICE_X18Y143        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y143        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[24]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y143        FDRE (Setup_fdre_C_CE)      -0.334     4.269    bd_0_i/hls_inst/inst/k_0_reg_80_reg[24]
  -------------------------------------------------------------------
                         required time                          4.269    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  0.689    




