
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/sjeng_1966B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2500209 heartbeat IPC: 3.99967 cumulative IPC: 3.99967 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2500210 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 14802965 heartbeat IPC: 0.812826 cumulative IPC: 0.812826 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 26648354 heartbeat IPC: 0.84421 cumulative IPC: 0.828221 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 37958131 heartbeat IPC: 0.884191 cumulative IPC: 0.846073 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 49633207 heartbeat IPC: 0.856526 cumulative IPC: 0.848662 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 60814190 heartbeat IPC: 0.894376 cumulative IPC: 0.857427 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 71515421 heartbeat IPC: 0.934472 cumulative IPC: 0.869374 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 82630674 heartbeat IPC: 0.899665 cumulative IPC: 0.873575 (Simulation time: 0 hr 4 min 14 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 93959376 heartbeat IPC: 0.882713 cumulative IPC: 0.874707 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 105561702 heartbeat IPC: 0.861896 cumulative IPC: 0.873265 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 117699934 heartbeat IPC: 0.823843 cumulative IPC: 0.868058 (Simulation time: 0 hr 5 min 44 sec) 
Finished CPU 0 instructions: 100000000 cycles: 115199732 cumulative IPC: 0.868058 (Simulation time: 0 hr 5 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.868058 instructions: 100000000 cycles: 115199732
cpu0_DTLB TOTAL     ACCESS:   20959628  HIT:   20805128  MISS:     154500
cpu0_DTLB LOAD      ACCESS:   15817876  HIT:   15687948  MISS:     129928
cpu0_DTLB RFO       ACCESS:    5141752  HIT:    5117180  MISS:      24572
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.757 cycles
cpu0_ITLB TOTAL     ACCESS:    9570547  HIT:    9570547  MISS:          0
cpu0_ITLB LOAD      ACCESS:    9570547  HIT:    9570547  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:    7799520  HIT:    7796538  MISS:       2982
cpu0_L1I LOAD      ACCESS:    7799520  HIT:    7796538  MISS:       2982
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 16.7458 cycles
cpu0_STLB TOTAL     ACCESS:     154500  HIT:     120068  MISS:      34432
cpu0_STLB LOAD      ACCESS:     129928  HIT:      95717  MISS:      34211
cpu0_STLB RFO       ACCESS:      24572  HIT:      24351  MISS:        221
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 115.546 cycles
cpu0_L1D TOTAL     ACCESS:   24776284  HIT:   24698553  MISS:      77731
cpu0_L1D LOAD      ACCESS:   16549208  HIT:   16489746  MISS:      59462
cpu0_L1D RFO       ACCESS:    8192645  HIT:    8174905  MISS:      17740
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      34431  HIT:      33902  MISS:        529
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 105.102 cycles
cpu0_L2C TOTAL     ACCESS:     129943  HIT:      87968  MISS:      41975
cpu0_L2C LOAD      ACCESS:      62444  HIT:      23852  MISS:      38592
cpu0_L2C RFO       ACCESS:      17737  HIT:      14432  MISS:       3305
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      49233  HIT:      49168  MISS:         65
cpu0_L2C TRANSLATION ACCESS:        529  HIT:        516  MISS:         13
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 174.651 cycles
LLC TOTAL     ACCESS:      70845  HIT:      26786  MISS:      44059
LLC LOAD      ACCESS:      38592  HIT:       1912  MISS:      36680
LLC RFO       ACCESS:       3305  HIT:        477  MISS:       2828
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      28935  HIT:      24384  MISS:       4551
LLC TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 146.414 cycles
Insertion Distribution: 
	LOAD 18 0 25543 15793 
	RFO 0 0 2641 727 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 4551 
	 0 0 21 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         41  ROW_BUFFER_MISS:      39467
 DBUS AVG_CONGESTED_CYCLE:    3.77408
 WQ ROW_BUFFER_HIT:        360  ROW_BUFFER_MISS:       5673  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.5129% MPKI: 29.813 Average ROB Occupancy at Mispredict: 15.3253
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00032
BRANCH_INDIRECT: 1.15603
BRANCH_CONDITIONAL: 28.3524
BRANCH_DIRECT_CALL: 5e-05
BRANCH_INDIRECT_CALL: 0.30409
BRANCH_RETURN: 6e-05

