library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mux6to1_2 is
	
	port
	(
		-- Input ports
		const_1 : in 
		const_2 : in 
		const_4 : in 
		const_5 : in 
		const_9 : in 
		sel	: in  std_logic;

		-- Output ports
		output	: out std_logic_vector (LEN - 1 downto 0)
	);
end mux6to1_2;

architecture arch of mux6to1_2 is	
begin
	output <= unidade_s when sel = '000' else
			  dezena_s when sel = '001' else
			  unidade_m when sel = '010' else
			  dezena_m when sel = '011' else
			  unidade_h when sel = '100' else
			  dezena_h when sel = '101';
end arch;
