<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2552052</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Wed Jul 26 14:15:59 2023</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2019.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>126461704b754b3e926bb60d1314247a</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>43</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>183a33b36c565051934b088a1ea1f030</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>174111760_174111761_210687036_667</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xczu9eg</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynquplus</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffvb1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>AMD Ryzen 7 2700X Eight-Core Processor</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2200.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>CentOS</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>CentOS Linux release 7.9.2009 (Core)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>67.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractcombinedpanel_add_element=2</TD>
   <TD>abstractfileview_close=1</TD>
   <TD>abstractfileview_reload=5</TD>
   <TD>abstractsearchablepanel_show_search=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>addresstreetablepanel_address_tree_table=27</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=27</TD>
   <TD>basedialog_apply=2</TD>
   <TD>basedialog_cancel=27</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_close=1</TD>
   <TD>basedialog_no=5</TD>
   <TD>basedialog_ok=723</TD>
   <TD>basedialog_yes=37</TD>
</TR><TR ALIGN='LEFT'>   <TD>basereporttab_rerun=1</TD>
   <TD>boardchooser_board_table=2</TD>
   <TD>boardtreepanel_board_tree_panel=10</TD>
   <TD>closeplanner_cancel=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>closeplanner_no=13</TD>
   <TD>closeplanner_yes=2</TD>
   <TD>cmdmsgdialog_copy_message=1</TD>
   <TD>cmdmsgdialog_messages=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_ok=52</TD>
   <TD>cmdmsgdialog_open_messages_view=4</TD>
   <TD>commandoutputoptionspanel_choose_output_file_for_timing_report=1</TD>
   <TD>commandoutputoptionspanel_export_to_file=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>commandsinput_type_tcl_command_here=70</TD>
   <TD>configurebitstreamdialog_toc_list=14</TD>
   <TD>confirmsavetexteditsdialog_yes=1</TD>
   <TD>constraintschooserpanel_add_existing_or_create_new_constraints=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>constraintschooserpanel_add_files=1</TD>
   <TD>constraintschooserpanel_copy_constraints_files_into_project=1</TD>
   <TD>constraintschooserpanel_file_table=1</TD>
   <TD>coretreetablepanel_core_tree_table=74</TD>
</TR><TR ALIGN='LEFT'>   <TD>createconstraintsfilepanel_file_name=1</TD>
   <TD>createsrcfiledialog_file_name=11</TD>
   <TD>createsrcfiledialog_file_type=1</TD>
   <TD>customizecoredialog_documentation=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizecoredialog_ip_location=4</TD>
   <TD>definemodulesdialog_define_modules_and_specify_io_ports=77</TD>
   <TD>definemodulesdialog_entity_name=1</TD>
   <TD>deviceview_show_cell_connections=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>editoroptions_editor_options_pane=1</TD>
   <TD>exploreaheadview_reset_selected_runs=11</TD>
   <TD>expreporttreepanel_exp_report_tree_table=45</TD>
   <TD>expruntreepanel_exp_run_tree_table=42</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetpanel_file_set_panel_tree=681</TD>
   <TD>filesetpanel_messages=3</TD>
   <TD>filtertoolbar_hide_all=3</TD>
   <TD>filtertoolbar_show_all=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=505</TD>
   <TD>fpgachooser_fpga_table=1</TD>
   <TD>genericreporttab_generic_report_navigation_tree=1</TD>
   <TD>gettingstartedview_create_new_project=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>gettingstartedview_documentation_and_tutorials=3</TD>
   <TD>gettingstartedview_open_example_project=1</TD>
   <TD>gettingstartedview_open_project=63</TD>
   <TD>hacgcipsymbol_show_disabled_ports=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgctextfield_value_of_specified_parameter=8</TD>
   <TD>hacgctextfield_value_of_specified_parameter_manual=6</TD>
   <TD>hardwaretreepanel_hardware_tree_table=36</TD>
   <TD>hcodeeditor_search_text_combo_box=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>hinputhandler_toggle_block_comments=3</TD>
   <TD>hinputhandler_toggle_line_comments=3</TD>
   <TD>hpopuptitle_close=4</TD>
   <TD>inputoutputtablepanel_table=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>instancemenu_floorplanning=41</TD>
   <TD>instancetablepanel_instance_table=12</TD>
   <TD>insttermtablepanel_load_net_delays=2</TD>
   <TD>interfacestreetablepanel_interface_tree_table=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipcoreview_tabbed_pane=3</TD>
   <TD>ipstatussectionpanel_upgrade_selected=1</TD>
   <TD>ipstatustablepanel_ip_status_table=2</TD>
   <TD>ipstatustablepanel_more_info=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>languagetemplatesdialog_templates_tree=26</TD>
   <TD>launchpanel_generate_scripts_only=1</TD>
   <TD>launchpanel_launch_directory=1</TD>
   <TD>launchrunmsgdialog_cancel_run=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>logmonitor_copy=1</TD>
   <TD>logmonitor_monitor=2</TD>
   <TD>logpanel_log_navigator=7</TD>
   <TD>mainmenumgr_checkpoint=163</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_constraints=55</TD>
   <TD>mainmenumgr_design_hubs=4</TD>
   <TD>mainmenumgr_edit=26</TD>
   <TD>mainmenumgr_export=211</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_file=384</TD>
   <TD>mainmenumgr_floorplanning=10</TD>
   <TD>mainmenumgr_flow=32</TD>
   <TD>mainmenumgr_help=24</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_import=66</TD>
   <TD>mainmenumgr_io=1</TD>
   <TD>mainmenumgr_io_planning=8</TD>
   <TD>mainmenumgr_ip=165</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_open_block_design=2</TD>
   <TD>mainmenumgr_open_recent_file=1</TD>
   <TD>mainmenumgr_open_recent_project=2</TD>
   <TD>mainmenumgr_project=178</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_reports=30</TD>
   <TD>mainmenumgr_settings=3</TD>
   <TD>mainmenumgr_text_editor=172</TD>
   <TD>mainmenumgr_timing=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_tools=52</TD>
   <TD>mainmenumgr_view=22</TD>
   <TD>mainmenumgr_window=42</TD>
   <TD>mainwinmenumgr_layout=52</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainwinmenumgr_load=10</TD>
   <TD>msgtreepanel_message_severity=2</TD>
   <TD>msgtreepanel_message_view_tree=140</TD>
   <TD>msgutils_yes=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_clear_messages_resulting_from_user_executed=20</TD>
   <TD>msgview_critical_warnings=12</TD>
   <TD>msgview_error_messages=6</TD>
   <TD>msgview_information_messages=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_status_messages=4</TD>
   <TD>msgview_warning_messages=25</TD>
   <TD>navigabletimingreporttab_timing_report_navigation_tree=2</TD>
   <TD>netlistschematicview_show_cells_in_this_schematic=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>netlistschmenuandmouse_expand_collapse=3</TD>
   <TD>netlistschmenuandmouse_report_timing=2</TD>
   <TD>netlistschmenuandmouse_view=5</TD>
   <TD>netlisttreeview_netlist_tree=349</TD>
</TR><TR ALIGN='LEFT'>   <TD>nettablepanel_net_table=7</TD>
   <TD>newexporthardwaredialog_export_to=3</TD>
   <TD>newexporthardwaredialog_include_bitstream=33</TD>
   <TD>newprojectwizard_project_template_tree=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>numjobschooser_number_of_jobs=6</TD>
   <TD>overwriteconstraintsdialog_overwrite=2</TD>
   <TD>pacodeview_copy=1</TD>
   <TD>pacommandnames_about=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_sources=13</TD>
   <TD>pacommandnames_auto_assign_address=5</TD>
   <TD>pacommandnames_auto_connect_ports=2</TD>
   <TD>pacommandnames_auto_connect_target=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_update_hier=16</TD>
   <TD>pacommandnames_bitstream_settings=1</TD>
   <TD>pacommandnames_close_hardware_design=1</TD>
   <TD>pacommandnames_close_impl_design=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_close_project=1</TD>
   <TD>pacommandnames_customize_rsb_bloc=3</TD>
   <TD>pacommandnames_doc_and_tutorial_help=3</TD>
   <TD>pacommandnames_draw_pblock_mode=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_edit_constraint_sets=2</TD>
   <TD>pacommandnames_export_hardware=49</TD>
   <TD>pacommandnames_fed_toggle_routing_resources=4</TD>
   <TD>pacommandnames_fix_ports=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_goto_implemented_design=3</TD>
   <TD>pacommandnames_goto_instantiation=6</TD>
   <TD>pacommandnames_goto_netlist_design=6</TD>
   <TD>pacommandnames_goto_source=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_highlight_default_color=2</TD>
   <TD>pacommandnames_ip_packager_wizard=2</TD>
   <TD>pacommandnames_ip_settings=1</TD>
   <TD>pacommandnames_language_templates=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_launch_hardware=104</TD>
   <TD>pacommandnames_new_pblock=3</TD>
   <TD>pacommandnames_new_project=2</TD>
   <TD>pacommandnames_open_hardware_manager=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_project=2</TD>
   <TD>pacommandnames_open_target_wizard=1</TD>
   <TD>pacommandnames_pin_rsb_on_canvas=1</TD>
   <TD>pacommandnames_ports_window=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_print=2</TD>
   <TD>pacommandnames_regenerate_layout=8</TD>
   <TD>pacommandnames_report_io=1</TD>
   <TD>pacommandnames_report_ip_status=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_reports_window=2</TD>
   <TD>pacommandnames_reset_run_to_previous_step=2</TD>
   <TD>pacommandnames_run_bitgen=47</TD>
   <TD>pacommandnames_run_implementation=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_schematic=14</TD>
   <TD>pacommandnames_set_part_compatibility=1</TD>
   <TD>pacommandnames_show_all_ip_hier=1</TD>
   <TD>pacommandnames_show_answer_record=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_show_connectivity=1</TD>
   <TD>pacommandnames_show_hierarchy=1</TD>
   <TD>pacommandnames_show_product_guide=1</TD>
   <TD>pacommandnames_show_product_webpage=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_run=1</TD>
   <TD>pacommandnames_system_board_interface=1</TD>
   <TD>pacommandnames_unhighlight_selection=2</TD>
   <TD>pacommandnames_unmark_selection=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_unplace=2</TD>
   <TD>pacommandnames_validate_rsb_design=72</TD>
   <TD>pacommandnames_zoom_in=87</TD>
   <TD>pacommandnames_zoom_out=53</TD>
</TR><TR ALIGN='LEFT'>   <TD>pagraphicalviewutils_show_all=1</TD>
   <TD>pagraphicalviewutils_show_input_connections=3</TD>
   <TD>pagraphicalviewutils_show_output_connections=3</TD>
   <TD>paviews_code=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_device=35</TD>
   <TD>paviews_ip_catalog=3</TD>
   <TD>paviews_ip_definition_editor=1</TD>
   <TD>paviews_mig=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_package=8</TD>
   <TD>paviews_par_report=7</TD>
   <TD>paviews_project_summary=117</TD>
   <TD>paviews_schematic=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_tcl_object_view=2</TD>
   <TD>planaheadtab_refresh_changed_modules=42</TD>
   <TD>portmenu_configure_io_ports=3</TD>
   <TD>poweritemtreetablepanel_power_item_tree_table=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>powerresulttab_report_navigation_tree=8</TD>
   <TD>primitivesmenu_highlight_leaf_cells=25</TD>
   <TD>primitivesmenu_select_leaf_cells=2</TD>
   <TD>programdebugtab_open_target=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_program_device=2</TD>
   <TD>programdebugtab_refresh_device=2</TD>
   <TD>programfpgadialog_program=1</TD>
   <TD>progressdialog_background=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>progressdialog_cancel=6</TD>
   <TD>projectnamechooser_choose_project_location=1</TD>
   <TD>projectsettingsgadget_edit_project_settings=1</TD>
   <TD>projecttab_close_design=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>projecttab_reload=23</TD>
   <TD>propertypanels_statistics_table=2</TD>
   <TD>psspanelclockingpage_tabbed_pane=3</TD>
   <TD>psspanelddrpage_other_options=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>psspanelmainpage_switch_to_advanced_mode=10</TD>
   <TD>psstreetablepanelbuilder_adv_clk_tree=9</TD>
   <TD>psstreetablepanelbuilder_general_tree=83</TD>
   <TD>psstreetablepanelbuilder_mio_tree=169</TD>
</TR><TR ALIGN='LEFT'>   <TD>psstreetablepanelbuilder_xmpu_tree=4</TD>
   <TD>quickhelp_help=1</TD>
   <TD>rdicommands_copy=5</TD>
   <TD>rdicommands_custom_commands=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_delete=9</TD>
   <TD>rdicommands_paste=2</TD>
   <TD>rdicommands_properties=23</TD>
   <TD>rdicommands_settings=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_toggle_description_area_display=2</TD>
   <TD>removesourcesdialog_also_delete=3</TD>
   <TD>rsbaddmoduledialog_module_list=10</TD>
   <TD>rsbapplyautomationbar_run_block_automation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbapplyautomationbar_run_connection_automation=28</TD>
   <TD>rsbblocktablepanel_cells_table=3</TD>
   <TD>rungadget_part=1</TD>
   <TD>rungadget_show_warning_and_error_messages_in_messages=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_cancel=2</TD>
   <TD>saveprojectutils_save=13</TD>
   <TD>schmenuandmouse_expand_cone=6</TD>
   <TD>schmenuandmouse_to_leaf_cells=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>searchcommandcomponent_quick_access=5</TD>
   <TD>selectmenu_highlight=42</TD>
   <TD>selectmenu_mark=32</TD>
   <TD>settingsdialog_options_tree=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsdialog_project_tree=23</TD>
   <TD>settingsprojectbitstreampage_configure_additional_bitstream_settings=7</TD>
   <TD>settingsprojectgeneralpage_choose_device_for_your_project=1</TD>
   <TD>signaltablepanel_signal_table=45</TD>
</TR><TR ALIGN='LEFT'>   <TD>signaltreepanel_signal_tree_panel=7</TD>
   <TD>signaltreepanel_signal_tree_table=69</TD>
   <TD>simpleoutputproductdialog_apply_options_and_dismiss_dialog_without=3</TD>
   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>simpleoutputproductdialog_generate_output_products_immediately=60</TD>
   <TD>simpleoutputproductdialog_synthesize_all_ip_including_ip_contained=3</TD>
   <TD>simpleoutputproductdialog_synthesize_design_globally=4</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchooserpanel_add_or_create_source_file=3</TD>
   <TD>srcchooserpanel_create_file=12</TD>
   <TD>srcmenu_ip_documentation=1</TD>
   <TD>srcmenu_ip_hierarchy=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>stalemoreaction_out_of_date_details=3</TD>
   <TD>stalerundialog_no=2</TD>
   <TD>stalerundialog_run_synthesis=1</TD>
   <TD>stalerundialog_yes=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>statemonitor_reset_run=3</TD>
   <TD>syntheticagettingstartedview_recent_projects=19</TD>
   <TD>syntheticastatemonitor_cancel=6</TD>
   <TD>systembuildermenu_add_ip=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_add_module=34</TD>
   <TD>systembuildermenu_create_port=2</TD>
   <TD>systembuildermenu_ip_documentation=1</TD>
   <TD>systembuilderview_add_ip=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_expand_collapse=2</TD>
   <TD>systembuilderview_optimize_routing=1</TD>
   <TD>systembuilderview_orientation=5</TD>
   <TD>systembuilderview_pin_blocks_and_ports_to_location=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_pinning=18</TD>
   <TD>systembuilderview_search=1</TD>
   <TD>systemtab_blocks=1</TD>
   <TD>systemtab_report_ip_status=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>systemtreeview_system_tree=93</TD>
   <TD>taskbanner_close=1</TD>
   <TD>tclconsoleview_tcl_console_code_editor=8</TD>
   <TD>tclfinddialog_result_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclobjecttable_table=1</TD>
   <TD>tclobjecttreetable_treetable=14</TD>
   <TD>tclobjectview_copy_properties=1</TD>
   <TD>tclobjectview_show_or_flatten_all_property_hierarchies=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>touchpointsurveydialog_no=3</TD>
   <TD>utilizationhierviewtreetablepanel_show_percentage=2</TD>
   <TD>utilizationhierviewtreetablepanel_table(hierarchy)=1</TD>
   <TD>xpg_ipsymbol_show_disabled_ports=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>xpowersettingsdialog_save_these_settings_and_run=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=14</TD>
   <TD>autoassignaddress=3</TD>
   <TD>autoconnectport=2</TD>
   <TD>autoconnecttarget=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>buseditorhandler=2</TD>
   <TD>closedesign=4</TD>
   <TD>closeproject=1</TD>
   <TD>configurebitstream=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>coreview=2</TD>
   <TD>createblockdesign=4</TD>
   <TD>customizecore=2</TD>
   <TD>customizersbblock=207</TD>
</TR><TR ALIGN='LEFT'>   <TD>editconstraintsets=2</TD>
   <TD>editcopy=27</TD>
   <TD>editdelete=113</TD>
   <TD>editpaste=31</TD>
</TR><TR ALIGN='LEFT'>   <TD>editproperties=24</TD>
   <TD>editundo=22</TD>
   <TD>editunplace=2</TD>
   <TD>fedtoggleroutingresourcescmdhandler=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>fileprintcmdhandler=2</TD>
   <TD>fixports=1</TD>
   <TD>fliptoviewtaskimplementation=2</TD>
   <TD>fliptoviewtasksynthesis=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>generateoutputforbdfile=2</TD>
   <TD>helpabout=1</TD>
   <TD>highglightdefaultcolor=2</TD>
   <TD>ippackagerhandler=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>ippackagerwizardhandler=2</TD>
   <TD>launchopentarget=1</TD>
   <TD>launchprogramfpga=2</TD>
   <TD>launchxhubdownloader=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>makepartcompatible=1</TD>
   <TD>managecompositetargets=61</TD>
   <TD>newexporthardware=49</TD>
   <TD>newhardwaredashboard=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>newlaunchhardware=104</TD>
   <TD>newpblock=3</TD>
   <TD>newproject=6</TD>
   <TD>openblockdesign=137</TD>
</TR><TR ALIGN='LEFT'>   <TD>openhardwaremanager=6</TD>
   <TD>openproject=65</TD>
   <TD>openrecenttarget=1</TD>
   <TD>pinrsbincanvas=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>recustomizecore=7</TD>
   <TD>refreshdevice=2</TD>
   <TD>regeneratersblayout=8</TD>
   <TD>reportio=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportipstatus=2</TD>
   <TD>reporttimingsummary=1</TD>
   <TD>reportutilization=1</TD>
   <TD>resetlayout=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>runbitgen=78</TD>
   <TD>runimplementation=54</TD>
   <TD>runpowerestimation=1</TD>
   <TD>runschematic=36</TD>
</TR><TR ALIGN='LEFT'>   <TD>runsynthesis=53</TD>
   <TD>savedesign=7</TD>
   <TD>savefileproxyhandler=3</TD>
   <TD>saversbdesign=45</TD>
</TR><TR ALIGN='LEFT'>   <TD>showanswerrecord=1</TD>
   <TD>showconnectivity=1</TD>
   <TD>showhierarchy=1</TD>
   <TD>showpowerestimation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>showproductguide=1</TD>
   <TD>showproductwebpage=1</TD>
   <TD>showsource=15</TD>
   <TD>showview=56</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclfind=1</TD>
   <TD>timingconstraintswizard=5</TD>
   <TD>toggle_description_area=2</TD>
   <TD>togglecreatepblockmode=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>toolssettings=9</TD>
   <TD>toolstemplates=1</TD>
   <TD>unhighlightselection=2</TD>
   <TD>unmarkselection=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>upgradeip=1</TD>
   <TD>validatersbdesign=68</TD>
   <TD>viewlayoutcmd=10</TD>
   <TD>viewtaskimplementation=56</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskprojectmanager=2</TD>
   <TD>viewtaskrtlanalysis=2</TD>
   <TD>viewtasksynthesis=43</TD>
   <TD>zoomin=91</TD>
</TR><TR ALIGN='LEFT'>   <TD>zoomout=59</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=101</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=60</TD>
   <TD>export_simulation_ies=60</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=60</TD>
   <TD>export_simulation_questa=60</TD>
   <TD>export_simulation_riviera=60</TD>
   <TD>export_simulation_vcs=60</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=60</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=39</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>cpd</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xilinx.com:design:Base_Zynq_MPSoC:1.0/Base_Zynq_MPSoC/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>options=[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_ps=1</TD>
    <TD>carry8=16</TD>
    <TD>fdce=138</TD>
    <TD>fdpe=66</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=3175</TD>
    <TD>fdse=101</TD>
    <TD>gnd=117</TD>
    <TD>ibufctrl=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>inbuf=12</TD>
    <TD>lut1=524</TD>
    <TD>lut2=1195</TD>
    <TD>lut3=672</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=620</TD>
    <TD>lut5=1476</TD>
    <TD>lut6=11030</TD>
    <TD>muxf7=489</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=4</TD>
    <TD>ps8=1</TD>
    <TD>ramd32=196</TD>
    <TD>rams32=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=21</TD>
    <TD>srlc32e=70</TD>
    <TD>sysmone4=1</TD>
    <TD>vcc=98</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_ps=1</TD>
    <TD>carry8=16</TD>
    <TD>fdce=138</TD>
    <TD>fdpe=66</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=3175</TD>
    <TD>fdse=101</TD>
    <TD>gnd=117</TD>
    <TD>ibuf=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=524</TD>
    <TD>lut2=1195</TD>
    <TD>lut3=672</TD>
    <TD>lut4=620</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=1476</TD>
    <TD>lut6=11030</TD>
    <TD>muxf7=489</TD>
    <TD>obuf=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8=1</TD>
    <TD>ram32m16=14</TD>
    <TD>srl16e=21</TD>
    <TD>srlc32e=70</TD>
</TR><TR ALIGN='LEFT'>    <TD>sysmone4=1</TD>
    <TD>vcc=98</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_axi4_cnt=16</TD>
    <TD>da_board_cnt=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>da_bram_cntlr_cnt=2</TD>
    <TD>da_clkrst_cnt=21</TD>
    <TD>da_sys_mgmt_wiz_cnt=1</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>maxhierdepth=0</TD>
    <TD>numblks=23</TD>
    <TD>numhdlrefblks=2</TD>
    <TD>numhierblks=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>numhlsblks=0</TD>
    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>numsysgenblks=0</TD>
    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=Base_Zynq_MPSoC</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>aes/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=aes</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_20_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000000000000000000000d0000000c0000000c</TD>
    <TD>c_m_axi_base_addr=0xffffffffffffffffffffffffffffffff00000000a000200000000000a000100000000000a0000000</TD>
    <TD>c_m_axi_read_connectivity=0x0000001f0000001f0000001f0000001f0000001f</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x0000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x0000001f0000001f0000001f0000001f0000001f</TD>
    <TD>c_m_axi_write_issuing=0x0000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=5</TD>
    <TD>c_num_slave_slots=5</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0004000000030000000200000001000000000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000100000001000000010000000100000001</TD>
    <TD>c_s_axi_single_thread=0x0000000100000001000000010000000100000001</TD>
    <TD>c_s_axi_thread_id_width=0x0000000000000000000000000000001000000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000100000001000000010000000100000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_19_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=32</TD>
    <TD>c_max_split_beats=256</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=128</TD>
    <TD>c_s_axi_id_width=16</TD>
    <TD>c_supports_id=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=19</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_19_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=32</TD>
    <TD>c_max_split_beats=256</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=128</TD>
    <TD>c_s_axi_id_width=16</TD>
    <TD>c_supports_id=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=19</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_gpio/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_all_inputs=0</TD>
    <TD>c_all_inputs_2=1</TD>
    <TD>c_all_outputs=1</TD>
    <TD>c_all_outputs_2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_default=0x00000000</TD>
    <TD>c_dout_default_2=0x00000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_gpio2_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpio_width=4</TD>
    <TD>c_interrupt_present=0</TD>
    <TD>c_is_dual=1</TD>
    <TD>c_s_axi_addr_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_tri_default=0xFFFFFFFF</TD>
    <TD>c_tri_default_2=0xFFFFFFFF</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_gpio</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_gpio/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_all_inputs=0</TD>
    <TD>c_all_inputs_2=1</TD>
    <TD>c_all_outputs=1</TD>
    <TD>c_all_outputs_2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_default=0x00000000</TD>
    <TD>c_dout_default_2=0x00000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_gpio2_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpio_width=1</TD>
    <TD>c_interrupt_present=0</TD>
    <TD>c_is_dual=1</TD>
    <TD>c_s_axi_addr_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_tri_default=0xFFFFFFFF</TD>
    <TD>c_tri_default_2=0xFFFFFFFF</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_gpio</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_19_axi_protocol_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=19</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_19_axi_protocol_converter/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=19</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>system_management_wiz_v1_3_10/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acquisition_time=4</TD>
    <TD>acquisition_time_vaux0=false</TD>
    <TD>acquisition_time_vaux1=false</TD>
    <TD>acquisition_time_vaux10=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>acquisition_time_vaux11=false</TD>
    <TD>acquisition_time_vaux12=false</TD>
    <TD>acquisition_time_vaux13=false</TD>
    <TD>acquisition_time_vaux14=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>acquisition_time_vaux15=false</TD>
    <TD>acquisition_time_vaux2=false</TD>
    <TD>acquisition_time_vaux3=false</TD>
    <TD>acquisition_time_vaux4=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>acquisition_time_vaux5=false</TD>
    <TD>acquisition_time_vaux6=false</TD>
    <TD>acquisition_time_vaux7=false</TD>
    <TD>acquisition_time_vaux8=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>acquisition_time_vaux9=false</TD>
    <TD>acquisition_time_vp_vn=false</TD>
    <TD>adc_data_port=false</TD>
    <TD>advanced_simulations=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>analog_bank=44</TD>
    <TD>average_enable_temperature=false</TD>
    <TD>average_enable_temperature_slave0=false</TD>
    <TD>average_enable_temperature_slave1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vaux0=false</TD>
    <TD>average_enable_vaux1=false</TD>
    <TD>average_enable_vaux10=false</TD>
    <TD>average_enable_vaux11=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vaux12=false</TD>
    <TD>average_enable_vaux13=false</TD>
    <TD>average_enable_vaux14=false</TD>
    <TD>average_enable_vaux15=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vaux2=false</TD>
    <TD>average_enable_vaux3=false</TD>
    <TD>average_enable_vaux4=false</TD>
    <TD>average_enable_vaux5=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vaux6=false</TD>
    <TD>average_enable_vaux7=false</TD>
    <TD>average_enable_vaux8=false</TD>
    <TD>average_enable_vaux9=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vbram=false</TD>
    <TD>average_enable_vccaux=false</TD>
    <TD>average_enable_vccddro=false</TD>
    <TD>average_enable_vccint=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vccpaux=false</TD>
    <TD>average_enable_vccpint=false</TD>
    <TD>average_enable_vccpsaux=false</TD>
    <TD>average_enable_vccpsintfp=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vccpsintlp=false</TD>
    <TD>average_enable_vp_vn=false</TD>
    <TD>average_enable_vuser0=false</TD>
    <TD>average_enable_vuser0_slave0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vuser0_slave1=false</TD>
    <TD>average_enable_vuser1=false</TD>
    <TD>average_enable_vuser1_slave0=false</TD>
    <TD>average_enable_vuser1_slave1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vuser2=false</TD>
    <TD>average_enable_vuser2_slave0=false</TD>
    <TD>average_enable_vuser2_slave1=false</TD>
    <TD>average_enable_vuser3=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>average_enable_vuser3_slave0=false</TD>
    <TD>average_enable_vuser3_slave1=false</TD>
    <TD>bipolar_vaux0=false</TD>
    <TD>bipolar_vaux1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>bipolar_vaux10=false</TD>
    <TD>bipolar_vaux11=false</TD>
    <TD>bipolar_vaux12=false</TD>
    <TD>bipolar_vaux13=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>bipolar_vaux14=false</TD>
    <TD>bipolar_vaux15=false</TD>
    <TD>bipolar_vaux2=false</TD>
    <TD>bipolar_vaux3=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>bipolar_vaux4=false</TD>
    <TD>bipolar_vaux5=false</TD>
    <TD>bipolar_vaux6=false</TD>
    <TD>bipolar_vaux7=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>bipolar_vaux8=false</TD>
    <TD>bipolar_vaux9=false</TD>
    <TD>bipolar_vp_vn=false</TD>
    <TD>channel_averaging=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_calibration=true</TD>
    <TD>channel_enable_temperature=true</TD>
    <TD>channel_enable_vaux0=false</TD>
    <TD>channel_enable_vaux1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vaux10=false</TD>
    <TD>channel_enable_vaux11=false</TD>
    <TD>channel_enable_vaux12=false</TD>
    <TD>channel_enable_vaux13=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vaux14=false</TD>
    <TD>channel_enable_vaux15=false</TD>
    <TD>channel_enable_vaux2=false</TD>
    <TD>channel_enable_vaux3=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vaux4=false</TD>
    <TD>channel_enable_vaux5=false</TD>
    <TD>channel_enable_vaux6=false</TD>
    <TD>channel_enable_vaux7=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vaux8=false</TD>
    <TD>channel_enable_vaux9=false</TD>
    <TD>channel_enable_vbram=true</TD>
    <TD>channel_enable_vccaux=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vccddro=false</TD>
    <TD>channel_enable_vccint=true</TD>
    <TD>channel_enable_vccpaux=false</TD>
    <TD>channel_enable_vccpint=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vccpsaux=false</TD>
    <TD>channel_enable_vccpsintfp=false</TD>
    <TD>channel_enable_vccpsintlp=false</TD>
    <TD>channel_enable_vp_vn=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vrefn=false</TD>
    <TD>channel_enable_vrefp=false</TD>
    <TD>channel_enable_vuser0=false</TD>
    <TD>channel_enable_vuser0_slave0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vuser0_slave1=false</TD>
    <TD>channel_enable_vuser1=false</TD>
    <TD>channel_enable_vuser1_slave0=false</TD>
    <TD>channel_enable_vuser1_slave1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vuser2=false</TD>
    <TD>channel_enable_vuser2_slave0=false</TD>
    <TD>channel_enable_vuser2_slave1=false</TD>
    <TD>channel_enable_vuser3=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>channel_enable_vuser3_slave0=false</TD>
    <TD>channel_enable_vuser3_slave1=false</TD>
    <TD>channel_sel=contineous_sequence</TD>
    <TD>common_n_source=Null</TD>
</TR><TR ALIGN='LEFT'>    <TD>common_n_vauxp0=false</TD>
    <TD>common_n_vauxp1=false</TD>
    <TD>common_n_vauxp10=false</TD>
    <TD>common_n_vauxp11=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>common_n_vauxp12=false</TD>
    <TD>common_n_vauxp13=false</TD>
    <TD>common_n_vauxp14=false</TD>
    <TD>common_n_vauxp15=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>common_n_vauxp2=false</TD>
    <TD>common_n_vauxp3=false</TD>
    <TD>common_n_vauxp4=false</TD>
    <TD>common_n_vauxp5=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>common_n_vauxp6=false</TD>
    <TD>common_n_vauxp7=false</TD>
    <TD>common_n_vauxp8=false</TD>
    <TD>common_n_vauxp9=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>component_name=Base_Zynq_MPSoC_system_management_wiz_0_0</TD>
    <TD>core_container=false</TD>
    <TD>dclk_frequency=100</TD>
    <TD>dual_seq_calibration=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_temperature=false</TD>
    <TD>dual_seq_temperature_slave0=false</TD>
    <TD>dual_seq_temperature_slave1=false</TD>
    <TD>dual_seq_vaux0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vaux1=false</TD>
    <TD>dual_seq_vaux10=false</TD>
    <TD>dual_seq_vaux11=false</TD>
    <TD>dual_seq_vaux12=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vaux13=false</TD>
    <TD>dual_seq_vaux14=false</TD>
    <TD>dual_seq_vaux15=false</TD>
    <TD>dual_seq_vaux2=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vaux3=false</TD>
    <TD>dual_seq_vaux4=false</TD>
    <TD>dual_seq_vaux5=false</TD>
    <TD>dual_seq_vaux6=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vaux7=false</TD>
    <TD>dual_seq_vaux8=false</TD>
    <TD>dual_seq_vaux9=false</TD>
    <TD>dual_seq_vbram=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vccaux=false</TD>
    <TD>dual_seq_vccddro=false</TD>
    <TD>dual_seq_vccint=false</TD>
    <TD>dual_seq_vccpaux=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vccpint=false</TD>
    <TD>dual_seq_vccpsaux=false</TD>
    <TD>dual_seq_vccpsintfp=false</TD>
    <TD>dual_seq_vccpsintlp=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vp_vn=false</TD>
    <TD>dual_seq_vrefn=false</TD>
    <TD>dual_seq_vrefp=false</TD>
    <TD>dual_seq_vuser0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vuser0_slave0=false</TD>
    <TD>dual_seq_vuser0_slave1=false</TD>
    <TD>dual_seq_vuser1=false</TD>
    <TD>dual_seq_vuser1_slave0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vuser1_slave1=false</TD>
    <TD>dual_seq_vuser2=false</TD>
    <TD>dual_seq_vuser2_slave0=false</TD>
    <TD>dual_seq_vuser2_slave1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dual_seq_vuser3=false</TD>
    <TD>dual_seq_vuser3_slave0=false</TD>
    <TD>dual_seq_vuser3_slave1=false</TD>
    <TD>enable_axi=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_axi4stream=false</TD>
    <TD>enable_busy=true</TD>
    <TD>enable_convst=false</TD>
    <TD>enable_convstclk=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_dclk=true</TD>
    <TD>enable_drp=false</TD>
    <TD>enable_dual_sequence=false</TD>
    <TD>enable_eoc=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_eos=true</TD>
    <TD>enable_external_mux=false</TD>
    <TD>enable_i2c_slave=0</TD>
    <TD>enable_slave0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_slave1=false</TD>
    <TD>enable_supply0_slave0_alarm=false</TD>
    <TD>enable_supply0_slave1_alarm=false</TD>
    <TD>enable_supply1_slave0_alarm=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_supply1_slave1_alarm=false</TD>
    <TD>enable_supply2_slave0_alarm=false</TD>
    <TD>enable_supply2_slave1_alarm=false</TD>
    <TD>enable_supply3_slave0_alarm=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_supply3_slave1_alarm=false</TD>
    <TD>enable_temp_bus=false</TD>
    <TD>enable_temperature_slave0=true</TD>
    <TD>enable_temperature_slave1=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_vbram_alarm=false</TD>
    <TD>enable_vccaux_alarm=true</TD>
    <TD>enable_vccddro_alarm=false</TD>
    <TD>enable_vccint_alarm=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_vccpaux_alarm=false</TD>
    <TD>enable_vccpint_alarm=false</TD>
    <TD>enable_vccpsaux_alarm=true</TD>
    <TD>enable_vccpsintfp_alarm=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_vccpsintlp_alarm=true</TD>
    <TD>eos_gen_rate=High_Rate</TD>
    <TD>external_mux_channel=VP_VN</TD>
    <TD>external_muxaddr_port=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>i2c_interface=false</TD>
    <TD>i2c_override=false</TD>
    <TD>iptotal=1</TD>
    <TD>jtag=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>num_wave=1</TD>
    <TD>ot_alarm=true</TD>
    <TD>pmbus_interface=false</TD>
    <TD>reference=Internal</TD>
</TR><TR ALIGN='LEFT'>    <TD>reset=false</TD>
    <TD>secondary_sequencer_rate=1</TD>
    <TD>sequencer_mode=on</TD>
    <TD>sim_file_sel=Default</TD>
</TR><TR ALIGN='LEFT'>    <TD>single_channel_enable_slave0_ssit=true</TD>
    <TD>single_channel_enable_slave1_ssit=true</TD>
    <TD>single_channel_slave0_ssit=TEMPERATURE_SLAVE0</TD>
    <TD>single_channel_slave1_ssit=TEMPERATURE_SLAVE1</TD>
</TR><TR ALIGN='LEFT'>    <TD>startup_channel_selection=contineous_sequence</TD>
    <TD>stimulus_freq=0.1</TD>
    <TD>stimulus_freq_temp=0.1</TD>
    <TD>stimulus_freq_vauxp0=0.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>stimulus_freq_vauxp1=0.1</TD>
    <TD>stimulus_freq_vauxp10=0.1</TD>
    <TD>stimulus_freq_vauxp11=0.1</TD>
    <TD>stimulus_freq_vauxp12=0.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>stimulus_freq_vauxp13=0.1</TD>
    <TD>stimulus_freq_vauxp14=0.1</TD>
    <TD>stimulus_freq_vauxp15=0.1</TD>
    <TD>stimulus_freq_vauxp2=0.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>stimulus_freq_vauxp3=0.1</TD>
    <TD>stimulus_freq_vauxp4=0.1</TD>
    <TD>stimulus_freq_vauxp5=0.1</TD>
    <TD>stimulus_freq_vauxp6=0.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>stimulus_freq_vauxp7=0.1</TD>
    <TD>stimulus_freq_vauxp8=0.1</TD>
    <TD>stimulus_freq_vauxp9=0.1</TD>
    <TD>stimulus_freq_vccaux=0.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>stimulus_freq_vccint=0.1</TD>
    <TD>stimulus_freq_vp=0.1</TD>
    <TD>stimulus_freq_vuser0=0.1</TD>
    <TD>stimulus_freq_vuser1=0.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>stimulus_freq_vuser2=0.1</TD>
    <TD>stimulus_freq_vuser3=0.1</TD>
    <TD>supply0_bank=44</TD>
    <TD>supply0_slave0_alarm_lower=1.79</TD>
</TR><TR ALIGN='LEFT'>    <TD>supply0_slave0_alarm_upper=1.81</TD>
    <TD>supply0_slave1_alarm_lower=1.79</TD>
    <TD>supply0_slave1_alarm_upper=1.81</TD>
    <TD>supply1_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>supply1_slave0_alarm_lower=0.89</TD>
    <TD>supply1_slave0_alarm_upper=0.91</TD>
    <TD>supply1_slave1_alarm_lower=0.89</TD>
    <TD>supply1_slave1_alarm_upper=0.91</TD>
</TR><TR ALIGN='LEFT'>    <TD>supply2_bank=44</TD>
    <TD>supply2_slave0_alarm_lower=1.79</TD>
    <TD>supply2_slave0_alarm_upper=1.81</TD>
    <TD>supply2_slave1_alarm_lower=1.79</TD>
</TR><TR ALIGN='LEFT'>    <TD>supply2_slave1_alarm_upper=1.81</TD>
    <TD>supply3_bank=65</TD>
    <TD>supply3_slave0_alarm_lower=1.79</TD>
    <TD>supply3_slave0_alarm_upper=1.81</TD>
</TR><TR ALIGN='LEFT'>    <TD>supply3_slave1_alarm_lower=1.79</TD>
    <TD>supply3_slave1_alarm_upper=1.81</TD>
    <TD>timing_mode=continuous</TD>
    <TD>user_supply0=VCCO</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply0_alarm=false</TD>
    <TD>user_supply0_alarm_lower=1.79</TD>
    <TD>user_supply0_alarm_upper=1.81</TD>
    <TD>user_supply0_level=1.8</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply0_slave0=VCCO</TD>
    <TD>user_supply0_slave0_bank=44</TD>
    <TD>user_supply0_slave0_level=1.8</TD>
    <TD>user_supply0_slave1=VCCO</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply0_slave1_bank=44</TD>
    <TD>user_supply0_slave1_level=1.8</TD>
    <TD>user_supply1=VCCINT</TD>
    <TD>user_supply1_alarm=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply1_alarm_lower=0.89</TD>
    <TD>user_supply1_alarm_upper=0.91</TD>
    <TD>user_supply1_level=0.9</TD>
    <TD>user_supply1_slave0=VCCINT</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply1_slave0_bank=44</TD>
    <TD>user_supply1_slave0_level=0.9</TD>
    <TD>user_supply1_slave1=VCCINT</TD>
    <TD>user_supply1_slave1_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply1_slave1_level=0.9</TD>
    <TD>user_supply2=VCCAUX</TD>
    <TD>user_supply2_alarm=false</TD>
    <TD>user_supply2_alarm_lower=1.79</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply2_alarm_upper=1.81</TD>
    <TD>user_supply2_level=1.8</TD>
    <TD>user_supply2_slave0=VCCAUX</TD>
    <TD>user_supply2_slave0_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply2_slave0_level=1.8</TD>
    <TD>user_supply2_slave1=VCCAUX</TD>
    <TD>user_supply2_slave1_bank=44</TD>
    <TD>user_supply2_slave1_level=1.8</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply3=VCCO</TD>
    <TD>user_supply3_alarm=false</TD>
    <TD>user_supply3_alarm_lower=1.79</TD>
    <TD>user_supply3_alarm_upper=1.81</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply3_level=1.8</TD>
    <TD>user_supply3_slave0=VCCO</TD>
    <TD>user_supply3_slave0_bank=65</TD>
    <TD>user_supply3_slave0_level=1.8</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_supply3_slave1=VCCO</TD>
    <TD>user_supply3_slave1_bank=65</TD>
    <TD>user_supply3_slave1_level=1.8</TD>
    <TD>user_temp_alarm=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>vbram_alarm_lower=0.86</TD>
    <TD>vbram_alarm_upper=0.92</TD>
    <TD>vccaux_alarm_lower=1.75</TD>
    <TD>vccaux_alarm_upper=1.89</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccddro_alarm_lower=1.2</TD>
    <TD>vccddro_alarm_upper=1.25</TD>
    <TD>vccint_alarm_lower=0.86</TD>
    <TD>vccint_alarm_upper=0.92</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpaux_alarm_lower=1.71</TD>
    <TD>vccpaux_alarm_upper=1.8</TD>
    <TD>vccpint_alarm_lower=0.95</TD>
    <TD>vccpint_alarm_upper=1.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpsaux_alarm_lower=1.71</TD>
    <TD>vccpsaux_alarm_upper=1.81</TD>
    <TD>vccpsintfp_alarm_lower=0.81</TD>
    <TD>vccpsintfp_alarm_upper=0.86</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpsintlp_alarm_lower=0.81</TD>
    <TD>vccpsintlp_alarm_upper=0.86</TD>
    <TD>waveform_type=CONSTANT</TD>
    <TD>waveform_type_temp=CONSTANT</TD>
</TR><TR ALIGN='LEFT'>    <TD>waveform_type_vauxp0=CONSTANT</TD>
    <TD>waveform_type_vauxp1=CONSTANT</TD>
    <TD>waveform_type_vauxp10=CONSTANT</TD>
    <TD>waveform_type_vauxp11=CONSTANT</TD>
</TR><TR ALIGN='LEFT'>    <TD>waveform_type_vauxp12=CONSTANT</TD>
    <TD>waveform_type_vauxp13=CONSTANT</TD>
    <TD>waveform_type_vauxp14=CONSTANT</TD>
    <TD>waveform_type_vauxp15=CONSTANT</TD>
</TR><TR ALIGN='LEFT'>    <TD>waveform_type_vauxp2=CONSTANT</TD>
    <TD>waveform_type_vauxp3=CONSTANT</TD>
    <TD>waveform_type_vauxp4=CONSTANT</TD>
    <TD>waveform_type_vauxp5=CONSTANT</TD>
</TR><TR ALIGN='LEFT'>    <TD>waveform_type_vauxp6=CONSTANT</TD>
    <TD>waveform_type_vauxp7=CONSTANT</TD>
    <TD>waveform_type_vauxp8=CONSTANT</TD>
    <TD>waveform_type_vauxp9=CONSTANT</TD>
</TR><TR ALIGN='LEFT'>    <TD>waveform_type_vccaux=CONSTANT</TD>
    <TD>waveform_type_vccint=CONSTANT</TD>
    <TD>waveform_type_vp=CONSTANT</TD>
    <TD>waveform_type_vuser0=CONSTANT</TD>
</TR><TR ALIGN='LEFT'>    <TD>waveform_type_vuser1=CONSTANT</TD>
    <TD>waveform_type_vuser2=CONSTANT</TD>
    <TD>waveform_type_vuser3=CONSTANT</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>trigger/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=trigger</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b1</TD>
    <TD>iptotal=6</TD>
    <TD>rst_active_high=1</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_dp_use_audio=0</TD>
    <TD>c_dp_use_video=0</TD>
    <TD>c_emio_gpio_width=1</TD>
    <TD>c_en_emio_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_fifo_enet0=0</TD>
    <TD>c_en_fifo_enet1=0</TD>
    <TD>c_en_fifo_enet2=0</TD>
    <TD>c_en_fifo_enet3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_maxigp0_data_width=128</TD>
    <TD>c_maxigp1_data_width=128</TD>
    <TD>c_maxigp2_data_width=32</TD>
    <TD>c_num_f2p_0_intr_inputs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_f2p_1_intr_inputs=1</TD>
    <TD>c_num_fabric_resets=1</TD>
    <TD>c_pl_clk0_buf=TRUE</TD>
    <TD>c_pl_clk1_buf=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pl_clk2_buf=FALSE</TD>
    <TD>c_pl_clk3_buf=FALSE</TD>
    <TD>c_saxigp0_data_width=128</TD>
    <TD>c_saxigp1_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp2_data_width=128</TD>
    <TD>c_saxigp3_data_width=128</TD>
    <TD>c_saxigp4_data_width=128</TD>
    <TD>c_saxigp5_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp6_data_width=128</TD>
    <TD>c_sd0_internal_bus_width=8</TD>
    <TD>c_sd1_internal_bus_width=4</TD>
    <TD>c_trace_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trace_pipeline_width=8</TD>
    <TD>c_use_debug_test=0</TD>
    <TD>c_use_diff_rw_clk_gp0=0</TD>
    <TD>c_use_diff_rw_clk_gp1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp2=0</TD>
    <TD>c_use_diff_rw_clk_gp3=0</TD>
    <TD>c_use_diff_rw_clk_gp4=0</TD>
    <TD>c_use_diff_rw_clk_gp5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp6=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=zynq_ultra_ps_e</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_user_configuration/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>x_ipversion=3.3</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>psu__acpu0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__acpu1__power__on=1</TD>
    <TD>psu__acpu2__power__on=1</TD>
    <TD>psu__acpu3__power__on=1</TD>
    <TD>psu__actual__ip=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can0__grp_clk__enable=0</TD>
    <TD>psu__can0__peripheral__enable=0</TD>
    <TD>psu__can0_loop_can1__enable=0</TD>
    <TD>psu__can1__grp_clk__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can1__peripheral__enable=1</TD>
    <TD>psu__can1__peripheral__io=MIO 24 .. 25</TD>
    <TD>psu__crf_apb__acpu_ctrl__act_freqmhz=1200.000000</TD>
    <TD>psu__crf_apb__acpu_ctrl__divisor0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__acpu_ctrl__freqmhz=1200</TD>
    <TD>psu__crf_apb__acpu_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__afi0_ref__enable=0</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi0_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi1_ref__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi1_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi2_ref__enable=0</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi2_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi3_ref__enable=0</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi3_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi4_ref__enable=0</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi4_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi5_ref__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi5_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apll_ctrl__div2=1</TD>
    <TD>psu__crf_apb__apll_ctrl__fbdiv=72</TD>
    <TD>psu__crf_apb__apll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__apll_frac_cfg__enabled=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apll_to_lpd_ctrl__divisor0=3</TD>
    <TD>psu__crf_apb__apm_ctrl__act_freqmhz=1</TD>
    <TD>psu__crf_apb__apm_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__apm_ctrl__freqmhz=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_fpd_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_trace_ctrl__act_freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_tstmp_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__ddr_ctrl__act_freqmhz=525.000000</TD>
    <TD>psu__crf_apb__ddr_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__ddr_ctrl__freqmhz=1067</TD>
    <TD>psu__crf_apb__ddr_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_audio_ref_ctrl__act_freqmhz=25.000000</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor0=15</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor1=1</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__freqmhz=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_audio_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__act_freqmhz=26.785715</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor0=14</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_stc_ref_ctrl__freqmhz=27</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__act_freqmhz=300.000000</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor0=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor1=1</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__freqmhz=300</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__srcsel=VPLL</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__act_freqmhz=600.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpdma_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__dpll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpll_ctrl__fbdiv=63</TD>
    <TD>psu__crf_apb__dpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__dpll_frac_cfg__enabled=0</TD>
    <TD>psu__crf_apb__dpll_to_lpd_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gdma_ref_ctrl__act_freqmhz=600.000000</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__srcsel=APLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gpu_ref_ctrl__act_freqmhz=500.000000</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__freqmhz=500</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__pcie_ref_ctrl__act_freqmhz=250</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__divisor0=6</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__sata_ref_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_lsbus_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_main_ctrl__act_freqmhz=525.000000</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__freqmhz=533.33</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__vpll_ctrl__div2=1</TD>
    <TD>psu__crf_apb__vpll_ctrl__fbdiv=90</TD>
    <TD>psu__crf_apb__vpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__vpll_frac_cfg__enabled=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__vpll_to_lpd_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__act_freqmhz=500.000000</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__freqmhz=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__adma_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__afi6__enable=0</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__afi6_ref_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__act_freqmhz=50.000000</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__divisor0=30</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ams_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__freqmhz=50</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__act_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can1_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__act_freqmhz=500.000000</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__freqmhz=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__cpu_r5_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__act_freqmhz=180</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__freqmhz=180</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__csu_pll_ctrl__srcsel=SysOsc</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__dbg_lpd_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__act_freqmhz=1000</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__freqmhz=1000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__debug_r5_atclk_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__act_freqmhz=1500.000000</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__freqmhz=1500</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem0_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__freqmhz=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem1_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__divisor0=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem2_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__act_freqmhz=125.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem3_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem_tsu_ref_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem_tsu_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__iopll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iopll_ctrl__fbdiv=90</TD>
    <TD>psu__crl_apb__iopll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crl_apb__iopll_frac_cfg__enabled=0</TD>
    <TD>psu__crl_apb__iopll_to_fpd_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iou_switch_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_lsbus_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_switch_ctrl__act_freqmhz=500.000000</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__nand_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__nand_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__freqmhz=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ocm_main_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pcap_ctrl__act_freqmhz=187.500000</TD>
    <TD>psu__crl_apb__pcap_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__pcap_ctrl__freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pcap_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__divisor0=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__act_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl2_ref_ctrl__divisor0=4</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl3_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__divisor0=4</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl3_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__act_freqmhz=125.000000</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__qspi_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__rpll_ctrl__div2=1</TD>
    <TD>psu__crl_apb__rpll_ctrl__fbdiv=45</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__rpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crl_apb__rpll_frac_cfg__enabled=0</TD>
    <TD>psu__crl_apb__rpll_to_fpd_ctrl__divisor0=2</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__act_freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor0=7</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio1_ref_ctrl__act_freqmhz=187.500000</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__act_freqmhz=214</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor0=7</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi0_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__act_freqmhz=214</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__divisor0=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__act_freqmhz=100.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__timestamp_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__act_freqmhz=100.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart1_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb0_bus_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__act_freqmhz=250</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor0=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb3__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb3_dual_ref_ctrl__act_freqmhz=20.000000</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor0=25</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor1=3</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__freqmhz=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb3_dual_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__csu__csu_tamper_0__enable=0</TD>
    <TD>psu__csu__csu_tamper_0__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_10__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_10__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_11__enable=0</TD>
    <TD>psu__csu__csu_tamper_11__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_12__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_12__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_1__enable=0</TD>
    <TD>psu__csu__csu_tamper_1__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_2__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_3__enable=0</TD>
    <TD>psu__csu__csu_tamper_3__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_4__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_4__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_5__enable=0</TD>
    <TD>psu__csu__csu_tamper_5__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_6__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_6__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_7__enable=0</TD>
    <TD>psu__csu__csu_tamper_7__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_8__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_8__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_9__enable=0</TD>
    <TD>psu__csu__csu_tamper_9__erase_bbram=0</TD>
    <TD>psu__csu__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddr_qos_enable=0</TD>
    <TD>psu__ddrc__al=0</TD>
    <TD>psu__ddrc__bank_addr_count=2</TD>
    <TD>psu__ddrc__bus_width=64 Bit</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__cl=15</TD>
    <TD>psu__ddrc__clock_stop_en=0</TD>
    <TD>psu__ddrc__col_addr_count=10</TD>
    <TD>psu__ddrc__cwl=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__device_capacity=16384 MBits</TD>
    <TD>psu__ddrc__dram_width=8 Bits</TD>
    <TD>psu__ddrc__ecc=Disabled</TD>
    <TD>psu__ddrc__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__freq_mhz=1</TD>
    <TD>psu__ddrc__memory_type=DDR 4</TD>
    <TD>psu__ddrc__row_addr_count=17</TD>
    <TD>psu__ddrc__speed_bin=DDR4_2133P</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__t_faw=30.0</TD>
    <TD>psu__ddrc__t_ras_min=33</TD>
    <TD>psu__ddrc__t_rc=47.06</TD>
    <TD>psu__ddrc__t_rcd=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__t_rp=15</TD>
    <TD>psu__ddrc__train_data_eye=1</TD>
    <TD>psu__ddrc__train_read_gate=1</TD>
    <TD>psu__ddrc__train_write_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__displayport__peripheral__enable=1</TD>
    <TD>psu__dpaux__peripheral__enable=1</TD>
    <TD>psu__dpaux__peripheral__io=MIO 27 .. 30</TD>
    <TD>psu__enet0__grp_mdio__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet0__peripheral__enable=0</TD>
    <TD>psu__enet1__grp_mdio__enable=0</TD>
    <TD>psu__enet1__peripheral__enable=0</TD>
    <TD>psu__enet2__grp_mdio__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet2__peripheral__enable=0</TD>
    <TD>psu__enet3__grp_mdio__enable=1</TD>
    <TD>psu__enet3__grp_mdio__io=MIO 76 .. 77</TD>
    <TD>psu__enet3__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet3__peripheral__io=MIO 64 .. 75</TD>
    <TD>psu__ep__ip=0</TD>
    <TD>psu__fp__power__on=1</TD>
    <TD>psu__fpd_slcr__wdt_clk_sel__select=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__fpga_pl0_enable=1</TD>
    <TD>psu__fpga_pl1_enable=0</TD>
    <TD>psu__fpga_pl2_enable=0</TD>
    <TD>psu__fpga_pl3_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gem__tsu__enable=0</TD>
    <TD>psu__gen_ipi_0__master=APU</TD>
    <TD>psu__gen_ipi_10__master=NONE</TD>
    <TD>psu__gen_ipi_1__master=RPU0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_2__master=RPU1</TD>
    <TD>psu__gen_ipi_3__master=PMU</TD>
    <TD>psu__gen_ipi_4__master=PMU</TD>
    <TD>psu__gen_ipi_5__master=PMU</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_6__master=PMU</TD>
    <TD>psu__gen_ipi_7__master=NONE</TD>
    <TD>psu__gen_ipi_8__master=NONE</TD>
    <TD>psu__gen_ipi_9__master=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio0_mio__io=MIO 0 .. 25</TD>
    <TD>psu__gpio0_mio__peripheral__enable=1</TD>
    <TD>psu__gpio1_mio__io=MIO 26 .. 51</TD>
    <TD>psu__gpio1_mio__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio2_mio__io=MIO 52 .. 77</TD>
    <TD>psu__gpio2_mio__peripheral__enable=1</TD>
    <TD>psu__gpio_emio__peripheral__enable=0</TD>
    <TD>psu__gpu_pp0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpu_pp1__power__on=1</TD>
    <TD>psu__i2c0__grp_int__enable=0</TD>
    <TD>psu__i2c0__peripheral__enable=0</TD>
    <TD>psu__i2c0_loop_i2c1__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__i2c1__grp_int__enable=0</TD>
    <TD>psu__i2c1__peripheral__enable=1</TD>
    <TD>psu__i2c1__peripheral__io=MIO 16 .. 17</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc0_sel=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc1_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc2_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc3_sel=APB</TD>
    <TD>psu__iou_slcr__wdt_clk_sel__select=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__l2_bank0__power__on=1</TD>
    <TD>psu__nand__chip_enable__enable=0</TD>
    <TD>psu__nand__data_strobe__enable=0</TD>
    <TD>psu__nand__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__nand__ready_busy__enable=0</TD>
    <TD>psu__ocm_bank0__power__on=1</TD>
    <TD>psu__ocm_bank1__power__on=1</TD>
    <TD>psu__ocm_bank2__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ocm_bank3__power__on=1</TD>
    <TD>psu__override__basic_clock=0</TD>
    <TD>psu__pcie__peripheral__enable=0</TD>
    <TD>psu__pjtag__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pl__power__on=1</TD>
    <TD>psu__pmu__emio_gpi__enable=0</TD>
    <TD>psu__pmu__emio_gpo__enable=0</TD>
    <TD>psu__pmu__gpi0__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpi1__enable=0</TD>
    <TD>psu__pmu__gpi2__enable=0</TD>
    <TD>psu__pmu__gpi3__enable=0</TD>
    <TD>psu__pmu__gpi4__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpi5__enable=0</TD>
    <TD>psu__pmu__gpo0__enable=0</TD>
    <TD>psu__pmu__gpo1__enable=0</TD>
    <TD>psu__pmu__gpo2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo3__enable=0</TD>
    <TD>psu__pmu__gpo4__enable=0</TD>
    <TD>psu__pmu__gpo5__enable=0</TD>
    <TD>psu__pmu__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__ddr_segments=NONE</TD>
    <TD>psu__protection__debug=0</TD>
    <TD>psu__protection__fpd_segments=SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem</TD>
    <TD>psu__protection__lpd_segments=SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__ocm_segments=NONE</TD>
    <TD>psu__protection__presubsystems=NONE</TD>
    <TD>psu__protection__subsystems=PMU Firmware:PMU|Secure Subsystem:</TD>
    <TD>psu__qspi__grp_fbclk__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__qspi__grp_fbclk__io=MIO 6</TD>
    <TD>psu__qspi__peripheral__data_mode=x4</TD>
    <TD>psu__qspi__peripheral__enable=1</TD>
    <TD>psu__qspi__peripheral__io=MIO 0 .. 5</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__qspi__peripheral__mode=Single</TD>
    <TD>psu__rpu__power__on=1</TD>
    <TD>psu__sata__lane0__enable=0</TD>
    <TD>psu__sata__lane1__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sata__lane1__io=GT Lane3</TD>
    <TD>psu__sata__peripheral__enable=1</TD>
    <TD>psu__sd0__grp_cd__enable=0</TD>
    <TD>psu__sd0__grp_pow__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd0__grp_wp__enable=0</TD>
    <TD>psu__sd0__peripheral__enable=0</TD>
    <TD>psu__sd1__grp_cd__enable=1</TD>
    <TD>psu__sd1__grp_cd__io=MIO 45</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd1__grp_pow__enable=0</TD>
    <TD>psu__sd1__grp_wp__enable=0</TD>
    <TD>psu__sd1__peripheral__enable=1</TD>
    <TD>psu__sd1__peripheral__io=MIO 46 .. 51</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd1__slot_type=SD 2.0</TD>
    <TD>psu__spi0__grp_ss0__enable=0</TD>
    <TD>psu__spi0__grp_ss1__enable=0</TD>
    <TD>psu__spi0__grp_ss2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi0__peripheral__enable=0</TD>
    <TD>psu__spi0_loop_spi1__enable=0</TD>
    <TD>psu__spi1__grp_ss0__enable=0</TD>
    <TD>psu__spi1__grp_ss1__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi1__grp_ss2__enable=0</TD>
    <TD>psu__spi1__peripheral__enable=0</TD>
    <TD>psu__swdt0__peripheral__enable=1</TD>
    <TD>psu__swdt1__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__tcm0a__power__on=1</TD>
    <TD>psu__tcm0b__power__on=1</TD>
    <TD>psu__tcm1a__power__on=1</TD>
    <TD>psu__tcm1b__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__testscan__peripheral__enable=0</TD>
    <TD>psu__trace__peripheral__enable=0</TD>
    <TD>psu__ttc0__peripheral__enable=1</TD>
    <TD>psu__ttc1__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ttc2__peripheral__enable=1</TD>
    <TD>psu__ttc3__peripheral__enable=1</TD>
    <TD>psu__uart0__baud_rate=9600</TD>
    <TD>psu__uart0__modem__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart0__peripheral__enable=1</TD>
    <TD>psu__uart0__peripheral__io=MIO 18 .. 19</TD>
    <TD>psu__uart0_loop_uart1__enable=0</TD>
    <TD>psu__uart1__baud_rate=9600</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart1__modem__enable=0</TD>
    <TD>psu__uart1__peripheral__enable=1</TD>
    <TD>psu__uart1__peripheral__io=MIO 20 .. 21</TD>
    <TD>psu__usb0__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__usb0__peripheral__io=MIO 52 .. 63</TD>
    <TD>psu__usb1__peripheral__enable=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lutar-1=8</TD>
    <TD>timing-18=16</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>clocks=0.013304</TD>
    <TD>confidence_level_clock_activity=High</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_io_activity=Low</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>devstatic=0.779207</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xczu9eg-ffvb1156-2-e</TD>
    <TD>dsp_output_toggle=12.500000</TD>
    <TD>dynamic=6.553335</TD>
    <TD>effective_thetaja=1.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_probability=0.990000</TD>
    <TD>family=zynquplus</TD>
    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
</TR><TR ALIGN='LEFT'>    <TD>heatsink=medium (Medium Profile)</TD>
    <TD>i/o=0.002567</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=32.1 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>logic=1.989445</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_voltage=0.900000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtvccaux_dynamic_current=0.000000</TD>
    <TD>mgtvccaux_static_current=0.000000</TD>
    <TD>mgtvccaux_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=7.332542</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_enable=1.000000</TD>
    <TD>output_load=0.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=ffvb1156</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_clock_constrained=23.820000</TD>
    <TD>pct_inputs_defined=0</TD>
    <TD>platform=lin64</TD>
    <TD>process=typical</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8=2.676694</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
    <TD>signals=1.866509</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>speedgrade=-2</TD>
    <TD>static_prob=False</TD>
    <TD>sysmon=0.004817</TD>
    <TD>temp_grade=extended</TD>
</TR><TR ALIGN='LEFT'>    <TD>thetajb=2.0 (C/W)</TD>
    <TD>thetasa=1.5 (C/W)</TD>
    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_effective_thetaja=1.0</TD>
    <TD>user_junc_temp=32.1 (C)</TD>
    <TD>user_thetajb=2.0 (C/W)</TD>
    <TD>user_thetasa=1.5 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psadc_dynamic_current=0.000000</TD>
    <TD>vcc_psadc_static_current=0.001500</TD>
    <TD>vcc_psadc_total_current=0.001500</TD>
    <TD>vcc_psadc_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psaux_dynamic_current=0.000002</TD>
    <TD>vcc_psaux_static_current=0.002200</TD>
    <TD>vcc_psaux_total_current=0.002202</TD>
    <TD>vcc_psaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psbatt_dynamic_current=0.000000</TD>
    <TD>vcc_psbatt_static_current=0.000000</TD>
    <TD>vcc_psbatt_total_current=0.000000</TD>
    <TD>vcc_psbatt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psddr_pll_dynamic_current=0.011213</TD>
    <TD>vcc_psddr_pll_static_current=0.001000</TD>
    <TD>vcc_psddr_pll_total_current=0.012213</TD>
    <TD>vcc_psddr_pll_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_ddr_dynamic_current=0.685489</TD>
    <TD>vcc_psintfp_ddr_static_current=0.004834</TD>
    <TD>vcc_psintfp_ddr_total_current=0.690323</TD>
    <TD>vcc_psintfp_ddr_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_dynamic_current=1.034106</TD>
    <TD>vcc_psintfp_static_current=0.038684</TD>
    <TD>vcc_psintfp_total_current=1.072790</TD>
    <TD>vcc_psintfp_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintlp_dynamic_current=0.268236</TD>
    <TD>vcc_psintlp_static_current=0.007831</TD>
    <TD>vcc_psintlp_total_current=0.276067</TD>
    <TD>vcc_psintlp_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_pspll_dynamic_current=0.071080</TD>
    <TD>vcc_pspll_static_current=0.002000</TD>
    <TD>vcc_pspll_total_current=0.073080</TD>
    <TD>vcc_pspll_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.008000</TD>
    <TD>vccadc_total_current=0.008000</TD>
    <TD>vccadc_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_dynamic_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.000480</TD>
    <TD>vccaux_io_static_current=0.032633</TD>
    <TD>vccaux_io_total_current=0.033113</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.191285</TD>
    <TD>vccaux_total_current=0.191285</TD>
    <TD>vccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_dynamic_current=0.000000</TD>
    <TD>vccbram_static_current=0.003415</TD>
    <TD>vccbram_total_current=0.003415</TD>
    <TD>vccbram_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_dynamic_current=4.557764</TD>
    <TD>vccint_io_dynamic_current=0.000000</TD>
    <TD>vccint_io_static_current=0.036368</TD>
    <TD>vccint_io_total_current=0.036368</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_voltage=0.850000</TD>
    <TD>vccint_static_current=0.231082</TD>
    <TD>vccint_total_current=4.788846</TD>
    <TD>vccint_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
    <TD>vcco18_total_current=0.000000</TD>
    <TD>vcco18_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_dynamic_current=0.000508</TD>
    <TD>vcco33_static_current=0.008589</TD>
    <TD>vcco33_total_current=0.009097</TD>
    <TD>vcco33_voltage=3.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psddr_504_dynamic_current=0.586041</TD>
    <TD>vcco_psddr_504_static_current=0.034000</TD>
    <TD>vcco_psddr_504_total_current=0.620041</TD>
    <TD>vcco_psddr_504_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio0_500_dynamic_current=0.000533</TD>
    <TD>vcco_psio0_500_static_current=0.000600</TD>
    <TD>vcco_psio0_500_total_current=0.001133</TD>
    <TD>vcco_psio0_500_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio1_501_dynamic_current=0.000267</TD>
    <TD>vcco_psio1_501_static_current=0.000600</TD>
    <TD>vcco_psio1_501_total_current=0.000867</TD>
    <TD>vcco_psio1_501_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio2_502_dynamic_current=0.000267</TD>
    <TD>vcco_psio2_502_static_current=0.000600</TD>
    <TD>vcco_psio2_502_total_current=0.000867</TD>
    <TD>vcco_psio2_502_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio3_503_dynamic_current=0.000000</TD>
    <TD>vcco_psio3_503_static_current=0.000600</TD>
    <TD>vcco_psio3_503_total_current=0.000600</TD>
    <TD>vcco_psio3_503_voltage=3.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=2019.1</TD>
    <TD>vps_mgtravcc_dynamic_current=0.137630</TD>
    <TD>vps_mgtravcc_static_current=0.001000</TD>
    <TD>vps_mgtravcc_total_current=0.138630</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravcc_voltage=0.850000</TD>
    <TD>vps_mgtravtt_dynamic_current=0.033000</TD>
    <TD>vps_mgtravtt_static_current=0.001000</TD>
    <TD>vps_mgtravtt_total_current=0.034000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravtt_voltage=1.800000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=1</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_ps_functional_category=Clock</TD>
    <TD>bufg_ps_used=1</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=138</TD>
    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=66</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=3030</TD>
    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=95</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=12</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=214</TD>
    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=1118</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=682</TD>
    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=539</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=1390</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=10751</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=489</TD>
    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8_functional_category=Advanced</TD>
    <TD>ps8_used=1</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=196</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=28</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=70</TD>
    <TD>sysmone4_functional_category=Advanced</TD>
    <TD>sysmone4_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xczu9eg-ffvb1156-2-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=Base_Zynq_MPSoC_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:02:53s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=2636.883MB</TD>
    <TD>memory_peak=4332.285MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
