# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/1st_arch/alu.v" \
"../../../../../src/1st_arch/fpu/fabs.v" \
"../../../../../src/1st_arch/fpu/fadd.v" \
"../../../../../src/1st_arch/fpu/fdiv.v" \
"../../../../../src/1st_arch/fpu/finv.v" \
"../../../../../src/1st_arch/fpu/fmul.v" \
"../../../../../src/1st_arch/fpu/fneg.v" \
"../../../../../src/1st_arch/fpu.v" \
"../../../../../src/1st_arch/fpu/fsqrt.v" \
"../../../../../src/1st_arch/fpu/fsub.v" \
"../../../../../src/1st_arch/multi_control_unit.v" \
"../../../../../src/1st_arch/rams_dp_wf.v" \
"../../../../../src/1st_arch/rams_sp_rf.v" \

sv xil_defaultlib  \
"D:/hardware/hardware7/uart_loopback_win/uart_rx.sv" \
"D:/hardware/hardware7/uart_loopback_win/uart_tx.sv" \

verilog xil_defaultlib  \
"../../../../../src/1st_arch/multicycle_1st.v" \
"../../../../../src/reset_test.v" \
"../../../../1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_multicycle_cpu_0_0/sim/arch_1st_multicycle_cpu_0_0.v" \
"../../../../1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_sim_clk_gen_0_0/sim/arch_1st_sim_clk_gen_0_0.v" \
"../../../../1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_sim_clk_gen_1_0/sim/arch_1st_sim_clk_gen_1_0.v" \
"../../../../1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_send_reset_0_0/sim/arch_1st_send_reset_0_0.v" \
"../../../../1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_util_vector_logic_0_0/sim/arch_1st_util_vector_logic_0_0.v" \
"../../../../1st_architecture.ip_user_files/bd/arch_1st/sim/arch_1st.v" \
"../../../../1st_architecture.srcs/sources_1/bd/arch_1st/hdl/arch_1st_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
