
Pingpong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003420  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  080035a8  080035a8  000135a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003650  08003650  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003650  08003650  00013650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003658  08003658  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003658  08003658  00013658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800365c  0800365c  0001365c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003660  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  0800366c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  0800366c  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b9bf  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b6b  00000000  00000000  0002b9fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008f0  00000000  00000000  0002d568  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007e8  00000000  00000000  0002de58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025a14  00000000  00000000  0002e640  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000905d  00000000  00000000  00054054  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e4766  00000000  00000000  0005d0b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00141817  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021f8  00000000  00000000  00141894  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003590 	.word	0x08003590

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003590 	.word	0x08003590

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b0b8      	sub	sp, #224	; 0xe0
 80004cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80004d2:	2244      	movs	r2, #68	; 0x44
 80004d4:	2100      	movs	r1, #0
 80004d6:	4618      	mov	r0, r3
 80004d8:	f003 f852 	bl	8003580 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004dc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]
 80004e4:	605a      	str	r2, [r3, #4]
 80004e6:	609a      	str	r2, [r3, #8]
 80004e8:	60da      	str	r2, [r3, #12]
 80004ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ec:	463b      	mov	r3, r7
 80004ee:	2288      	movs	r2, #136	; 0x88
 80004f0:	2100      	movs	r1, #0
 80004f2:	4618      	mov	r0, r3
 80004f4:	f003 f844 	bl	8003580 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004f8:	2302      	movs	r3, #2
 80004fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000502:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000506:	2310      	movs	r3, #16
 8000508:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800050c:	2302      	movs	r3, #2
 800050e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000512:	2302      	movs	r3, #2
 8000514:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000518:	2301      	movs	r3, #1
 800051a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800051e:	230a      	movs	r3, #10
 8000520:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000524:	2307      	movs	r3, #7
 8000526:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800052a:	2302      	movs	r3, #2
 800052c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000530:	2302      	movs	r3, #2
 8000532:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000536:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800053a:	4618      	mov	r0, r3
 800053c:	f001 f8d2 	bl	80016e4 <HAL_RCC_OscConfig>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000546:	f000 f8f0 	bl	800072a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054a:	230f      	movs	r3, #15
 800054c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000550:	2303      	movs	r3, #3
 8000552:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000556:	2300      	movs	r3, #0
 8000558:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800055c:	2300      	movs	r3, #0
 800055e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000568:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800056c:	2104      	movs	r1, #4
 800056e:	4618      	mov	r0, r3
 8000570:	f001 fc68 	bl	8001e44 <HAL_RCC_ClockConfig>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800057a:	f000 f8d6 	bl	800072a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800057e:	2302      	movs	r3, #2
 8000580:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000582:	2300      	movs	r3, #0
 8000584:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000586:	463b      	mov	r3, r7
 8000588:	4618      	mov	r0, r3
 800058a:	f001 fe5f 	bl	800224c <HAL_RCCEx_PeriphCLKConfig>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000594:	f000 f8c9 	bl	800072a <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000598:	f44f 7000 	mov.w	r0, #512	; 0x200
 800059c:	f001 f84c 	bl	8001638 <HAL_PWREx_ControlVoltageScaling>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80005a6:	f000 f8c0 	bl	800072a <Error_Handler>
  }
}
 80005aa:	bf00      	nop
 80005ac:	37e0      	adds	r7, #224	; 0xe0
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
	...

080005b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b08a      	sub	sp, #40	; 0x28
 80005b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ba:	f107 0314 	add.w	r3, r7, #20
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]
 80005c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ca:	4b4d      	ldr	r3, [pc, #308]	; (8000700 <MX_GPIO_Init+0x14c>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ce:	4a4c      	ldr	r2, [pc, #304]	; (8000700 <MX_GPIO_Init+0x14c>)
 80005d0:	f043 0304 	orr.w	r3, r3, #4
 80005d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005d6:	4b4a      	ldr	r3, [pc, #296]	; (8000700 <MX_GPIO_Init+0x14c>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005da:	f003 0304 	and.w	r3, r3, #4
 80005de:	613b      	str	r3, [r7, #16]
 80005e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005e2:	4b47      	ldr	r3, [pc, #284]	; (8000700 <MX_GPIO_Init+0x14c>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e6:	4a46      	ldr	r2, [pc, #280]	; (8000700 <MX_GPIO_Init+0x14c>)
 80005e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ee:	4b44      	ldr	r3, [pc, #272]	; (8000700 <MX_GPIO_Init+0x14c>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	4b41      	ldr	r3, [pc, #260]	; (8000700 <MX_GPIO_Init+0x14c>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005fe:	4a40      	ldr	r2, [pc, #256]	; (8000700 <MX_GPIO_Init+0x14c>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000606:	4b3e      	ldr	r3, [pc, #248]	; (8000700 <MX_GPIO_Init+0x14c>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000612:	4b3b      	ldr	r3, [pc, #236]	; (8000700 <MX_GPIO_Init+0x14c>)
 8000614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000616:	4a3a      	ldr	r2, [pc, #232]	; (8000700 <MX_GPIO_Init+0x14c>)
 8000618:	f043 0302 	orr.w	r3, r3, #2
 800061c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800061e:	4b38      	ldr	r3, [pc, #224]	; (8000700 <MX_GPIO_Init+0x14c>)
 8000620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000622:	f003 0302 	and.w	r3, r3, #2
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LED_5_Pin|LED_6_Pin, GPIO_PIN_RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 51c1 	mov.w	r1, #6176	; 0x1820
 8000630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000634:	f000 ffda 	bl	80015ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_7_Pin|LED_8_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	2160      	movs	r1, #96	; 0x60
 800063c:	4831      	ldr	r0, [pc, #196]	; (8000704 <MX_GPIO_Init+0x150>)
 800063e:	f000 ffd5 	bl	80015ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	f641 0106 	movw	r1, #6150	; 0x1806
 8000648:	482f      	ldr	r0, [pc, #188]	; (8000708 <MX_GPIO_Init+0x154>)
 800064a:	f000 ffcf 	bl	80015ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800064e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000654:	4b2d      	ldr	r3, [pc, #180]	; (800070c <MX_GPIO_Init+0x158>)
 8000656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	4619      	mov	r1, r3
 8000662:	4828      	ldr	r0, [pc, #160]	; (8000704 <MX_GPIO_Init+0x150>)
 8000664:	f000 fe02 	bl	800126c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|LED_5_Pin|LED_6_Pin;
 8000668:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 800066c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2301      	movs	r3, #1
 8000670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000676:	2300      	movs	r3, #0
 8000678:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4619      	mov	r1, r3
 8000680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000684:	f000 fdf2 	bl	800126c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_7_Pin|LED_8_Pin;
 8000688:	2360      	movs	r3, #96	; 0x60
 800068a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068c:	2301      	movs	r3, #1
 800068e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2300      	movs	r3, #0
 8000696:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4819      	ldr	r0, [pc, #100]	; (8000704 <MX_GPIO_Init+0x150>)
 80006a0:	f000 fde4 	bl	800126c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 80006a4:	f641 0306 	movw	r3, #6150	; 0x1806
 80006a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006aa:	2301      	movs	r3, #1
 80006ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	2300      	movs	r3, #0
 80006b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	2300      	movs	r3, #0
 80006b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4812      	ldr	r0, [pc, #72]	; (8000708 <MX_GPIO_Init+0x154>)
 80006be:	f000 fdd5 	bl	800126c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L_button_Pin;
 80006c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006cc:	2301      	movs	r3, #1
 80006ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L_button_GPIO_Port, &GPIO_InitStruct);
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	4619      	mov	r1, r3
 80006d6:	480c      	ldr	r0, [pc, #48]	; (8000708 <MX_GPIO_Init+0x154>)
 80006d8:	f000 fdc8 	bl	800126c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = R_button_Pin;
 80006dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e6:	2301      	movs	r3, #1
 80006e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R_button_GPIO_Port, &GPIO_InitStruct);
 80006ea:	f107 0314 	add.w	r3, r7, #20
 80006ee:	4619      	mov	r1, r3
 80006f0:	4804      	ldr	r0, [pc, #16]	; (8000704 <MX_GPIO_Init+0x150>)
 80006f2:	f000 fdbb 	bl	800126c <HAL_GPIO_Init>

}
 80006f6:	bf00      	nop
 80006f8:	3728      	adds	r7, #40	; 0x28
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40021000 	.word	0x40021000
 8000704:	48000800 	.word	0x48000800
 8000708:	48000400 	.word	0x48000400
 800070c:	10210000 	.word	0x10210000

08000710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */
  
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000714:	f000 fc2a 	bl	8000f6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000718:	f7ff fed6 	bl	80004c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071c:	f7ff ff4a 	bl	80005b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000720:	f000 fb88 	bl	8000e34 <MX_USART2_UART_Init>
  {
    /* USER CODE END WHILE */
	#ifdef RUN_TEST_PROGRAM
	  Test_program();
	#else
	  Pingpong();
 8000724:	f000 f808 	bl	8000738 <Pingpong>
 8000728:	e7fc      	b.n	8000724 <main+0x14>

0800072a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800072a:	b480      	push	{r7}
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800072e:	bf00      	nop
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <Pingpong>:
@brief Pingpong, state machine game function.
@param void, no parameters
@return void, no return value
*/
void Pingpong(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
	bool ButtonPressed = false; // To remember that button is pressed
 800073e:	2300      	movs	r3, #0
 8000740:	73fb      	strb	r3, [r7, #15]

	uint32_t Varv, Speed; // Ball speed
	uint8_t Led; // LEDnr
	uint8_t L_points, R_points;

	State=Start; // Initiate State to Start
 8000742:	4b82      	ldr	r3, [pc, #520]	; (800094c <Pingpong+0x214>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]
	NextState=Start;
 8000748:	4b81      	ldr	r3, [pc, #516]	; (8000950 <Pingpong+0x218>)
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]
	L_points = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	70bb      	strb	r3, [r7, #2]
	R_points = 0;
 8000752:	2300      	movs	r3, #0
 8000754:	707b      	strb	r3, [r7, #1]
	L_serve = true;
 8000756:	2301      	movs	r3, #1
 8000758:	737b      	strb	r3, [r7, #13]
	R_serve = true;
 800075a:	2301      	movs	r3, #1
 800075c:	73bb      	strb	r3, [r7, #14]

	// Number of loops
	/* Infinite loop */
	while (L_points < 4 && R_points < 4)
 800075e:	e0e2      	b.n	8000926 <Pingpong+0x1ee>
	{
		State = NextState;
 8000760:	4b7b      	ldr	r3, [pc, #492]	; (8000950 <Pingpong+0x218>)
 8000762:	781a      	ldrb	r2, [r3, #0]
 8000764:	4b79      	ldr	r3, [pc, #484]	; (800094c <Pingpong+0x214>)
 8000766:	701a      	strb	r2, [r3, #0]
		switch (State) // State machine
 8000768:	4b78      	ldr	r3, [pc, #480]	; (800094c <Pingpong+0x214>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b03      	cmp	r3, #3
 800076e:	f200 80d9 	bhi.w	8000924 <Pingpong+0x1ec>
 8000772:	a201      	add	r2, pc, #4	; (adr r2, 8000778 <Pingpong+0x40>)
 8000774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000778:	08000789 	.word	0x08000789
 800077c:	080007fb 	.word	0x080007fb
 8000780:	08000885 	.word	0x08000885
 8000784:	0800090f 	.word	0x0800090f
		{
		case Start :
		{
			Speed = 500000;
 8000788:	4b72      	ldr	r3, [pc, #456]	; (8000954 <Pingpong+0x21c>)
 800078a:	607b      	str	r3, [r7, #4]
			Led_on(0); // Turn off all LEDs
 800078c:	2000      	movs	r0, #0
 800078e:	f000 f8e3 	bl	8000958 <Led_on>
			if (L_hit() == true && L_serve == true) // L serve
 8000792:	f000 faa3 	bl	8000cdc <L_hit>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d012      	beq.n	80007c2 <Pingpong+0x8a>
 800079c:	7b7b      	ldrb	r3, [r7, #13]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d00f      	beq.n	80007c2 <Pingpong+0x8a>
			{
				L_serve = false;
 80007a2:	2300      	movs	r3, #0
 80007a4:	737b      	strb	r3, [r7, #13]
				R_serve = true;
 80007a6:	2301      	movs	r3, #1
 80007a8:	73bb      	strb	r3, [r7, #14]
				Led = 1;
 80007aa:	2301      	movs	r3, #1
 80007ac:	70fb      	strb	r3, [r7, #3]
				NextState=MoveRight;
 80007ae:	4b68      	ldr	r3, [pc, #416]	; (8000950 <Pingpong+0x218>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	701a      	strb	r2, [r3, #0]
				while (L_hit() == true); // wait until button is released
 80007b4:	bf00      	nop
 80007b6:	f000 fa91 	bl	8000cdc <L_hit>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d1fa      	bne.n	80007b6 <Pingpong+0x7e>
			if (L_hit() == true && L_serve == true) // L serve
 80007c0:	e01a      	b.n	80007f8 <Pingpong+0xc0>
			}
			else
			{
				if (R_hit() == true && R_serve == true) // R serve
 80007c2:	f000 fa9d 	bl	8000d00 <R_hit>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d012      	beq.n	80007f2 <Pingpong+0xba>
 80007cc:	7bbb      	ldrb	r3, [r7, #14]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d00f      	beq.n	80007f2 <Pingpong+0xba>
				{
					L_serve = true;
 80007d2:	2301      	movs	r3, #1
 80007d4:	737b      	strb	r3, [r7, #13]
					R_serve = false;
 80007d6:	2300      	movs	r3, #0
 80007d8:	73bb      	strb	r3, [r7, #14]
					Led = 8;
 80007da:	2308      	movs	r3, #8
 80007dc:	70fb      	strb	r3, [r7, #3]
					NextState=MoveLeft;
 80007de:	4b5c      	ldr	r3, [pc, #368]	; (8000950 <Pingpong+0x218>)
 80007e0:	2202      	movs	r2, #2
 80007e2:	701a      	strb	r2, [r3, #0]
					while (R_hit() == true); // wait until button is released
 80007e4:	bf00      	nop
 80007e6:	f000 fa8b 	bl	8000d00 <R_hit>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d1fa      	bne.n	80007e6 <Pingpong+0xae>
				if (R_hit() == true && R_serve == true) // R serve
 80007f0:	e002      	b.n	80007f8 <Pingpong+0xc0>
				}
				else
					NextState = Start; //Stay in Start state
 80007f2:	4b57      	ldr	r3, [pc, #348]	; (8000950 <Pingpong+0x218>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 80007f8:	e095      	b.n	8000926 <Pingpong+0x1ee>

		case MoveRight :
		{
			Led_on(Led);
 80007fa:	78fb      	ldrb	r3, [r7, #3]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 f8ab 	bl	8000958 <Led_on>
			Varv = Speed;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	60bb      	str	r3, [r7, #8]

			while (Varv != 0)
 8000806:	e009      	b.n	800081c <Pingpong+0xe4>
			{
				if (R_hit()) ButtonPressed = true; // R hit
 8000808:	f000 fa7a 	bl	8000d00 <R_hit>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <Pingpong+0xde>
 8000812:	2301      	movs	r3, #1
 8000814:	73fb      	strb	r3, [r7, #15]
				Varv--;
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	3b01      	subs	r3, #1
 800081a:	60bb      	str	r3, [r7, #8]
			while (Varv != 0)
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d1f2      	bne.n	8000808 <Pingpong+0xd0>
			}
			if (ButtonPressed) // R pressed
 8000822:	7bfb      	ldrb	r3, [r7, #15]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d014      	beq.n	8000852 <Pingpong+0x11a>
			{
				if (Led == 8) // and LED8 active
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	2b08      	cmp	r3, #8
 800082c:	d10a      	bne.n	8000844 <Pingpong+0x10c>
				{
					Speed -= 50000;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f5a3 4343 	sub.w	r3, r3, #49920	; 0xc300
 8000834:	3b50      	subs	r3, #80	; 0x50
 8000836:	607b      	str	r3, [r7, #4]
					NextState=MoveLeft; // return ball
 8000838:	4b45      	ldr	r3, [pc, #276]	; (8000950 <Pingpong+0x218>)
 800083a:	2202      	movs	r2, #2
 800083c:	701a      	strb	r2, [r3, #0]
					Led=7;
 800083e:	2307      	movs	r3, #7
 8000840:	70fb      	strb	r3, [r7, #3]
 8000842:	e013      	b.n	800086c <Pingpong+0x134>
				}
				else
				{
					L_points++;
 8000844:	78bb      	ldrb	r3, [r7, #2]
 8000846:	3301      	adds	r3, #1
 8000848:	70bb      	strb	r3, [r7, #2]
					NextState=ShowScore; // hit to early
 800084a:	4b41      	ldr	r3, [pc, #260]	; (8000950 <Pingpong+0x218>)
 800084c:	2203      	movs	r2, #3
 800084e:	701a      	strb	r2, [r3, #0]
 8000850:	e00c      	b.n	800086c <Pingpong+0x134>
				}
			}
			else
			{
				if (Led == 9) // no hit or to late
 8000852:	78fb      	ldrb	r3, [r7, #3]
 8000854:	2b09      	cmp	r3, #9
 8000856:	d106      	bne.n	8000866 <Pingpong+0x12e>
				{
					L_points++;
 8000858:	78bb      	ldrb	r3, [r7, #2]
 800085a:	3301      	adds	r3, #1
 800085c:	70bb      	strb	r3, [r7, #2]
					NextState=ShowScore;
 800085e:	4b3c      	ldr	r3, [pc, #240]	; (8000950 <Pingpong+0x218>)
 8000860:	2203      	movs	r2, #3
 8000862:	701a      	strb	r2, [r3, #0]
 8000864:	e002      	b.n	800086c <Pingpong+0x134>
				}
				else
					NextState=MoveRight; // ball continues to move right
 8000866:	4b3a      	ldr	r3, [pc, #232]	; (8000950 <Pingpong+0x218>)
 8000868:	2201      	movs	r2, #1
 800086a:	701a      	strb	r2, [r3, #0]
			}
			if (!ButtonPressed) Led++; // prepare to turn next LED on
 800086c:	7bfb      	ldrb	r3, [r7, #15]
 800086e:	f083 0301 	eor.w	r3, r3, #1
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2b00      	cmp	r3, #0
 8000876:	d002      	beq.n	800087e <Pingpong+0x146>
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	3301      	adds	r3, #1
 800087c:	70fb      	strb	r3, [r7, #3]
			ButtonPressed=false;
 800087e:	2300      	movs	r3, #0
 8000880:	73fb      	strb	r3, [r7, #15]
		}
		break;
 8000882:	e050      	b.n	8000926 <Pingpong+0x1ee>

		case MoveLeft :
		{
			Led_on(Led);
 8000884:	78fb      	ldrb	r3, [r7, #3]
 8000886:	4618      	mov	r0, r3
 8000888:	f000 f866 	bl	8000958 <Led_on>
			Varv = Speed;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	60bb      	str	r3, [r7, #8]
			while (Varv != 0)
 8000890:	e009      	b.n	80008a6 <Pingpong+0x16e>
			{
				if (L_hit()) ButtonPressed = true; // L hit
 8000892:	f000 fa23 	bl	8000cdc <L_hit>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <Pingpong+0x168>
 800089c:	2301      	movs	r3, #1
 800089e:	73fb      	strb	r3, [r7, #15]
				Varv--;
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	3b01      	subs	r3, #1
 80008a4:	60bb      	str	r3, [r7, #8]
			while (Varv != 0)
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d1f2      	bne.n	8000892 <Pingpong+0x15a>
			}
			if (ButtonPressed) // L pressed
 80008ac:	7bfb      	ldrb	r3, [r7, #15]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d014      	beq.n	80008dc <Pingpong+0x1a4>
			{
				if (Led == 1)	// and LED1 active
 80008b2:	78fb      	ldrb	r3, [r7, #3]
 80008b4:	2b01      	cmp	r3, #1
 80008b6:	d10a      	bne.n	80008ce <Pingpong+0x196>
				{
					Speed -= 50000;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f5a3 4343 	sub.w	r3, r3, #49920	; 0xc300
 80008be:	3b50      	subs	r3, #80	; 0x50
 80008c0:	607b      	str	r3, [r7, #4]
					NextState=MoveRight; // return ball
 80008c2:	4b23      	ldr	r3, [pc, #140]	; (8000950 <Pingpong+0x218>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	701a      	strb	r2, [r3, #0]
					Led=2;
 80008c8:	2302      	movs	r3, #2
 80008ca:	70fb      	strb	r3, [r7, #3]
 80008cc:	e013      	b.n	80008f6 <Pingpong+0x1be>
				}
				else
				{
					R_points++;
 80008ce:	787b      	ldrb	r3, [r7, #1]
 80008d0:	3301      	adds	r3, #1
 80008d2:	707b      	strb	r3, [r7, #1]
					NextState=ShowScore; // hit to early
 80008d4:	4b1e      	ldr	r3, [pc, #120]	; (8000950 <Pingpong+0x218>)
 80008d6:	2203      	movs	r2, #3
 80008d8:	701a      	strb	r2, [r3, #0]
 80008da:	e00c      	b.n	80008f6 <Pingpong+0x1be>
				}
			}
			else
			{
				if (Led == 0) // no hit or to late
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d106      	bne.n	80008f0 <Pingpong+0x1b8>
				{
					R_points++;
 80008e2:	787b      	ldrb	r3, [r7, #1]
 80008e4:	3301      	adds	r3, #1
 80008e6:	707b      	strb	r3, [r7, #1]
					NextState=ShowScore;
 80008e8:	4b19      	ldr	r3, [pc, #100]	; (8000950 <Pingpong+0x218>)
 80008ea:	2203      	movs	r2, #3
 80008ec:	701a      	strb	r2, [r3, #0]
 80008ee:	e002      	b.n	80008f6 <Pingpong+0x1be>
				}
				else
					NextState=MoveLeft; // ball continues to move left
 80008f0:	4b17      	ldr	r3, [pc, #92]	; (8000950 <Pingpong+0x218>)
 80008f2:	2202      	movs	r2, #2
 80008f4:	701a      	strb	r2, [r3, #0]
			}
			if (!ButtonPressed) Led--; // prepare to turn next LED on
 80008f6:	7bfb      	ldrb	r3, [r7, #15]
 80008f8:	f083 0301 	eor.w	r3, r3, #1
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d002      	beq.n	8000908 <Pingpong+0x1d0>
 8000902:	78fb      	ldrb	r3, [r7, #3]
 8000904:	3b01      	subs	r3, #1
 8000906:	70fb      	strb	r3, [r7, #3]
			ButtonPressed=false;
 8000908:	2300      	movs	r3, #0
 800090a:	73fb      	strb	r3, [r7, #15]
		}
		break;
 800090c:	e00b      	b.n	8000926 <Pingpong+0x1ee>

		case ShowScore :
		{
			Show_points(L_points, R_points, 1000);
 800090e:	7879      	ldrb	r1, [r7, #1]
 8000910:	78bb      	ldrb	r3, [r7, #2]
 8000912:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000916:	4618      	mov	r0, r3
 8000918:	f000 f92e 	bl	8000b78 <Show_points>
			NextState=Start;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <Pingpong+0x218>)
 800091e:	2200      	movs	r2, #0
 8000920:	701a      	strb	r2, [r3, #0]
			break;
 8000922:	e000      	b.n	8000926 <Pingpong+0x1ee>
		}

		default :
			break;
 8000924:	bf00      	nop
	while (L_points < 4 && R_points < 4)
 8000926:	78bb      	ldrb	r3, [r7, #2]
 8000928:	2b03      	cmp	r3, #3
 800092a:	d803      	bhi.n	8000934 <Pingpong+0x1fc>
 800092c:	787b      	ldrb	r3, [r7, #1]
 800092e:	2b03      	cmp	r3, #3
 8000930:	f67f af16 	bls.w	8000760 <Pingpong+0x28>
		}
	}
	Show_points(L_points, R_points, 5000);
 8000934:	7879      	ldrb	r1, [r7, #1]
 8000936:	78bb      	ldrb	r3, [r7, #2]
 8000938:	f241 3288 	movw	r2, #5000	; 0x1388
 800093c:	4618      	mov	r0, r3
 800093e:	f000 f91b 	bl	8000b78 <Show_points>
} // End of function Pingpong
 8000942:	bf00      	nop
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000028 	.word	0x20000028
 8000950:	20000029 	.word	0x20000029
 8000954:	0007a120 	.word	0x0007a120

08000958 <Led_on>:
@param uint8_t Lednr, number to the Led that is turned on
 	   Lednr can be 1-8, all other values turns all leds off.
@return void
*/
void Led_on(uint8_t Lednr)
{
 8000958:	b5b0      	push	{r4, r5, r7, lr}
 800095a:	b090      	sub	sp, #64	; 0x40
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	71fb      	strb	r3, [r7, #7]
	const uint32_t PORTS[] = {LED_1_GPIO_Port, LED_2_GPIO_Port, LED_3_GPIO_Port, LED_4_GPIO_Port, LED_5_GPIO_Port,
 8000962:	4b2a      	ldr	r3, [pc, #168]	; (8000a0c <Led_on+0xb4>)
 8000964:	f107 041c 	add.w	r4, r7, #28
 8000968:	461d      	mov	r5, r3
 800096a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800096e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000972:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
						LED_6_GPIO_Port, LED_7_GPIO_Port, LED_8_GPIO_Port};
	const uint16_t PINS[] = {LED_1_Pin, LED_2_Pin, LED_3_Pin, LED_4_Pin, LED_5_Pin, LED_6_Pin,
 8000976:	4b26      	ldr	r3, [pc, #152]	; (8000a10 <Led_on+0xb8>)
 8000978:	f107 040c 	add.w	r4, r7, #12
 800097c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800097e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
						LED_7_Pin, LED_8_Pin};

	uint8_t i;
	for (i=1; i<=8; i++)
 8000982:	2301      	movs	r3, #1
 8000984:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000988:	e038      	b.n	80009fc <Led_on+0xa4>
	{
		if (Lednr==i) HAL_GPIO_WritePin(PORTS[i-1], PINS[i-1], GPIO_PIN_SET);
 800098a:	79fa      	ldrb	r2, [r7, #7]
 800098c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000990:	429a      	cmp	r2, r3
 8000992:	d117      	bne.n	80009c4 <Led_on+0x6c>
 8000994:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000998:	3b01      	subs	r3, #1
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80009a0:	4413      	add	r3, r2
 80009a2:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80009ac:	3b01      	subs	r3, #1
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80009b4:	4413      	add	r3, r2
 80009b6:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80009ba:	2201      	movs	r2, #1
 80009bc:	4619      	mov	r1, r3
 80009be:	f000 fe15 	bl	80015ec <HAL_GPIO_WritePin>
 80009c2:	e016      	b.n	80009f2 <Led_on+0x9a>
		else HAL_GPIO_WritePin(PORTS[i-1], PINS[i-1], GPIO_PIN_RESET);
 80009c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80009c8:	3b01      	subs	r3, #1
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80009d0:	4413      	add	r3, r2
 80009d2:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80009dc:	3b01      	subs	r3, #1
 80009de:	005b      	lsls	r3, r3, #1
 80009e0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80009e4:	4413      	add	r3, r2
 80009e6:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80009ea:	2200      	movs	r2, #0
 80009ec:	4619      	mov	r1, r3
 80009ee:	f000 fdfd 	bl	80015ec <HAL_GPIO_WritePin>
	for (i=1; i<=8; i++)
 80009f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80009f6:	3301      	adds	r3, #1
 80009f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80009fc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a00:	2b08      	cmp	r3, #8
 8000a02:	d9c2      	bls.n	800098a <Led_on+0x32>
	} // End for loop
	return;
 8000a04:	bf00      	nop
} // End of function Led_on
 8000a06:	3740      	adds	r7, #64	; 0x40
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a0c:	080035a8 	.word	0x080035a8
 8000a10:	080035c8 	.word	0x080035c8

08000a14 <Blink_LEDs>:

void Blink_LEDs(uint8_t times)
{
 8000a14:	b590      	push	{r4, r7, lr}
 8000a16:	b091      	sub	sp, #68	; 0x44
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	71fb      	strb	r3, [r7, #7]
	const uint32_t L_PORTS[] = {LED_1_GPIO_Port, LED_2_GPIO_Port, LED_3_GPIO_Port, LED_4_GPIO_Port};
 8000a1e:	4b52      	ldr	r3, [pc, #328]	; (8000b68 <Blink_LEDs+0x154>)
 8000a20:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8000a24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const uint16_t L_PINS[] = {LED_1_Pin, LED_2_Pin, LED_3_Pin, LED_4_Pin};
 8000a2a:	4a50      	ldr	r2, [pc, #320]	; (8000b6c <Blink_LEDs+0x158>)
 8000a2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a34:	e883 0003 	stmia.w	r3, {r0, r1}

	const uint32_t R_PORTS[] = {LED_8_GPIO_Port, LED_7_GPIO_Port, LED_6_GPIO_Port, LED_5_GPIO_Port};
 8000a38:	4b4d      	ldr	r3, [pc, #308]	; (8000b70 <Blink_LEDs+0x15c>)
 8000a3a:	f107 0414 	add.w	r4, r7, #20
 8000a3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const uint16_t R_PINS[] = {LED_8_Pin, LED_7_Pin, LED_6_Pin, LED_5_Pin};
 8000a44:	4a4b      	ldr	r2, [pc, #300]	; (8000b74 <Blink_LEDs+0x160>)
 8000a46:	f107 030c 	add.w	r3, r7, #12
 8000a4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a4e:	e883 0003 	stmia.w	r3, {r0, r1}

	uint8_t nob;

	// Blink 0.1 s after missed ball
	for (nob=0; nob < times; nob++)
 8000a52:	2300      	movs	r3, #0
 8000a54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000a58:	e079      	b.n	8000b4e <Blink_LEDs+0x13a>
	{
		uint8_t i;
		for (i=0; i<4; i++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000a60:	e02e      	b.n	8000ac0 <Blink_LEDs+0xac>
		{
			HAL_GPIO_WritePin(R_PORTS[i], R_PINS[i], GPIO_PIN_SET);
 8000a62:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000a6c:	4413      	add	r3, r2
 8000a6e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000a72:	4618      	mov	r0, r3
 8000a74:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000a7e:	4413      	add	r3, r2
 8000a80:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8000a84:	2201      	movs	r2, #1
 8000a86:	4619      	mov	r1, r3
 8000a88:	f000 fdb0 	bl	80015ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(L_PORTS[i], L_PINS[i], GPIO_PIN_SET);
 8000a8c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000a96:	4413      	add	r3, r2
 8000a98:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000aa8:	4413      	add	r3, r2
 8000aaa:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	f000 fd9b 	bl	80015ec <HAL_GPIO_WritePin>
		for (i=0; i<4; i++)
 8000ab6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000aba:	3301      	adds	r3, #1
 8000abc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000ac0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000ac4:	2b03      	cmp	r3, #3
 8000ac6:	d9cc      	bls.n	8000a62 <Blink_LEDs+0x4e>
		}

		HAL_Delay(100);
 8000ac8:	2064      	movs	r0, #100	; 0x64
 8000aca:	f000 fac7 	bl	800105c <HAL_Delay>

		for (i=0; i<4; i++)
 8000ace:	2300      	movs	r3, #0
 8000ad0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000ad4:	e02e      	b.n	8000b34 <Blink_LEDs+0x120>
		{
			HAL_GPIO_WritePin(R_PORTS[i], R_PINS[i], GPIO_PIN_RESET);
 8000ad6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000ae0:	4413      	add	r3, r2
 8000ae2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000af2:	4413      	add	r3, r2
 8000af4:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8000af8:	2200      	movs	r2, #0
 8000afa:	4619      	mov	r1, r3
 8000afc:	f000 fd76 	bl	80015ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(L_PORTS[i], L_PINS[i], GPIO_PIN_RESET);
 8000b00:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000b0a:	4413      	add	r3, r2
 8000b0c:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000b1c:	4413      	add	r3, r2
 8000b1e:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8000b22:	2200      	movs	r2, #0
 8000b24:	4619      	mov	r1, r3
 8000b26:	f000 fd61 	bl	80015ec <HAL_GPIO_WritePin>
		for (i=0; i<4; i++)
 8000b2a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000b2e:	3301      	adds	r3, #1
 8000b30:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000b34:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000b38:	2b03      	cmp	r3, #3
 8000b3a:	d9cc      	bls.n	8000ad6 <Blink_LEDs+0xc2>
		}

		HAL_Delay(300);
 8000b3c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b40:	f000 fa8c 	bl	800105c <HAL_Delay>
	for (nob=0; nob < times; nob++)
 8000b44:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000b48:	3301      	adds	r3, #1
 8000b4a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000b4e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d380      	bcc.n	8000a5a <Blink_LEDs+0x46>
	}

	HAL_Delay(500);
 8000b58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b5c:	f000 fa7e 	bl	800105c <HAL_Delay>
}
 8000b60:	bf00      	nop
 8000b62:	3744      	adds	r7, #68	; 0x44
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd90      	pop	{r4, r7, pc}
 8000b68:	080035d8 	.word	0x080035d8
 8000b6c:	080035e8 	.word	0x080035e8
 8000b70:	080035f0 	.word	0x080035f0
 8000b74:	08003600 	.word	0x08003600

08000b78 <Show_points>:
@param1 uint8_t L_points points for left player
@param2 uint8_t R_points points for right player
@return void, no return value
*/
void Show_points(uint8_t L_points, uint8_t R_points, uint32_t duration)
{
 8000b78:	b590      	push	{r4, r7, lr}
 8000b7a:	b091      	sub	sp, #68	; 0x44
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	603a      	str	r2, [r7, #0]
 8000b82:	71fb      	strb	r3, [r7, #7]
 8000b84:	460b      	mov	r3, r1
 8000b86:	71bb      	strb	r3, [r7, #6]
	const uint32_t L_PORTS[] = {LED_1_GPIO_Port, LED_2_GPIO_Port, LED_3_GPIO_Port, LED_4_GPIO_Port};
 8000b88:	4b50      	ldr	r3, [pc, #320]	; (8000ccc <Show_points+0x154>)
 8000b8a:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8000b8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const uint16_t L_PINS[] = {LED_1_Pin, LED_2_Pin, LED_3_Pin, LED_4_Pin};
 8000b94:	4a4e      	ldr	r2, [pc, #312]	; (8000cd0 <Show_points+0x158>)
 8000b96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b9e:	e883 0003 	stmia.w	r3, {r0, r1}

	const uint32_t R_PORTS[] = {LED_8_GPIO_Port, LED_7_GPIO_Port, LED_6_GPIO_Port, LED_5_GPIO_Port};
 8000ba2:	4b4c      	ldr	r3, [pc, #304]	; (8000cd4 <Show_points+0x15c>)
 8000ba4:	f107 0414 	add.w	r4, r7, #20
 8000ba8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000baa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const uint16_t R_PINS[] = {LED_8_Pin, LED_7_Pin, LED_6_Pin, LED_5_Pin};
 8000bae:	4a4a      	ldr	r2, [pc, #296]	; (8000cd8 <Show_points+0x160>)
 8000bb0:	f107 030c 	add.w	r3, r7, #12
 8000bb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bb8:	e883 0003 	stmia.w	r3, {r0, r1}

	Blink_LEDs(3);
 8000bbc:	2003      	movs	r0, #3
 8000bbe:	f7ff ff29 	bl	8000a14 <Blink_LEDs>

	uint8_t i;

	// Right points
	for (i=0; i<R_points; i++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000bc8:	e019      	b.n	8000bfe <Show_points+0x86>
		HAL_GPIO_WritePin(R_PORTS[i], R_PINS[i], GPIO_PIN_SET);
 8000bca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000bd4:	4413      	add	r3, r2
 8000bd6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000be6:	4413      	add	r3, r2
 8000be8:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8000bec:	2201      	movs	r2, #1
 8000bee:	4619      	mov	r1, r3
 8000bf0:	f000 fcfc 	bl	80015ec <HAL_GPIO_WritePin>
	for (i=0; i<R_points; i++)
 8000bf4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000bfe:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d3e0      	bcc.n	8000bca <Show_points+0x52>

	// Left points
	for (i=0; i<L_points; i++)
 8000c08:	2300      	movs	r3, #0
 8000c0a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000c0e:	e019      	b.n	8000c44 <Show_points+0xcc>
		HAL_GPIO_WritePin(L_PORTS[i], L_PINS[i], GPIO_PIN_SET);
 8000c10:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000c1a:	4413      	add	r3, r2
 8000c1c:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8000c20:	4618      	mov	r0, r3
 8000c22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000c2c:	4413      	add	r3, r2
 8000c2e:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8000c32:	2201      	movs	r2, #1
 8000c34:	4619      	mov	r1, r3
 8000c36:	f000 fcd9 	bl	80015ec <HAL_GPIO_WritePin>
	for (i=0; i<L_points; i++)
 8000c3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c3e:	3301      	adds	r3, #1
 8000c40:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000c44:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d3e0      	bcc.n	8000c10 <Show_points+0x98>

	HAL_Delay(duration);
 8000c4e:	6838      	ldr	r0, [r7, #0]
 8000c50:	f000 fa04 	bl	800105c <HAL_Delay>

	// Reset all pins
	for (i=0; i<4; i++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000c5a:	e02e      	b.n	8000cba <Show_points+0x142>
	{
		HAL_GPIO_WritePin(R_PORTS[i], R_PINS[i], GPIO_PIN_RESET);
 8000c5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000c66:	4413      	add	r3, r2
 8000c68:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000c78:	4413      	add	r3, r2
 8000c7a:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	4619      	mov	r1, r3
 8000c82:	f000 fcb3 	bl	80015ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(L_PORTS[i], L_PINS[i], GPIO_PIN_RESET);
 8000c86:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000c90:	4413      	add	r3, r2
 8000c92:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000ca2:	4413      	add	r3, r2
 8000ca4:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	4619      	mov	r1, r3
 8000cac:	f000 fc9e 	bl	80015ec <HAL_GPIO_WritePin>
	for (i=0; i<4; i++)
 8000cb0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000cba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000cbe:	2b03      	cmp	r3, #3
 8000cc0:	d9cc      	bls.n	8000c5c <Show_points+0xe4>
	}
}
 8000cc2:	bf00      	nop
 8000cc4:	3744      	adds	r7, #68	; 0x44
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd90      	pop	{r4, r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	080035d8 	.word	0x080035d8
 8000cd0:	080035e8 	.word	0x080035e8
 8000cd4:	080035f0 	.word	0x080035f0
 8000cd8:	08003600 	.word	0x08003600

08000cdc <L_hit>:
@brief L_hit, check if L button is pressed
@param void
@return bool, true if L button is pressed
*/
bool L_hit(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(L_button_GPIO_Port, L_button_Pin) == 0)
 8000ce0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <L_hit+0x20>)
 8000ce6:	f000 fc69 	bl	80015bc <HAL_GPIO_ReadPin>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d101      	bne.n	8000cf4 <L_hit+0x18>
		return true;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	e000      	b.n	8000cf6 <L_hit+0x1a>
	else
		return false;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	48000400 	.word	0x48000400

08000d00 <R_hit>:
@brief R_hit, check if R button is pressed
@param void
@return bool, true if R button is pressed
*/
bool R_hit(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(R_button_GPIO_Port, R_button_Pin) == 0)
 8000d04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d08:	4805      	ldr	r0, [pc, #20]	; (8000d20 <R_hit+0x20>)
 8000d0a:	f000 fc57 	bl	80015bc <HAL_GPIO_ReadPin>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d101      	bne.n	8000d18 <R_hit+0x18>
			return true;
 8000d14:	2301      	movs	r3, #1
 8000d16:	e000      	b.n	8000d1a <R_hit+0x1a>
	else
		return false;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	48000800 	.word	0x48000800

08000d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <HAL_MspInit+0x44>)
 8000d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d2e:	4a0e      	ldr	r2, [pc, #56]	; (8000d68 <HAL_MspInit+0x44>)
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	6613      	str	r3, [r2, #96]	; 0x60
 8000d36:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <HAL_MspInit+0x44>)
 8000d38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	607b      	str	r3, [r7, #4]
 8000d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d42:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <HAL_MspInit+0x44>)
 8000d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d46:	4a08      	ldr	r2, [pc, #32]	; (8000d68 <HAL_MspInit+0x44>)
 8000d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d4e:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <HAL_MspInit+0x44>)
 8000d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	370c      	adds	r7, #12
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	40021000 	.word	0x40021000

08000d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d7e:	e7fe      	b.n	8000d7e <HardFault_Handler+0x4>

08000d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d84:	e7fe      	b.n	8000d84 <MemManage_Handler+0x4>

08000d86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d86:	b480      	push	{r7}
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d8a:	e7fe      	b.n	8000d8a <BusFault_Handler+0x4>

08000d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <UsageFault_Handler+0x4>

08000d92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dae:	b480      	push	{r7}
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dc0:	f000 f92e 	bl	8001020 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dcc:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <SystemInit+0x64>)
 8000dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dd2:	4a16      	ldr	r2, [pc, #88]	; (8000e2c <SystemInit+0x64>)
 8000dd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000ddc:	4b14      	ldr	r3, [pc, #80]	; (8000e30 <SystemInit+0x68>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a13      	ldr	r2, [pc, #76]	; (8000e30 <SystemInit+0x68>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000de8:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <SystemInit+0x68>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000dee:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <SystemInit+0x68>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a0f      	ldr	r2, [pc, #60]	; (8000e30 <SystemInit+0x68>)
 8000df4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000df8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000dfc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <SystemInit+0x68>)
 8000e00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e04:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e06:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <SystemInit+0x68>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a09      	ldr	r2, [pc, #36]	; (8000e30 <SystemInit+0x68>)
 8000e0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e10:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000e12:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <SystemInit+0x68>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e18:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <SystemInit+0x64>)
 8000e1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e1e:	609a      	str	r2, [r3, #8]
#endif
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00
 8000e30:	40021000 	.word	0x40021000

08000e34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000e38:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e3a:	4a15      	ldr	r2, [pc, #84]	; (8000e90 <MX_USART2_UART_Init+0x5c>)
 8000e3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e46:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e4c:	4b0f      	ldr	r3, [pc, #60]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e5a:	220c      	movs	r2, #12
 8000e5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e64:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e70:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <MX_USART2_UART_Init+0x58>)
 8000e78:	f001 fe98 	bl	8002bac <HAL_UART_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e82:	f7ff fc52 	bl	800072a <Error_Handler>
  }

}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000002c 	.word	0x2000002c
 8000e90:	40004400 	.word	0x40004400

08000e94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]
 8000eaa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a17      	ldr	r2, [pc, #92]	; (8000f10 <HAL_UART_MspInit+0x7c>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d128      	bne.n	8000f08 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eb6:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <HAL_UART_MspInit+0x80>)
 8000eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eba:	4a16      	ldr	r2, [pc, #88]	; (8000f14 <HAL_UART_MspInit+0x80>)
 8000ebc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ec2:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <HAL_UART_MspInit+0x80>)
 8000ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ece:	4b11      	ldr	r3, [pc, #68]	; (8000f14 <HAL_UART_MspInit+0x80>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed2:	4a10      	ldr	r2, [pc, #64]	; (8000f14 <HAL_UART_MspInit+0x80>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <HAL_UART_MspInit+0x80>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ee6:	230c      	movs	r3, #12
 8000ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eea:	2302      	movs	r3, #2
 8000eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f04:	f000 f9b2 	bl	800126c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f08:	bf00      	nop
 8000f0a:	3728      	adds	r7, #40	; 0x28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40004400 	.word	0x40004400
 8000f14:	40021000 	.word	0x40021000

08000f18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f50 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f1c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f1e:	e003      	b.n	8000f28 <LoopCopyDataInit>

08000f20 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f20:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f22:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f24:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f26:	3104      	adds	r1, #4

08000f28 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f28:	480b      	ldr	r0, [pc, #44]	; (8000f58 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f2c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f2e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f30:	d3f6      	bcc.n	8000f20 <CopyDataInit>
	ldr	r2, =_sbss
 8000f32:	4a0b      	ldr	r2, [pc, #44]	; (8000f60 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f34:	e002      	b.n	8000f3c <LoopFillZerobss>

08000f36 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f36:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f38:	f842 3b04 	str.w	r3, [r2], #4

08000f3c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f3c:	4b09      	ldr	r3, [pc, #36]	; (8000f64 <LoopForever+0x16>)
	cmp	r2, r3
 8000f3e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f40:	d3f9      	bcc.n	8000f36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f42:	f7ff ff41 	bl	8000dc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f46:	f002 faf7 	bl	8003538 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f4a:	f7ff fbe1 	bl	8000710 <main>

08000f4e <LoopForever>:

LoopForever:
    b LoopForever
 8000f4e:	e7fe      	b.n	8000f4e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f50:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000f54:	08003660 	.word	0x08003660
	ldr	r0, =_sdata
 8000f58:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f5c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000f60:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000f64:	200000b0 	.word	0x200000b0

08000f68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f68:	e7fe      	b.n	8000f68 <ADC1_2_IRQHandler>
	...

08000f6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f72:	2300      	movs	r3, #0
 8000f74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <HAL_Init+0x3c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <HAL_Init+0x3c>)
 8000f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f82:	2003      	movs	r0, #3
 8000f84:	f000 f93e 	bl	8001204 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f000 f80f 	bl	8000fac <HAL_InitTick>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d002      	beq.n	8000f9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	71fb      	strb	r3, [r7, #7]
 8000f98:	e001      	b.n	8000f9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f9a:	f7ff fec3 	bl	8000d24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40022000 	.word	0x40022000

08000fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000fb8:	4b16      	ldr	r3, [pc, #88]	; (8001014 <HAL_InitTick+0x68>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d022      	beq.n	8001006 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fc0:	4b15      	ldr	r3, [pc, #84]	; (8001018 <HAL_InitTick+0x6c>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b13      	ldr	r3, [pc, #76]	; (8001014 <HAL_InitTick+0x68>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f000 f93c 	bl	8001252 <HAL_SYSTICK_Config>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d10f      	bne.n	8001000 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b0f      	cmp	r3, #15
 8000fe4:	d809      	bhi.n	8000ffa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	6879      	ldr	r1, [r7, #4]
 8000fea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fee:	f000 f914 	bl	800121a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	; (800101c <HAL_InitTick+0x70>)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	e007      	b.n	800100a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	e004      	b.n	800100a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	73fb      	strb	r3, [r7, #15]
 8001004:	e001      	b.n	800100a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800100a:	7bfb      	ldrb	r3, [r7, #15]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20000008 	.word	0x20000008
 8001018:	20000000 	.word	0x20000000
 800101c:	20000004 	.word	0x20000004

08001020 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001024:	4b05      	ldr	r3, [pc, #20]	; (800103c <HAL_IncTick+0x1c>)
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <HAL_IncTick+0x20>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4413      	add	r3, r2
 800102e:	4a03      	ldr	r2, [pc, #12]	; (800103c <HAL_IncTick+0x1c>)
 8001030:	6013      	str	r3, [r2, #0]
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	200000ac 	.word	0x200000ac
 8001040:	20000008 	.word	0x20000008

08001044 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  return uwTick;
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <HAL_GetTick+0x14>)
 800104a:	681b      	ldr	r3, [r3, #0]
}
 800104c:	4618      	mov	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	200000ac 	.word	0x200000ac

0800105c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001064:	f7ff ffee 	bl	8001044 <HAL_GetTick>
 8001068:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001074:	d004      	beq.n	8001080 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <HAL_Delay+0x40>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	4413      	add	r3, r2
 800107e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001080:	bf00      	nop
 8001082:	f7ff ffdf 	bl	8001044 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	68fa      	ldr	r2, [r7, #12]
 800108e:	429a      	cmp	r2, r3
 8001090:	d8f7      	bhi.n	8001082 <HAL_Delay+0x26>
  {
  }
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000008 	.word	0x20000008

080010a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f003 0307 	and.w	r3, r3, #7
 80010ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010b0:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <__NVIC_SetPriorityGrouping+0x44>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010bc:	4013      	ands	r3, r2
 80010be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010d2:	4a04      	ldr	r2, [pc, #16]	; (80010e4 <__NVIC_SetPriorityGrouping+0x44>)
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	60d3      	str	r3, [r2, #12]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010ec:	4b04      	ldr	r3, [pc, #16]	; (8001100 <__NVIC_GetPriorityGrouping+0x18>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	0a1b      	lsrs	r3, r3, #8
 80010f2:	f003 0307 	and.w	r3, r3, #7
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001114:	2b00      	cmp	r3, #0
 8001116:	db0a      	blt.n	800112e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	b2da      	uxtb	r2, r3
 800111c:	490c      	ldr	r1, [pc, #48]	; (8001150 <__NVIC_SetPriority+0x4c>)
 800111e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001122:	0112      	lsls	r2, r2, #4
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	440b      	add	r3, r1
 8001128:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800112c:	e00a      	b.n	8001144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	b2da      	uxtb	r2, r3
 8001132:	4908      	ldr	r1, [pc, #32]	; (8001154 <__NVIC_SetPriority+0x50>)
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	f003 030f 	and.w	r3, r3, #15
 800113a:	3b04      	subs	r3, #4
 800113c:	0112      	lsls	r2, r2, #4
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	440b      	add	r3, r1
 8001142:	761a      	strb	r2, [r3, #24]
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000e100 	.word	0xe000e100
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001158:	b480      	push	{r7}
 800115a:	b089      	sub	sp, #36	; 0x24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	f1c3 0307 	rsb	r3, r3, #7
 8001172:	2b04      	cmp	r3, #4
 8001174:	bf28      	it	cs
 8001176:	2304      	movcs	r3, #4
 8001178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3304      	adds	r3, #4
 800117e:	2b06      	cmp	r3, #6
 8001180:	d902      	bls.n	8001188 <NVIC_EncodePriority+0x30>
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3b03      	subs	r3, #3
 8001186:	e000      	b.n	800118a <NVIC_EncodePriority+0x32>
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	43da      	mvns	r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	401a      	ands	r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	fa01 f303 	lsl.w	r3, r1, r3
 80011aa:	43d9      	mvns	r1, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b0:	4313      	orrs	r3, r2
         );
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3724      	adds	r7, #36	; 0x24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
	...

080011c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	3b01      	subs	r3, #1
 80011cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011d0:	d301      	bcc.n	80011d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011d2:	2301      	movs	r3, #1
 80011d4:	e00f      	b.n	80011f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011d6:	4a0a      	ldr	r2, [pc, #40]	; (8001200 <SysTick_Config+0x40>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3b01      	subs	r3, #1
 80011dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011de:	210f      	movs	r1, #15
 80011e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011e4:	f7ff ff8e 	bl	8001104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e8:	4b05      	ldr	r3, [pc, #20]	; (8001200 <SysTick_Config+0x40>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ee:	4b04      	ldr	r3, [pc, #16]	; (8001200 <SysTick_Config+0x40>)
 80011f0:	2207      	movs	r2, #7
 80011f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	e000e010 	.word	0xe000e010

08001204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f7ff ff47 	bl	80010a0 <__NVIC_SetPriorityGrouping>
}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b086      	sub	sp, #24
 800121e:	af00      	add	r7, sp, #0
 8001220:	4603      	mov	r3, r0
 8001222:	60b9      	str	r1, [r7, #8]
 8001224:	607a      	str	r2, [r7, #4]
 8001226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800122c:	f7ff ff5c 	bl	80010e8 <__NVIC_GetPriorityGrouping>
 8001230:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	68b9      	ldr	r1, [r7, #8]
 8001236:	6978      	ldr	r0, [r7, #20]
 8001238:	f7ff ff8e 	bl	8001158 <NVIC_EncodePriority>
 800123c:	4602      	mov	r2, r0
 800123e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001242:	4611      	mov	r1, r2
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ff5d 	bl	8001104 <__NVIC_SetPriority>
}
 800124a:	bf00      	nop
 800124c:	3718      	adds	r7, #24
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b082      	sub	sp, #8
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffb0 	bl	80011c0 <SysTick_Config>
 8001260:	4603      	mov	r3, r0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
	...

0800126c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800126c:	b480      	push	{r7}
 800126e:	b087      	sub	sp, #28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800127a:	e17f      	b.n	800157c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	2101      	movs	r1, #1
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	fa01 f303 	lsl.w	r3, r1, r3
 8001288:	4013      	ands	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2b00      	cmp	r3, #0
 8001290:	f000 8171 	beq.w	8001576 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2b02      	cmp	r3, #2
 800129a:	d003      	beq.n	80012a4 <HAL_GPIO_Init+0x38>
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	2b12      	cmp	r3, #18
 80012a2:	d123      	bne.n	80012ec <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	08da      	lsrs	r2, r3, #3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3208      	adds	r2, #8
 80012ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	f003 0307 	and.w	r3, r3, #7
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	220f      	movs	r2, #15
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	691a      	ldr	r2, [r3, #16]
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	08da      	lsrs	r2, r3, #3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	3208      	adds	r2, #8
 80012e6:	6939      	ldr	r1, [r7, #16]
 80012e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	2203      	movs	r2, #3
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	43db      	mvns	r3, r3
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	4013      	ands	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 0203 	and.w	r2, r3, #3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	4313      	orrs	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d00b      	beq.n	8001340 <HAL_GPIO_Init+0xd4>
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2b02      	cmp	r3, #2
 800132e:	d007      	beq.n	8001340 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001334:	2b11      	cmp	r3, #17
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b12      	cmp	r3, #18
 800133e:	d130      	bne.n	80013a2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	2203      	movs	r2, #3
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	68da      	ldr	r2, [r3, #12]
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	4313      	orrs	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001376:	2201      	movs	r2, #1
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	4013      	ands	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	091b      	lsrs	r3, r3, #4
 800138c:	f003 0201 	and.w	r2, r3, #1
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	4313      	orrs	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f003 0303 	and.w	r3, r3, #3
 80013aa:	2b03      	cmp	r3, #3
 80013ac:	d118      	bne.n	80013e0 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80013b4:	2201      	movs	r2, #1
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	43db      	mvns	r3, r3
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	4013      	ands	r3, r2
 80013c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	f003 0201 	and.w	r2, r3, #1
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	2203      	movs	r2, #3
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4013      	ands	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	693a      	ldr	r2, [r7, #16]
 8001406:	4313      	orrs	r3, r2
 8001408:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 80ac 	beq.w	8001576 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b5e      	ldr	r3, [pc, #376]	; (8001598 <HAL_GPIO_Init+0x32c>)
 8001420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001422:	4a5d      	ldr	r2, [pc, #372]	; (8001598 <HAL_GPIO_Init+0x32c>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6613      	str	r3, [r2, #96]	; 0x60
 800142a:	4b5b      	ldr	r3, [pc, #364]	; (8001598 <HAL_GPIO_Init+0x32c>)
 800142c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001436:	4a59      	ldr	r2, [pc, #356]	; (800159c <HAL_GPIO_Init+0x330>)
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	089b      	lsrs	r3, r3, #2
 800143c:	3302      	adds	r3, #2
 800143e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001442:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	f003 0303 	and.w	r3, r3, #3
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	220f      	movs	r2, #15
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001460:	d025      	beq.n	80014ae <HAL_GPIO_Init+0x242>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a4e      	ldr	r2, [pc, #312]	; (80015a0 <HAL_GPIO_Init+0x334>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d01f      	beq.n	80014aa <HAL_GPIO_Init+0x23e>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a4d      	ldr	r2, [pc, #308]	; (80015a4 <HAL_GPIO_Init+0x338>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d019      	beq.n	80014a6 <HAL_GPIO_Init+0x23a>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a4c      	ldr	r2, [pc, #304]	; (80015a8 <HAL_GPIO_Init+0x33c>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d013      	beq.n	80014a2 <HAL_GPIO_Init+0x236>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a4b      	ldr	r2, [pc, #300]	; (80015ac <HAL_GPIO_Init+0x340>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d00d      	beq.n	800149e <HAL_GPIO_Init+0x232>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a4a      	ldr	r2, [pc, #296]	; (80015b0 <HAL_GPIO_Init+0x344>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d007      	beq.n	800149a <HAL_GPIO_Init+0x22e>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a49      	ldr	r2, [pc, #292]	; (80015b4 <HAL_GPIO_Init+0x348>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d101      	bne.n	8001496 <HAL_GPIO_Init+0x22a>
 8001492:	2306      	movs	r3, #6
 8001494:	e00c      	b.n	80014b0 <HAL_GPIO_Init+0x244>
 8001496:	2307      	movs	r3, #7
 8001498:	e00a      	b.n	80014b0 <HAL_GPIO_Init+0x244>
 800149a:	2305      	movs	r3, #5
 800149c:	e008      	b.n	80014b0 <HAL_GPIO_Init+0x244>
 800149e:	2304      	movs	r3, #4
 80014a0:	e006      	b.n	80014b0 <HAL_GPIO_Init+0x244>
 80014a2:	2303      	movs	r3, #3
 80014a4:	e004      	b.n	80014b0 <HAL_GPIO_Init+0x244>
 80014a6:	2302      	movs	r3, #2
 80014a8:	e002      	b.n	80014b0 <HAL_GPIO_Init+0x244>
 80014aa:	2301      	movs	r3, #1
 80014ac:	e000      	b.n	80014b0 <HAL_GPIO_Init+0x244>
 80014ae:	2300      	movs	r3, #0
 80014b0:	697a      	ldr	r2, [r7, #20]
 80014b2:	f002 0203 	and.w	r2, r2, #3
 80014b6:	0092      	lsls	r2, r2, #2
 80014b8:	4093      	lsls	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014c0:	4936      	ldr	r1, [pc, #216]	; (800159c <HAL_GPIO_Init+0x330>)
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	089b      	lsrs	r3, r3, #2
 80014c6:	3302      	adds	r3, #2
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80014ce:	4b3a      	ldr	r3, [pc, #232]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	43db      	mvns	r3, r3
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	4013      	ands	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80014f2:	4a31      	ldr	r2, [pc, #196]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80014f8:	4b2f      	ldr	r3, [pc, #188]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	43db      	mvns	r3, r3
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	4013      	ands	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4313      	orrs	r3, r2
 800151a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800151c:	4a26      	ldr	r2, [pc, #152]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001522:	4b25      	ldr	r3, [pc, #148]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	43db      	mvns	r3, r3
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	4013      	ands	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4313      	orrs	r3, r2
 8001544:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001546:	4a1c      	ldr	r2, [pc, #112]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800154c:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	43db      	mvns	r3, r3
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	4013      	ands	r3, r2
 800155a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d003      	beq.n	8001570 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	4313      	orrs	r3, r2
 800156e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001570:	4a11      	ldr	r2, [pc, #68]	; (80015b8 <HAL_GPIO_Init+0x34c>)
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	3301      	adds	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	fa22 f303 	lsr.w	r3, r2, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	f47f ae78 	bne.w	800127c <HAL_GPIO_Init+0x10>
  }
}
 800158c:	bf00      	nop
 800158e:	371c      	adds	r7, #28
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	40021000 	.word	0x40021000
 800159c:	40010000 	.word	0x40010000
 80015a0:	48000400 	.word	0x48000400
 80015a4:	48000800 	.word	0x48000800
 80015a8:	48000c00 	.word	0x48000c00
 80015ac:	48001000 	.word	0x48001000
 80015b0:	48001400 	.word	0x48001400
 80015b4:	48001800 	.word	0x48001800
 80015b8:	40010400 	.word	0x40010400

080015bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	460b      	mov	r3, r1
 80015c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	691a      	ldr	r2, [r3, #16]
 80015cc:	887b      	ldrh	r3, [r7, #2]
 80015ce:	4013      	ands	r3, r2
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d002      	beq.n	80015da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015d4:	2301      	movs	r3, #1
 80015d6:	73fb      	strb	r3, [r7, #15]
 80015d8:	e001      	b.n	80015de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015de:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	807b      	strh	r3, [r7, #2]
 80015f8:	4613      	mov	r3, r2
 80015fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015fc:	787b      	ldrb	r3, [r7, #1]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001602:	887a      	ldrh	r2, [r7, #2]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001608:	e002      	b.n	8001610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800160a:	887a      	ldrh	r2, [r7, #2]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001620:	4b04      	ldr	r3, [pc, #16]	; (8001634 <HAL_PWREx_GetVoltageRange+0x18>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40007000 	.word	0x40007000

08001638 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001646:	d130      	bne.n	80016aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001648:	4b23      	ldr	r3, [pc, #140]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001654:	d038      	beq.n	80016c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001656:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800165e:	4a1e      	ldr	r2, [pc, #120]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001660:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001664:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001666:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2232      	movs	r2, #50	; 0x32
 800166c:	fb02 f303 	mul.w	r3, r2, r3
 8001670:	4a1b      	ldr	r2, [pc, #108]	; (80016e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001672:	fba2 2303 	umull	r2, r3, r2, r3
 8001676:	0c9b      	lsrs	r3, r3, #18
 8001678:	3301      	adds	r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800167c:	e002      	b.n	8001684 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	3b01      	subs	r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001684:	4b14      	ldr	r3, [pc, #80]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800168c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001690:	d102      	bne.n	8001698 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d1f2      	bne.n	800167e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001698:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800169a:	695b      	ldr	r3, [r3, #20]
 800169c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016a4:	d110      	bne.n	80016c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e00f      	b.n	80016ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80016b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016b6:	d007      	beq.n	80016c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016b8:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80016c0:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	40007000 	.word	0x40007000
 80016dc:	20000000 	.word	0x20000000
 80016e0:	431bde83 	.word	0x431bde83

080016e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e39d      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016f6:	4ba4      	ldr	r3, [pc, #656]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f003 030c 	and.w	r3, r3, #12
 80016fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001700:	4ba1      	ldr	r3, [pc, #644]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0310 	and.w	r3, r3, #16
 8001712:	2b00      	cmp	r3, #0
 8001714:	f000 80e1 	beq.w	80018da <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d007      	beq.n	800172e <HAL_RCC_OscConfig+0x4a>
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	2b0c      	cmp	r3, #12
 8001722:	f040 8088 	bne.w	8001836 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	2b01      	cmp	r3, #1
 800172a:	f040 8084 	bne.w	8001836 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800172e:	4b96      	ldr	r3, [pc, #600]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	2b00      	cmp	r3, #0
 8001738:	d005      	beq.n	8001746 <HAL_RCC_OscConfig+0x62>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e375      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1a      	ldr	r2, [r3, #32]
 800174a:	4b8f      	ldr	r3, [pc, #572]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0308 	and.w	r3, r3, #8
 8001752:	2b00      	cmp	r3, #0
 8001754:	d004      	beq.n	8001760 <HAL_RCC_OscConfig+0x7c>
 8001756:	4b8c      	ldr	r3, [pc, #560]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800175e:	e005      	b.n	800176c <HAL_RCC_OscConfig+0x88>
 8001760:	4b89      	ldr	r3, [pc, #548]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001762:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001766:	091b      	lsrs	r3, r3, #4
 8001768:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800176c:	4293      	cmp	r3, r2
 800176e:	d223      	bcs.n	80017b8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a1b      	ldr	r3, [r3, #32]
 8001774:	4618      	mov	r0, r3
 8001776:	f000 fd09 	bl	800218c <RCC_SetFlashLatencyFromMSIRange>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e356      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001784:	4b80      	ldr	r3, [pc, #512]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a7f      	ldr	r2, [pc, #508]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800178a:	f043 0308 	orr.w	r3, r3, #8
 800178e:	6013      	str	r3, [r2, #0]
 8001790:	4b7d      	ldr	r3, [pc, #500]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a1b      	ldr	r3, [r3, #32]
 800179c:	497a      	ldr	r1, [pc, #488]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017a2:	4b79      	ldr	r3, [pc, #484]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	4975      	ldr	r1, [pc, #468]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	604b      	str	r3, [r1, #4]
 80017b6:	e022      	b.n	80017fe <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017b8:	4b73      	ldr	r3, [pc, #460]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a72      	ldr	r2, [pc, #456]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017be:	f043 0308 	orr.w	r3, r3, #8
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	4b70      	ldr	r3, [pc, #448]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a1b      	ldr	r3, [r3, #32]
 80017d0:	496d      	ldr	r1, [pc, #436]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017d6:	4b6c      	ldr	r3, [pc, #432]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	4968      	ldr	r1, [pc, #416]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f000 fccc 	bl	800218c <RCC_SetFlashLatencyFromMSIRange>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e319      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017fe:	f000 fc03 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 8001802:	4601      	mov	r1, r0
 8001804:	4b60      	ldr	r3, [pc, #384]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	091b      	lsrs	r3, r3, #4
 800180a:	f003 030f 	and.w	r3, r3, #15
 800180e:	4a5f      	ldr	r2, [pc, #380]	; (800198c <HAL_RCC_OscConfig+0x2a8>)
 8001810:	5cd3      	ldrb	r3, [r2, r3]
 8001812:	f003 031f 	and.w	r3, r3, #31
 8001816:	fa21 f303 	lsr.w	r3, r1, r3
 800181a:	4a5d      	ldr	r2, [pc, #372]	; (8001990 <HAL_RCC_OscConfig+0x2ac>)
 800181c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800181e:	4b5d      	ldr	r3, [pc, #372]	; (8001994 <HAL_RCC_OscConfig+0x2b0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fbc2 	bl	8000fac <HAL_InitTick>
 8001828:	4603      	mov	r3, r0
 800182a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d052      	beq.n	80018d8 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	e2fd      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d032      	beq.n	80018a4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800183e:	4b52      	ldr	r3, [pc, #328]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a51      	ldr	r2, [pc, #324]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800184a:	f7ff fbfb 	bl	8001044 <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001850:	e008      	b.n	8001864 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001852:	f7ff fbf7 	bl	8001044 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b02      	cmp	r3, #2
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e2e6      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001864:	4b48      	ldr	r3, [pc, #288]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0f0      	beq.n	8001852 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001870:	4b45      	ldr	r3, [pc, #276]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a44      	ldr	r2, [pc, #272]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001876:	f043 0308 	orr.w	r3, r3, #8
 800187a:	6013      	str	r3, [r2, #0]
 800187c:	4b42      	ldr	r3, [pc, #264]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	493f      	ldr	r1, [pc, #252]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800188a:	4313      	orrs	r3, r2
 800188c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800188e:	4b3e      	ldr	r3, [pc, #248]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	493a      	ldr	r1, [pc, #232]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800189e:	4313      	orrs	r3, r2
 80018a0:	604b      	str	r3, [r1, #4]
 80018a2:	e01a      	b.n	80018da <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80018a4:	4b38      	ldr	r3, [pc, #224]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a37      	ldr	r2, [pc, #220]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80018aa:	f023 0301 	bic.w	r3, r3, #1
 80018ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018b0:	f7ff fbc8 	bl	8001044 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80018b6:	e008      	b.n	80018ca <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018b8:	f7ff fbc4 	bl	8001044 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e2b3      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80018ca:	4b2f      	ldr	r3, [pc, #188]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d1f0      	bne.n	80018b8 <HAL_RCC_OscConfig+0x1d4>
 80018d6:	e000      	b.n	80018da <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018d8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d074      	beq.n	80019d0 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	2b08      	cmp	r3, #8
 80018ea:	d005      	beq.n	80018f8 <HAL_RCC_OscConfig+0x214>
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	2b0c      	cmp	r3, #12
 80018f0:	d10e      	bne.n	8001910 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	2b03      	cmp	r3, #3
 80018f6:	d10b      	bne.n	8001910 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f8:	4b23      	ldr	r3, [pc, #140]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d064      	beq.n	80019ce <HAL_RCC_OscConfig+0x2ea>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d160      	bne.n	80019ce <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e290      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001918:	d106      	bne.n	8001928 <HAL_RCC_OscConfig+0x244>
 800191a:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a1a      	ldr	r2, [pc, #104]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	e01d      	b.n	8001964 <HAL_RCC_OscConfig+0x280>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001930:	d10c      	bne.n	800194c <HAL_RCC_OscConfig+0x268>
 8001932:	4b15      	ldr	r3, [pc, #84]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a14      	ldr	r2, [pc, #80]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	4b12      	ldr	r3, [pc, #72]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a11      	ldr	r2, [pc, #68]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001948:	6013      	str	r3, [r2, #0]
 800194a:	e00b      	b.n	8001964 <HAL_RCC_OscConfig+0x280>
 800194c:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a0d      	ldr	r2, [pc, #52]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 8001952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001956:	6013      	str	r3, [r2, #0]
 8001958:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <HAL_RCC_OscConfig+0x2a4>)
 800195e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d01c      	beq.n	80019a6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196c:	f7ff fb6a 	bl	8001044 <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001972:	e011      	b.n	8001998 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001974:	f7ff fb66 	bl	8001044 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b64      	cmp	r3, #100	; 0x64
 8001980:	d90a      	bls.n	8001998 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e255      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
 8001986:	bf00      	nop
 8001988:	40021000 	.word	0x40021000
 800198c:	08003608 	.word	0x08003608
 8001990:	20000000 	.word	0x20000000
 8001994:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001998:	4bae      	ldr	r3, [pc, #696]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0e7      	beq.n	8001974 <HAL_RCC_OscConfig+0x290>
 80019a4:	e014      	b.n	80019d0 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a6:	f7ff fb4d 	bl	8001044 <HAL_GetTick>
 80019aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019ac:	e008      	b.n	80019c0 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ae:	f7ff fb49 	bl	8001044 <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b64      	cmp	r3, #100	; 0x64
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e238      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019c0:	4ba4      	ldr	r3, [pc, #656]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1f0      	bne.n	80019ae <HAL_RCC_OscConfig+0x2ca>
 80019cc:	e000      	b.n	80019d0 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019ce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d060      	beq.n	8001a9e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d005      	beq.n	80019ee <HAL_RCC_OscConfig+0x30a>
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	2b0c      	cmp	r3, #12
 80019e6:	d119      	bne.n	8001a1c <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d116      	bne.n	8001a1c <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019ee:	4b99      	ldr	r3, [pc, #612]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d005      	beq.n	8001a06 <HAL_RCC_OscConfig+0x322>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e215      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a06:	4b93      	ldr	r3, [pc, #588]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	061b      	lsls	r3, r3, #24
 8001a14:	498f      	ldr	r1, [pc, #572]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a1a:	e040      	b.n	8001a9e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d023      	beq.n	8001a6c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a24:	4b8b      	ldr	r3, [pc, #556]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a8a      	ldr	r2, [pc, #552]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a30:	f7ff fb08 	bl	8001044 <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a38:	f7ff fb04 	bl	8001044 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e1f3      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a4a:	4b82      	ldr	r3, [pc, #520]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f0      	beq.n	8001a38 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a56:	4b7f      	ldr	r3, [pc, #508]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	061b      	lsls	r3, r3, #24
 8001a64:	497b      	ldr	r1, [pc, #492]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	604b      	str	r3, [r1, #4]
 8001a6a:	e018      	b.n	8001a9e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a6c:	4b79      	ldr	r3, [pc, #484]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a78      	ldr	r2, [pc, #480]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a78:	f7ff fae4 	bl	8001044 <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a80:	f7ff fae0 	bl	8001044 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e1cf      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a92:	4b70      	ldr	r3, [pc, #448]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d1f0      	bne.n	8001a80 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d03c      	beq.n	8001b24 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d01c      	beq.n	8001aec <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ab2:	4b68      	ldr	r3, [pc, #416]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ab8:	4a66      	ldr	r2, [pc, #408]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac2:	f7ff fabf 	bl	8001044 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aca:	f7ff fabb 	bl	8001044 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e1aa      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001adc:	4b5d      	ldr	r3, [pc, #372]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d0ef      	beq.n	8001aca <HAL_RCC_OscConfig+0x3e6>
 8001aea:	e01b      	b.n	8001b24 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aec:	4b59      	ldr	r3, [pc, #356]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001af2:	4a58      	ldr	r2, [pc, #352]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001af4:	f023 0301 	bic.w	r3, r3, #1
 8001af8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afc:	f7ff faa2 	bl	8001044 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b04:	f7ff fa9e 	bl	8001044 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e18d      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b16:	4b4f      	ldr	r3, [pc, #316]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1ef      	bne.n	8001b04 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f000 80a5 	beq.w	8001c7c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b32:	2300      	movs	r3, #0
 8001b34:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001b36:	4b47      	ldr	r3, [pc, #284]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d10d      	bne.n	8001b5e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b42:	4b44      	ldr	r3, [pc, #272]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b46:	4a43      	ldr	r2, [pc, #268]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b4c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b4e:	4b41      	ldr	r3, [pc, #260]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b5e:	4b3e      	ldr	r3, [pc, #248]	; (8001c58 <HAL_RCC_OscConfig+0x574>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d118      	bne.n	8001b9c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b6a:	4b3b      	ldr	r3, [pc, #236]	; (8001c58 <HAL_RCC_OscConfig+0x574>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a3a      	ldr	r2, [pc, #232]	; (8001c58 <HAL_RCC_OscConfig+0x574>)
 8001b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b76:	f7ff fa65 	bl	8001044 <HAL_GetTick>
 8001b7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b7c:	e008      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b7e:	f7ff fa61 	bl	8001044 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e150      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b90:	4b31      	ldr	r3, [pc, #196]	; (8001c58 <HAL_RCC_OscConfig+0x574>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d0f0      	beq.n	8001b7e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d108      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x4d2>
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001baa:	4a2a      	ldr	r2, [pc, #168]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bb4:	e024      	b.n	8001c00 <HAL_RCC_OscConfig+0x51c>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	2b05      	cmp	r3, #5
 8001bbc:	d110      	bne.n	8001be0 <HAL_RCC_OscConfig+0x4fc>
 8001bbe:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bc4:	4a23      	ldr	r2, [pc, #140]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001bc6:	f043 0304 	orr.w	r3, r3, #4
 8001bca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bce:	4b21      	ldr	r3, [pc, #132]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bd4:	4a1f      	ldr	r2, [pc, #124]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bde:	e00f      	b.n	8001c00 <HAL_RCC_OscConfig+0x51c>
 8001be0:	4b1c      	ldr	r3, [pc, #112]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001be6:	4a1b      	ldr	r2, [pc, #108]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001be8:	f023 0301 	bic.w	r3, r3, #1
 8001bec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bf0:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bf6:	4a17      	ldr	r2, [pc, #92]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001bf8:	f023 0304 	bic.w	r3, r3, #4
 8001bfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d016      	beq.n	8001c36 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c08:	f7ff fa1c 	bl	8001044 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c0e:	e00a      	b.n	8001c26 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c10:	f7ff fa18 	bl	8001044 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e105      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c26:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <HAL_RCC_OscConfig+0x570>)
 8001c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d0ed      	beq.n	8001c10 <HAL_RCC_OscConfig+0x52c>
 8001c34:	e019      	b.n	8001c6a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c36:	f7ff fa05 	bl	8001044 <HAL_GetTick>
 8001c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c3c:	e00e      	b.n	8001c5c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3e:	f7ff fa01 	bl	8001044 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d905      	bls.n	8001c5c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e0ee      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c5c:	4b77      	ldr	r3, [pc, #476]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1e9      	bne.n	8001c3e <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c6a:	7ffb      	ldrb	r3, [r7, #31]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d105      	bne.n	8001c7c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c70:	4b72      	ldr	r3, [pc, #456]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c74:	4a71      	ldr	r2, [pc, #452]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001c76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	f000 80d5 	beq.w	8001e30 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	2b0c      	cmp	r3, #12
 8001c8a:	f000 808e 	beq.w	8001daa <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d15b      	bne.n	8001d4e <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c96:	4b69      	ldr	r3, [pc, #420]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a68      	ldr	r2, [pc, #416]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001c9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca2:	f7ff f9cf 	bl	8001044 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001caa:	f7ff f9cb 	bl	8001044 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e0ba      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cbc:	4b5f      	ldr	r3, [pc, #380]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1f0      	bne.n	8001caa <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cc8:	4b5c      	ldr	r3, [pc, #368]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001cca:	68da      	ldr	r2, [r3, #12]
 8001ccc:	4b5c      	ldr	r3, [pc, #368]	; (8001e40 <HAL_RCC_OscConfig+0x75c>)
 8001cce:	4013      	ands	r3, r2
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001cd8:	3a01      	subs	r2, #1
 8001cda:	0112      	lsls	r2, r2, #4
 8001cdc:	4311      	orrs	r1, r2
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ce2:	0212      	lsls	r2, r2, #8
 8001ce4:	4311      	orrs	r1, r2
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001cea:	0852      	lsrs	r2, r2, #1
 8001cec:	3a01      	subs	r2, #1
 8001cee:	0552      	lsls	r2, r2, #21
 8001cf0:	4311      	orrs	r1, r2
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001cf6:	0852      	lsrs	r2, r2, #1
 8001cf8:	3a01      	subs	r2, #1
 8001cfa:	0652      	lsls	r2, r2, #25
 8001cfc:	4311      	orrs	r1, r2
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001d02:	0912      	lsrs	r2, r2, #4
 8001d04:	0452      	lsls	r2, r2, #17
 8001d06:	430a      	orrs	r2, r1
 8001d08:	494c      	ldr	r1, [pc, #304]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d0e:	4b4b      	ldr	r3, [pc, #300]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a4a      	ldr	r2, [pc, #296]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d18:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d1a:	4b48      	ldr	r3, [pc, #288]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	4a47      	ldr	r2, [pc, #284]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d24:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d26:	f7ff f98d 	bl	8001044 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff f989 	bl	8001044 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e078      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d40:	4b3e      	ldr	r3, [pc, #248]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0f0      	beq.n	8001d2e <HAL_RCC_OscConfig+0x64a>
 8001d4c:	e070      	b.n	8001e30 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4e:	4b3b      	ldr	r3, [pc, #236]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a3a      	ldr	r2, [pc, #232]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d58:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001d5a:	4b38      	ldr	r3, [pc, #224]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d105      	bne.n	8001d72 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001d66:	4b35      	ldr	r3, [pc, #212]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	4a34      	ldr	r2, [pc, #208]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d6c:	f023 0303 	bic.w	r3, r3, #3
 8001d70:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d72:	4b32      	ldr	r3, [pc, #200]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	4a31      	ldr	r2, [pc, #196]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d78:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001d7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d80:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d82:	f7ff f95f 	bl	8001044 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8a:	f7ff f95b 	bl	8001044 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e04a      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d9c:	4b27      	ldr	r3, [pc, #156]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1f0      	bne.n	8001d8a <HAL_RCC_OscConfig+0x6a6>
 8001da8:	e042      	b.n	8001e30 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e03d      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001db6:	4b21      	ldr	r3, [pc, #132]	; (8001e3c <HAL_RCC_OscConfig+0x758>)
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	f003 0203 	and.w	r2, r3, #3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d130      	bne.n	8001e2c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d127      	bne.n	8001e2c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001de6:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d11f      	bne.n	8001e2c <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001df6:	2a07      	cmp	r2, #7
 8001df8:	bf14      	ite	ne
 8001dfa:	2201      	movne	r2, #1
 8001dfc:	2200      	moveq	r2, #0
 8001dfe:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d113      	bne.n	8001e2c <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e0e:	085b      	lsrs	r3, r3, #1
 8001e10:	3b01      	subs	r3, #1
 8001e12:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d109      	bne.n	8001e2c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	085b      	lsrs	r3, r3, #1
 8001e24:	3b01      	subs	r3, #1
 8001e26:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d001      	beq.n	8001e30 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e000      	b.n	8001e32 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3720      	adds	r7, #32
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	f99d808c 	.word	0xf99d808c

08001e44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e0c8      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e58:	4b66      	ldr	r3, [pc, #408]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d910      	bls.n	8001e88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e66:	4b63      	ldr	r3, [pc, #396]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 0207 	bic.w	r2, r3, #7
 8001e6e:	4961      	ldr	r1, [pc, #388]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	4b5f      	ldr	r3, [pc, #380]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e0b0      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d04c      	beq.n	8001f2e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2b03      	cmp	r3, #3
 8001e9a:	d107      	bne.n	8001eac <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e9c:	4b56      	ldr	r3, [pc, #344]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d121      	bne.n	8001eec <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e09e      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d107      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eb4:	4b50      	ldr	r3, [pc, #320]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d115      	bne.n	8001eec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e092      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d107      	bne.n	8001edc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ecc:	4b4a      	ldr	r3, [pc, #296]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d109      	bne.n	8001eec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e086      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001edc:	4b46      	ldr	r3, [pc, #280]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e07e      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001eec:	4b42      	ldr	r3, [pc, #264]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f023 0203 	bic.w	r2, r3, #3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	493f      	ldr	r1, [pc, #252]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001efe:	f7ff f8a1 	bl	8001044 <HAL_GetTick>
 8001f02:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f04:	e00a      	b.n	8001f1c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f06:	f7ff f89d 	bl	8001044 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e066      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1c:	4b36      	ldr	r3, [pc, #216]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 020c 	and.w	r2, r3, #12
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d1eb      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d008      	beq.n	8001f4c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f3a:	4b2f      	ldr	r3, [pc, #188]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	492c      	ldr	r1, [pc, #176]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f4c:	4b29      	ldr	r3, [pc, #164]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0307 	and.w	r3, r3, #7
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d210      	bcs.n	8001f7c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5a:	4b26      	ldr	r3, [pc, #152]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f023 0207 	bic.w	r2, r3, #7
 8001f62:	4924      	ldr	r1, [pc, #144]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6a:	4b22      	ldr	r3, [pc, #136]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e036      	b.n	8001fea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0304 	and.w	r3, r3, #4
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d008      	beq.n	8001f9a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f88:	4b1b      	ldr	r3, [pc, #108]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	4918      	ldr	r1, [pc, #96]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0308 	and.w	r3, r3, #8
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d009      	beq.n	8001fba <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fa6:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	4910      	ldr	r1, [pc, #64]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fba:	f000 f825 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 8001fbe:	4601      	mov	r1, r0
 8001fc0:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	091b      	lsrs	r3, r3, #4
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <HAL_RCC_ClockConfig+0x1b8>)
 8001fcc:	5cd3      	ldrb	r3, [r2, r3]
 8001fce:	f003 031f 	and.w	r3, r3, #31
 8001fd2:	fa21 f303 	lsr.w	r3, r1, r3
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001fda:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe ffe4 	bl	8000fac <HAL_InitTick>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	72fb      	strb	r3, [r7, #11]

  return status;
 8001fe8:	7afb      	ldrb	r3, [r7, #11]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40022000 	.word	0x40022000
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	08003608 	.word	0x08003608
 8002000:	20000000 	.word	0x20000000
 8002004:	20000004 	.word	0x20000004

08002008 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002008:	b480      	push	{r7}
 800200a:	b089      	sub	sp, #36	; 0x24
 800200c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
 8002012:	2300      	movs	r3, #0
 8002014:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002016:	4b3d      	ldr	r3, [pc, #244]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002020:	4b3a      	ldr	r3, [pc, #232]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <HAL_RCC_GetSysClockFreq+0x34>
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	2b0c      	cmp	r3, #12
 8002034:	d121      	bne.n	800207a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d11e      	bne.n	800207a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800203c:	4b33      	ldr	r3, [pc, #204]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0308 	and.w	r3, r3, #8
 8002044:	2b00      	cmp	r3, #0
 8002046:	d107      	bne.n	8002058 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002048:	4b30      	ldr	r3, [pc, #192]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 800204a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800204e:	0a1b      	lsrs	r3, r3, #8
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	61fb      	str	r3, [r7, #28]
 8002056:	e005      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002058:	4b2c      	ldr	r3, [pc, #176]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	091b      	lsrs	r3, r3, #4
 800205e:	f003 030f 	and.w	r3, r3, #15
 8002062:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002064:	4a2a      	ldr	r2, [pc, #168]	; (8002110 <HAL_RCC_GetSysClockFreq+0x108>)
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800206c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10d      	bne.n	8002090 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	2b04      	cmp	r3, #4
 800207e:	d102      	bne.n	8002086 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002080:	4b24      	ldr	r3, [pc, #144]	; (8002114 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002082:	61bb      	str	r3, [r7, #24]
 8002084:	e004      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	2b08      	cmp	r3, #8
 800208a:	d101      	bne.n	8002090 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800208c:	4b22      	ldr	r3, [pc, #136]	; (8002118 <HAL_RCC_GetSysClockFreq+0x110>)
 800208e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	2b0c      	cmp	r3, #12
 8002094:	d133      	bne.n	80020fe <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002096:	4b1d      	ldr	r3, [pc, #116]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d002      	beq.n	80020ac <HAL_RCC_GetSysClockFreq+0xa4>
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d003      	beq.n	80020b2 <HAL_RCC_GetSysClockFreq+0xaa>
 80020aa:	e005      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80020ac:	4b19      	ldr	r3, [pc, #100]	; (8002114 <HAL_RCC_GetSysClockFreq+0x10c>)
 80020ae:	617b      	str	r3, [r7, #20]
      break;
 80020b0:	e005      	b.n	80020be <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80020b2:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_RCC_GetSysClockFreq+0x110>)
 80020b4:	617b      	str	r3, [r7, #20]
      break;
 80020b6:	e002      	b.n	80020be <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	617b      	str	r3, [r7, #20]
      break;
 80020bc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	091b      	lsrs	r3, r3, #4
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	3301      	adds	r3, #1
 80020ca:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020cc:	4b0f      	ldr	r3, [pc, #60]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	fb02 f203 	mul.w	r2, r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020e4:	4b09      	ldr	r3, [pc, #36]	; (800210c <HAL_RCC_GetSysClockFreq+0x104>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0e5b      	lsrs	r3, r3, #25
 80020ea:	f003 0303 	and.w	r3, r3, #3
 80020ee:	3301      	adds	r3, #1
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020fe:	69bb      	ldr	r3, [r7, #24]
}
 8002100:	4618      	mov	r0, r3
 8002102:	3724      	adds	r7, #36	; 0x24
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40021000 	.word	0x40021000
 8002110:	08003620 	.word	0x08003620
 8002114:	00f42400 	.word	0x00f42400
 8002118:	007a1200 	.word	0x007a1200

0800211c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002120:	4b03      	ldr	r3, [pc, #12]	; (8002130 <HAL_RCC_GetHCLKFreq+0x14>)
 8002122:	681b      	ldr	r3, [r3, #0]
}
 8002124:	4618      	mov	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	20000000 	.word	0x20000000

08002134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002138:	f7ff fff0 	bl	800211c <HAL_RCC_GetHCLKFreq>
 800213c:	4601      	mov	r1, r0
 800213e:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	0a1b      	lsrs	r3, r3, #8
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	4a04      	ldr	r2, [pc, #16]	; (800215c <HAL_RCC_GetPCLK1Freq+0x28>)
 800214a:	5cd3      	ldrb	r3, [r2, r3]
 800214c:	f003 031f 	and.w	r3, r3, #31
 8002150:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002154:	4618      	mov	r0, r3
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40021000 	.word	0x40021000
 800215c:	08003618 	.word	0x08003618

08002160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002164:	f7ff ffda 	bl	800211c <HAL_RCC_GetHCLKFreq>
 8002168:	4601      	mov	r1, r0
 800216a:	4b06      	ldr	r3, [pc, #24]	; (8002184 <HAL_RCC_GetPCLK2Freq+0x24>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	0adb      	lsrs	r3, r3, #11
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	4a04      	ldr	r2, [pc, #16]	; (8002188 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002180:	4618      	mov	r0, r3
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40021000 	.word	0x40021000
 8002188:	08003618 	.word	0x08003618

0800218c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002194:	2300      	movs	r3, #0
 8002196:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002198:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800219a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80021a4:	f7ff fa3a 	bl	800161c <HAL_PWREx_GetVoltageRange>
 80021a8:	6178      	str	r0, [r7, #20]
 80021aa:	e014      	b.n	80021d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80021ac:	4b25      	ldr	r3, [pc, #148]	; (8002244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b0:	4a24      	ldr	r2, [pc, #144]	; (8002244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b6:	6593      	str	r3, [r2, #88]	; 0x58
 80021b8:	4b22      	ldr	r3, [pc, #136]	; (8002244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80021c4:	f7ff fa2a 	bl	800161c <HAL_PWREx_GetVoltageRange>
 80021c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80021ca:	4b1e      	ldr	r3, [pc, #120]	; (8002244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ce:	4a1d      	ldr	r2, [pc, #116]	; (8002244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021dc:	d10b      	bne.n	80021f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b80      	cmp	r3, #128	; 0x80
 80021e2:	d919      	bls.n	8002218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2ba0      	cmp	r3, #160	; 0xa0
 80021e8:	d902      	bls.n	80021f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021ea:	2302      	movs	r3, #2
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	e013      	b.n	8002218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021f0:	2301      	movs	r3, #1
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	e010      	b.n	8002218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2b80      	cmp	r3, #128	; 0x80
 80021fa:	d902      	bls.n	8002202 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80021fc:	2303      	movs	r3, #3
 80021fe:	613b      	str	r3, [r7, #16]
 8002200:	e00a      	b.n	8002218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b80      	cmp	r3, #128	; 0x80
 8002206:	d102      	bne.n	800220e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002208:	2302      	movs	r3, #2
 800220a:	613b      	str	r3, [r7, #16]
 800220c:	e004      	b.n	8002218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b70      	cmp	r3, #112	; 0x70
 8002212:	d101      	bne.n	8002218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002214:	2301      	movs	r3, #1
 8002216:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002218:	4b0b      	ldr	r3, [pc, #44]	; (8002248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f023 0207 	bic.w	r2, r3, #7
 8002220:	4909      	ldr	r1, [pc, #36]	; (8002248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002228:	4b07      	ldr	r3, [pc, #28]	; (8002248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	429a      	cmp	r2, r3
 8002234:	d001      	beq.n	800223a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40021000 	.word	0x40021000
 8002248:	40022000 	.word	0x40022000

0800224c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002254:	2300      	movs	r3, #0
 8002256:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002258:	2300      	movs	r3, #0
 800225a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002264:	2b00      	cmp	r3, #0
 8002266:	d03f      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800226c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002270:	d01c      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002272:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002276:	d802      	bhi.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00e      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800227c:	e01f      	b.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x72>
 800227e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002282:	d003      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002284:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002288:	d01c      	beq.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800228a:	e018      	b.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800228c:	4b85      	ldr	r3, [pc, #532]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4a84      	ldr	r2, [pc, #528]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002296:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002298:	e015      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3304      	adds	r3, #4
 800229e:	2100      	movs	r1, #0
 80022a0:	4618      	mov	r0, r3
 80022a2:	f000 fab9 	bl	8002818 <RCCEx_PLLSAI1_Config>
 80022a6:	4603      	mov	r3, r0
 80022a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80022aa:	e00c      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3320      	adds	r3, #32
 80022b0:	2100      	movs	r1, #0
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 fba0 	bl	80029f8 <RCCEx_PLLSAI2_Config>
 80022b8:	4603      	mov	r3, r0
 80022ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80022bc:	e003      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	74fb      	strb	r3, [r7, #19]
      break;
 80022c2:	e000      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80022c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022c6:	7cfb      	ldrb	r3, [r7, #19]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10b      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022cc:	4b75      	ldr	r3, [pc, #468]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022da:	4972      	ldr	r1, [pc, #456]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80022e2:	e001      	b.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022e4:	7cfb      	ldrb	r3, [r7, #19]
 80022e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d03f      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022fc:	d01c      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80022fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002302:	d802      	bhi.n	800230a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002304:	2b00      	cmp	r3, #0
 8002306:	d00e      	beq.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002308:	e01f      	b.n	800234a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800230a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800230e:	d003      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002310:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002314:	d01c      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002316:	e018      	b.n	800234a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002318:	4b62      	ldr	r3, [pc, #392]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	4a61      	ldr	r2, [pc, #388]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800231e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002322:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002324:	e015      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	3304      	adds	r3, #4
 800232a:	2100      	movs	r1, #0
 800232c:	4618      	mov	r0, r3
 800232e:	f000 fa73 	bl	8002818 <RCCEx_PLLSAI1_Config>
 8002332:	4603      	mov	r3, r0
 8002334:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002336:	e00c      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3320      	adds	r3, #32
 800233c:	2100      	movs	r1, #0
 800233e:	4618      	mov	r0, r3
 8002340:	f000 fb5a 	bl	80029f8 <RCCEx_PLLSAI2_Config>
 8002344:	4603      	mov	r3, r0
 8002346:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002348:	e003      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	74fb      	strb	r3, [r7, #19]
      break;
 800234e:	e000      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002350:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002352:	7cfb      	ldrb	r3, [r7, #19]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10b      	bne.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002358:	4b52      	ldr	r3, [pc, #328]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800235a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002366:	494f      	ldr	r1, [pc, #316]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002368:	4313      	orrs	r3, r2
 800236a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800236e:	e001      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002370:	7cfb      	ldrb	r3, [r7, #19]
 8002372:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 80a0 	beq.w	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002382:	2300      	movs	r3, #0
 8002384:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002386:	4b47      	ldr	r3, [pc, #284]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800238a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002396:	2300      	movs	r3, #0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00d      	beq.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800239c:	4b41      	ldr	r3, [pc, #260]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800239e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a0:	4a40      	ldr	r2, [pc, #256]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a6:	6593      	str	r3, [r2, #88]	; 0x58
 80023a8:	4b3e      	ldr	r3, [pc, #248]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023b4:	2301      	movs	r3, #1
 80023b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023b8:	4b3b      	ldr	r3, [pc, #236]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a3a      	ldr	r2, [pc, #232]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80023be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80023c4:	f7fe fe3e 	bl	8001044 <HAL_GetTick>
 80023c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80023ca:	e009      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023cc:	f7fe fe3a 	bl	8001044 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d902      	bls.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	74fb      	strb	r3, [r7, #19]
        break;
 80023de:	e005      	b.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80023e0:	4b31      	ldr	r3, [pc, #196]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0ef      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80023ec:	7cfb      	ldrb	r3, [r7, #19]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d15c      	bne.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80023f2:	4b2c      	ldr	r3, [pc, #176]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d01f      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	429a      	cmp	r2, r3
 800240e:	d019      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002410:	4b24      	ldr	r3, [pc, #144]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002416:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800241a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800241c:	4b21      	ldr	r3, [pc, #132]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800241e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002422:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002428:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800242c:	4b1d      	ldr	r3, [pc, #116]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800242e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002432:	4a1c      	ldr	r2, [pc, #112]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002434:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002438:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800243c:	4a19      	ldr	r2, [pc, #100]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d016      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244e:	f7fe fdf9 	bl	8001044 <HAL_GetTick>
 8002452:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002454:	e00b      	b.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002456:	f7fe fdf5 	bl	8001044 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	f241 3288 	movw	r2, #5000	; 0x1388
 8002464:	4293      	cmp	r3, r2
 8002466:	d902      	bls.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	74fb      	strb	r3, [r7, #19]
            break;
 800246c:	e006      	b.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800246e:	4b0d      	ldr	r3, [pc, #52]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d0ec      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800247c:	7cfb      	ldrb	r3, [r7, #19]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10c      	bne.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002488:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002492:	4904      	ldr	r1, [pc, #16]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002494:	4313      	orrs	r3, r2
 8002496:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800249a:	e009      	b.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800249c:	7cfb      	ldrb	r3, [r7, #19]
 800249e:	74bb      	strb	r3, [r7, #18]
 80024a0:	e006      	b.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024ac:	7cfb      	ldrb	r3, [r7, #19]
 80024ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024b0:	7c7b      	ldrb	r3, [r7, #17]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d105      	bne.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024b6:	4b9e      	ldr	r3, [pc, #632]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ba:	4a9d      	ldr	r2, [pc, #628]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00a      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024ce:	4b98      	ldr	r3, [pc, #608]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024d4:	f023 0203 	bic.w	r2, r3, #3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024dc:	4994      	ldr	r1, [pc, #592]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00a      	beq.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80024f0:	4b8f      	ldr	r3, [pc, #572]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024f6:	f023 020c 	bic.w	r2, r3, #12
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024fe:	498c      	ldr	r1, [pc, #560]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002500:	4313      	orrs	r3, r2
 8002502:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0304 	and.w	r3, r3, #4
 800250e:	2b00      	cmp	r3, #0
 8002510:	d00a      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002512:	4b87      	ldr	r3, [pc, #540]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002518:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	4983      	ldr	r1, [pc, #524]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002522:	4313      	orrs	r3, r2
 8002524:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0308 	and.w	r3, r3, #8
 8002530:	2b00      	cmp	r3, #0
 8002532:	d00a      	beq.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002534:	4b7e      	ldr	r3, [pc, #504]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800253a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002542:	497b      	ldr	r1, [pc, #492]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002544:	4313      	orrs	r3, r2
 8002546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0310 	and.w	r3, r3, #16
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00a      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002556:	4b76      	ldr	r3, [pc, #472]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800255c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002564:	4972      	ldr	r1, [pc, #456]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002566:	4313      	orrs	r3, r2
 8002568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0320 	and.w	r3, r3, #32
 8002574:	2b00      	cmp	r3, #0
 8002576:	d00a      	beq.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002578:	4b6d      	ldr	r3, [pc, #436]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800257a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800257e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002586:	496a      	ldr	r1, [pc, #424]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002588:	4313      	orrs	r3, r2
 800258a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00a      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800259a:	4b65      	ldr	r3, [pc, #404]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800259c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025a8:	4961      	ldr	r1, [pc, #388]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00a      	beq.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80025bc:	4b5c      	ldr	r3, [pc, #368]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025ca:	4959      	ldr	r1, [pc, #356]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00a      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025de:	4b54      	ldr	r3, [pc, #336]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025ec:	4950      	ldr	r1, [pc, #320]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00a      	beq.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002600:	4b4b      	ldr	r3, [pc, #300]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002606:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260e:	4948      	ldr	r1, [pc, #288]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002610:	4313      	orrs	r3, r2
 8002612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00a      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002622:	4b43      	ldr	r3, [pc, #268]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002628:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002630:	493f      	ldr	r1, [pc, #252]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002632:	4313      	orrs	r3, r2
 8002634:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d028      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002644:	4b3a      	ldr	r3, [pc, #232]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002652:	4937      	ldr	r1, [pc, #220]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002654:	4313      	orrs	r3, r2
 8002656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800265e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002662:	d106      	bne.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002664:	4b32      	ldr	r3, [pc, #200]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	4a31      	ldr	r2, [pc, #196]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800266a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800266e:	60d3      	str	r3, [r2, #12]
 8002670:	e011      	b.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002676:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800267a:	d10c      	bne.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	3304      	adds	r3, #4
 8002680:	2101      	movs	r1, #1
 8002682:	4618      	mov	r0, r3
 8002684:	f000 f8c8 	bl	8002818 <RCCEx_PLLSAI1_Config>
 8002688:	4603      	mov	r3, r0
 800268a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800268c:	7cfb      	ldrb	r3, [r7, #19]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002692:	7cfb      	ldrb	r3, [r7, #19]
 8002694:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d028      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80026a2:	4b23      	ldr	r3, [pc, #140]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026a8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b0:	491f      	ldr	r1, [pc, #124]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80026c0:	d106      	bne.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026c2:	4b1b      	ldr	r3, [pc, #108]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	4a1a      	ldr	r2, [pc, #104]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026cc:	60d3      	str	r3, [r2, #12]
 80026ce:	e011      	b.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80026d8:	d10c      	bne.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3304      	adds	r3, #4
 80026de:	2101      	movs	r1, #1
 80026e0:	4618      	mov	r0, r3
 80026e2:	f000 f899 	bl	8002818 <RCCEx_PLLSAI1_Config>
 80026e6:	4603      	mov	r3, r0
 80026e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026ea:	7cfb      	ldrb	r3, [r7, #19]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80026f0:	7cfb      	ldrb	r3, [r7, #19]
 80026f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d02b      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002700:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002706:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800270e:	4908      	ldr	r1, [pc, #32]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002710:	4313      	orrs	r3, r2
 8002712:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800271a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800271e:	d109      	bne.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002720:	4b03      	ldr	r3, [pc, #12]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4a02      	ldr	r2, [pc, #8]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002726:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800272a:	60d3      	str	r3, [r2, #12]
 800272c:	e014      	b.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002738:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800273c:	d10c      	bne.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3304      	adds	r3, #4
 8002742:	2101      	movs	r1, #1
 8002744:	4618      	mov	r0, r3
 8002746:	f000 f867 	bl	8002818 <RCCEx_PLLSAI1_Config>
 800274a:	4603      	mov	r3, r0
 800274c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800274e:	7cfb      	ldrb	r3, [r7, #19]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002754:	7cfb      	ldrb	r3, [r7, #19]
 8002756:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d02f      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002764:	4b2b      	ldr	r3, [pc, #172]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002772:	4928      	ldr	r1, [pc, #160]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002774:	4313      	orrs	r3, r2
 8002776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800277e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002782:	d10d      	bne.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3304      	adds	r3, #4
 8002788:	2102      	movs	r1, #2
 800278a:	4618      	mov	r0, r3
 800278c:	f000 f844 	bl	8002818 <RCCEx_PLLSAI1_Config>
 8002790:	4603      	mov	r3, r0
 8002792:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002794:	7cfb      	ldrb	r3, [r7, #19]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d014      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800279a:	7cfb      	ldrb	r3, [r7, #19]
 800279c:	74bb      	strb	r3, [r7, #18]
 800279e:	e011      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027a8:	d10c      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3320      	adds	r3, #32
 80027ae:	2102      	movs	r1, #2
 80027b0:	4618      	mov	r0, r3
 80027b2:	f000 f921 	bl	80029f8 <RCCEx_PLLSAI2_Config>
 80027b6:	4603      	mov	r3, r0
 80027b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027ba:	7cfb      	ldrb	r3, [r7, #19]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80027c0:	7cfb      	ldrb	r3, [r7, #19]
 80027c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00a      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80027d0:	4b10      	ldr	r3, [pc, #64]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80027d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027de:	490d      	ldr	r1, [pc, #52]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00b      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80027f2:	4b08      	ldr	r3, [pc, #32]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80027f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002802:	4904      	ldr	r1, [pc, #16]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002804:	4313      	orrs	r3, r2
 8002806:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800280a:	7cbb      	ldrb	r3, [r7, #18]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40021000 	.word	0x40021000

08002818 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002826:	4b73      	ldr	r3, [pc, #460]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d018      	beq.n	8002864 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002832:	4b70      	ldr	r3, [pc, #448]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	f003 0203 	and.w	r2, r3, #3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d10d      	bne.n	800285e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
       ||
 8002846:	2b00      	cmp	r3, #0
 8002848:	d009      	beq.n	800285e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800284a:	4b6a      	ldr	r3, [pc, #424]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	1c5a      	adds	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
       ||
 800285a:	429a      	cmp	r2, r3
 800285c:	d044      	beq.n	80028e8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	73fb      	strb	r3, [r7, #15]
 8002862:	e041      	b.n	80028e8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b02      	cmp	r3, #2
 800286a:	d00c      	beq.n	8002886 <RCCEx_PLLSAI1_Config+0x6e>
 800286c:	2b03      	cmp	r3, #3
 800286e:	d013      	beq.n	8002898 <RCCEx_PLLSAI1_Config+0x80>
 8002870:	2b01      	cmp	r3, #1
 8002872:	d120      	bne.n	80028b6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002874:	4b5f      	ldr	r3, [pc, #380]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d11d      	bne.n	80028bc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002884:	e01a      	b.n	80028bc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002886:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800288e:	2b00      	cmp	r3, #0
 8002890:	d116      	bne.n	80028c0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002896:	e013      	b.n	80028c0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002898:	4b56      	ldr	r3, [pc, #344]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10f      	bne.n	80028c4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80028a4:	4b53      	ldr	r3, [pc, #332]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d109      	bne.n	80028c4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80028b4:	e006      	b.n	80028c4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	73fb      	strb	r3, [r7, #15]
      break;
 80028ba:	e004      	b.n	80028c6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80028bc:	bf00      	nop
 80028be:	e002      	b.n	80028c6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80028c0:	bf00      	nop
 80028c2:	e000      	b.n	80028c6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80028c4:	bf00      	nop
    }

    if(status == HAL_OK)
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10d      	bne.n	80028e8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80028cc:	4b49      	ldr	r3, [pc, #292]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	3b01      	subs	r3, #1
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	430b      	orrs	r3, r1
 80028e2:	4944      	ldr	r1, [pc, #272]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d17d      	bne.n	80029ea <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80028ee:	4b41      	ldr	r3, [pc, #260]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a40      	ldr	r2, [pc, #256]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028f4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80028f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028fa:	f7fe fba3 	bl	8001044 <HAL_GetTick>
 80028fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002900:	e009      	b.n	8002916 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002902:	f7fe fb9f 	bl	8001044 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d902      	bls.n	8002916 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	73fb      	strb	r3, [r7, #15]
        break;
 8002914:	e005      	b.n	8002922 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002916:	4b37      	ldr	r3, [pc, #220]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1ef      	bne.n	8002902 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d160      	bne.n	80029ea <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d111      	bne.n	8002952 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800292e:	4b31      	ldr	r3, [pc, #196]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6892      	ldr	r2, [r2, #8]
 800293e:	0211      	lsls	r1, r2, #8
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	68d2      	ldr	r2, [r2, #12]
 8002944:	0912      	lsrs	r2, r2, #4
 8002946:	0452      	lsls	r2, r2, #17
 8002948:	430a      	orrs	r2, r1
 800294a:	492a      	ldr	r1, [pc, #168]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800294c:	4313      	orrs	r3, r2
 800294e:	610b      	str	r3, [r1, #16]
 8002950:	e027      	b.n	80029a2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d112      	bne.n	800297e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002958:	4b26      	ldr	r3, [pc, #152]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002960:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6892      	ldr	r2, [r2, #8]
 8002968:	0211      	lsls	r1, r2, #8
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6912      	ldr	r2, [r2, #16]
 800296e:	0852      	lsrs	r2, r2, #1
 8002970:	3a01      	subs	r2, #1
 8002972:	0552      	lsls	r2, r2, #21
 8002974:	430a      	orrs	r2, r1
 8002976:	491f      	ldr	r1, [pc, #124]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002978:	4313      	orrs	r3, r2
 800297a:	610b      	str	r3, [r1, #16]
 800297c:	e011      	b.n	80029a2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800297e:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002986:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6892      	ldr	r2, [r2, #8]
 800298e:	0211      	lsls	r1, r2, #8
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6952      	ldr	r2, [r2, #20]
 8002994:	0852      	lsrs	r2, r2, #1
 8002996:	3a01      	subs	r2, #1
 8002998:	0652      	lsls	r2, r2, #25
 800299a:	430a      	orrs	r2, r1
 800299c:	4915      	ldr	r1, [pc, #84]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80029a2:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a13      	ldr	r2, [pc, #76]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ae:	f7fe fb49 	bl	8001044 <HAL_GetTick>
 80029b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80029b4:	e009      	b.n	80029ca <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029b6:	f7fe fb45 	bl	8001044 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d902      	bls.n	80029ca <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	73fb      	strb	r3, [r7, #15]
          break;
 80029c8:	e005      	b.n	80029d6 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80029ca:	4b0a      	ldr	r3, [pc, #40]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0ef      	beq.n	80029b6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d106      	bne.n	80029ea <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80029dc:	4b05      	ldr	r3, [pc, #20]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029de:	691a      	ldr	r2, [r3, #16]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	4903      	ldr	r1, [pc, #12]	; (80029f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40021000 	.word	0x40021000

080029f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a02:	2300      	movs	r3, #0
 8002a04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a06:	4b68      	ldr	r3, [pc, #416]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d018      	beq.n	8002a44 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002a12:	4b65      	ldr	r3, [pc, #404]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	f003 0203 	and.w	r2, r3, #3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d10d      	bne.n	8002a3e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
       ||
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d009      	beq.n	8002a3e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002a2a:	4b5f      	ldr	r3, [pc, #380]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	091b      	lsrs	r3, r3, #4
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
       ||
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d044      	beq.n	8002ac8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	73fb      	strb	r3, [r7, #15]
 8002a42:	e041      	b.n	8002ac8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d00c      	beq.n	8002a66 <RCCEx_PLLSAI2_Config+0x6e>
 8002a4c:	2b03      	cmp	r3, #3
 8002a4e:	d013      	beq.n	8002a78 <RCCEx_PLLSAI2_Config+0x80>
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d120      	bne.n	8002a96 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a54:	4b54      	ldr	r3, [pc, #336]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d11d      	bne.n	8002a9c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a64:	e01a      	b.n	8002a9c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a66:	4b50      	ldr	r3, [pc, #320]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d116      	bne.n	8002aa0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a76:	e013      	b.n	8002aa0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a78:	4b4b      	ldr	r3, [pc, #300]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10f      	bne.n	8002aa4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a84:	4b48      	ldr	r3, [pc, #288]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d109      	bne.n	8002aa4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a94:	e006      	b.n	8002aa4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	73fb      	strb	r3, [r7, #15]
      break;
 8002a9a:	e004      	b.n	8002aa6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002a9c:	bf00      	nop
 8002a9e:	e002      	b.n	8002aa6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002aa0:	bf00      	nop
 8002aa2:	e000      	b.n	8002aa6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002aa4:	bf00      	nop
    }

    if(status == HAL_OK)
 8002aa6:	7bfb      	ldrb	r3, [r7, #15]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d10d      	bne.n	8002ac8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002aac:	4b3e      	ldr	r3, [pc, #248]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6819      	ldr	r1, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	011b      	lsls	r3, r3, #4
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	4939      	ldr	r1, [pc, #228]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d167      	bne.n	8002b9e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002ace:	4b36      	ldr	r3, [pc, #216]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a35      	ldr	r2, [pc, #212]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ad4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ad8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ada:	f7fe fab3 	bl	8001044 <HAL_GetTick>
 8002ade:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ae0:	e009      	b.n	8002af6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ae2:	f7fe faaf 	bl	8001044 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d902      	bls.n	8002af6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	73fb      	strb	r3, [r7, #15]
        break;
 8002af4:	e005      	b.n	8002b02 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002af6:	4b2c      	ldr	r3, [pc, #176]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1ef      	bne.n	8002ae2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d14a      	bne.n	8002b9e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d111      	bne.n	8002b32 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b0e:	4b26      	ldr	r3, [pc, #152]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6892      	ldr	r2, [r2, #8]
 8002b1e:	0211      	lsls	r1, r2, #8
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	68d2      	ldr	r2, [r2, #12]
 8002b24:	0912      	lsrs	r2, r2, #4
 8002b26:	0452      	lsls	r2, r2, #17
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	491f      	ldr	r1, [pc, #124]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	614b      	str	r3, [r1, #20]
 8002b30:	e011      	b.n	8002b56 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b32:	4b1d      	ldr	r3, [pc, #116]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b3a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6892      	ldr	r2, [r2, #8]
 8002b42:	0211      	lsls	r1, r2, #8
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6912      	ldr	r2, [r2, #16]
 8002b48:	0852      	lsrs	r2, r2, #1
 8002b4a:	3a01      	subs	r2, #1
 8002b4c:	0652      	lsls	r2, r2, #25
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	4915      	ldr	r1, [pc, #84]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002b56:	4b14      	ldr	r3, [pc, #80]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a13      	ldr	r2, [pc, #76]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b60:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7fe fa6f 	bl	8001044 <HAL_GetTick>
 8002b66:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b68:	e009      	b.n	8002b7e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b6a:	f7fe fa6b 	bl	8001044 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d902      	bls.n	8002b7e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	73fb      	strb	r3, [r7, #15]
          break;
 8002b7c:	e005      	b.n	8002b8a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b7e:	4b0a      	ldr	r3, [pc, #40]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0ef      	beq.n	8002b6a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002b8a:	7bfb      	ldrb	r3, [r7, #15]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d106      	bne.n	8002b9e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b92:	695a      	ldr	r2, [r3, #20]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	4903      	ldr	r1, [pc, #12]	; (8002ba8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40021000 	.word	0x40021000

08002bac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e040      	b.n	8002c40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d106      	bne.n	8002bd4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7fe f960 	bl	8000e94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2224      	movs	r2, #36	; 0x24
 8002bd8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 0201 	bic.w	r2, r2, #1
 8002be8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f82c 	bl	8002c48 <UART_SetConfig>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e022      	b.n	8002c40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 fb68 	bl	80032d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 fbef 	bl	800341c <UART_CheckIdleState>
 8002c3e:	4603      	mov	r3, r0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c48:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002c4c:	b088      	sub	sp, #32
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4bac      	ldr	r3, [pc, #688]	; (8002f30 <UART_SetConfig+0x2e8>)
 8002c7e:	4013      	ands	r3, r2
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	69f9      	ldr	r1, [r7, #28]
 8002c86:	430b      	orrs	r3, r1
 8002c88:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68da      	ldr	r2, [r3, #12]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4aa2      	ldr	r2, [pc, #648]	; (8002f34 <UART_SetConfig+0x2ec>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d004      	beq.n	8002cba <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	69fa      	ldr	r2, [r7, #28]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	69fa      	ldr	r2, [r7, #28]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a99      	ldr	r2, [pc, #612]	; (8002f38 <UART_SetConfig+0x2f0>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d121      	bne.n	8002d1c <UART_SetConfig+0xd4>
 8002cd8:	4b98      	ldr	r3, [pc, #608]	; (8002f3c <UART_SetConfig+0x2f4>)
 8002cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d816      	bhi.n	8002d14 <UART_SetConfig+0xcc>
 8002ce6:	a201      	add	r2, pc, #4	; (adr r2, 8002cec <UART_SetConfig+0xa4>)
 8002ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cec:	08002cfd 	.word	0x08002cfd
 8002cf0:	08002d09 	.word	0x08002d09
 8002cf4:	08002d03 	.word	0x08002d03
 8002cf8:	08002d0f 	.word	0x08002d0f
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	76fb      	strb	r3, [r7, #27]
 8002d00:	e0e8      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d02:	2302      	movs	r3, #2
 8002d04:	76fb      	strb	r3, [r7, #27]
 8002d06:	e0e5      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d08:	2304      	movs	r3, #4
 8002d0a:	76fb      	strb	r3, [r7, #27]
 8002d0c:	e0e2      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d0e:	2308      	movs	r3, #8
 8002d10:	76fb      	strb	r3, [r7, #27]
 8002d12:	e0df      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d14:	2310      	movs	r3, #16
 8002d16:	76fb      	strb	r3, [r7, #27]
 8002d18:	bf00      	nop
 8002d1a:	e0db      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a87      	ldr	r2, [pc, #540]	; (8002f40 <UART_SetConfig+0x2f8>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d134      	bne.n	8002d90 <UART_SetConfig+0x148>
 8002d26:	4b85      	ldr	r3, [pc, #532]	; (8002f3c <UART_SetConfig+0x2f4>)
 8002d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2c:	f003 030c 	and.w	r3, r3, #12
 8002d30:	2b0c      	cmp	r3, #12
 8002d32:	d829      	bhi.n	8002d88 <UART_SetConfig+0x140>
 8002d34:	a201      	add	r2, pc, #4	; (adr r2, 8002d3c <UART_SetConfig+0xf4>)
 8002d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d3a:	bf00      	nop
 8002d3c:	08002d71 	.word	0x08002d71
 8002d40:	08002d89 	.word	0x08002d89
 8002d44:	08002d89 	.word	0x08002d89
 8002d48:	08002d89 	.word	0x08002d89
 8002d4c:	08002d7d 	.word	0x08002d7d
 8002d50:	08002d89 	.word	0x08002d89
 8002d54:	08002d89 	.word	0x08002d89
 8002d58:	08002d89 	.word	0x08002d89
 8002d5c:	08002d77 	.word	0x08002d77
 8002d60:	08002d89 	.word	0x08002d89
 8002d64:	08002d89 	.word	0x08002d89
 8002d68:	08002d89 	.word	0x08002d89
 8002d6c:	08002d83 	.word	0x08002d83
 8002d70:	2300      	movs	r3, #0
 8002d72:	76fb      	strb	r3, [r7, #27]
 8002d74:	e0ae      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d76:	2302      	movs	r3, #2
 8002d78:	76fb      	strb	r3, [r7, #27]
 8002d7a:	e0ab      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d7c:	2304      	movs	r3, #4
 8002d7e:	76fb      	strb	r3, [r7, #27]
 8002d80:	e0a8      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d82:	2308      	movs	r3, #8
 8002d84:	76fb      	strb	r3, [r7, #27]
 8002d86:	e0a5      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d88:	2310      	movs	r3, #16
 8002d8a:	76fb      	strb	r3, [r7, #27]
 8002d8c:	bf00      	nop
 8002d8e:	e0a1      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a6b      	ldr	r2, [pc, #428]	; (8002f44 <UART_SetConfig+0x2fc>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d120      	bne.n	8002ddc <UART_SetConfig+0x194>
 8002d9a:	4b68      	ldr	r3, [pc, #416]	; (8002f3c <UART_SetConfig+0x2f4>)
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002da4:	2b10      	cmp	r3, #16
 8002da6:	d00f      	beq.n	8002dc8 <UART_SetConfig+0x180>
 8002da8:	2b10      	cmp	r3, #16
 8002daa:	d802      	bhi.n	8002db2 <UART_SetConfig+0x16a>
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d005      	beq.n	8002dbc <UART_SetConfig+0x174>
 8002db0:	e010      	b.n	8002dd4 <UART_SetConfig+0x18c>
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d005      	beq.n	8002dc2 <UART_SetConfig+0x17a>
 8002db6:	2b30      	cmp	r3, #48	; 0x30
 8002db8:	d009      	beq.n	8002dce <UART_SetConfig+0x186>
 8002dba:	e00b      	b.n	8002dd4 <UART_SetConfig+0x18c>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	76fb      	strb	r3, [r7, #27]
 8002dc0:	e088      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	76fb      	strb	r3, [r7, #27]
 8002dc6:	e085      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002dc8:	2304      	movs	r3, #4
 8002dca:	76fb      	strb	r3, [r7, #27]
 8002dcc:	e082      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002dce:	2308      	movs	r3, #8
 8002dd0:	76fb      	strb	r3, [r7, #27]
 8002dd2:	e07f      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002dd4:	2310      	movs	r3, #16
 8002dd6:	76fb      	strb	r3, [r7, #27]
 8002dd8:	bf00      	nop
 8002dda:	e07b      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a59      	ldr	r2, [pc, #356]	; (8002f48 <UART_SetConfig+0x300>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d120      	bne.n	8002e28 <UART_SetConfig+0x1e0>
 8002de6:	4b55      	ldr	r3, [pc, #340]	; (8002f3c <UART_SetConfig+0x2f4>)
 8002de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002df0:	2b40      	cmp	r3, #64	; 0x40
 8002df2:	d00f      	beq.n	8002e14 <UART_SetConfig+0x1cc>
 8002df4:	2b40      	cmp	r3, #64	; 0x40
 8002df6:	d802      	bhi.n	8002dfe <UART_SetConfig+0x1b6>
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <UART_SetConfig+0x1c0>
 8002dfc:	e010      	b.n	8002e20 <UART_SetConfig+0x1d8>
 8002dfe:	2b80      	cmp	r3, #128	; 0x80
 8002e00:	d005      	beq.n	8002e0e <UART_SetConfig+0x1c6>
 8002e02:	2bc0      	cmp	r3, #192	; 0xc0
 8002e04:	d009      	beq.n	8002e1a <UART_SetConfig+0x1d2>
 8002e06:	e00b      	b.n	8002e20 <UART_SetConfig+0x1d8>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	76fb      	strb	r3, [r7, #27]
 8002e0c:	e062      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e0e:	2302      	movs	r3, #2
 8002e10:	76fb      	strb	r3, [r7, #27]
 8002e12:	e05f      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e14:	2304      	movs	r3, #4
 8002e16:	76fb      	strb	r3, [r7, #27]
 8002e18:	e05c      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e1a:	2308      	movs	r3, #8
 8002e1c:	76fb      	strb	r3, [r7, #27]
 8002e1e:	e059      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e20:	2310      	movs	r3, #16
 8002e22:	76fb      	strb	r3, [r7, #27]
 8002e24:	bf00      	nop
 8002e26:	e055      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a47      	ldr	r2, [pc, #284]	; (8002f4c <UART_SetConfig+0x304>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d124      	bne.n	8002e7c <UART_SetConfig+0x234>
 8002e32:	4b42      	ldr	r3, [pc, #264]	; (8002f3c <UART_SetConfig+0x2f4>)
 8002e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e40:	d012      	beq.n	8002e68 <UART_SetConfig+0x220>
 8002e42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e46:	d802      	bhi.n	8002e4e <UART_SetConfig+0x206>
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d007      	beq.n	8002e5c <UART_SetConfig+0x214>
 8002e4c:	e012      	b.n	8002e74 <UART_SetConfig+0x22c>
 8002e4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e52:	d006      	beq.n	8002e62 <UART_SetConfig+0x21a>
 8002e54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e58:	d009      	beq.n	8002e6e <UART_SetConfig+0x226>
 8002e5a:	e00b      	b.n	8002e74 <UART_SetConfig+0x22c>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	76fb      	strb	r3, [r7, #27]
 8002e60:	e038      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e62:	2302      	movs	r3, #2
 8002e64:	76fb      	strb	r3, [r7, #27]
 8002e66:	e035      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e68:	2304      	movs	r3, #4
 8002e6a:	76fb      	strb	r3, [r7, #27]
 8002e6c:	e032      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e6e:	2308      	movs	r3, #8
 8002e70:	76fb      	strb	r3, [r7, #27]
 8002e72:	e02f      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e74:	2310      	movs	r3, #16
 8002e76:	76fb      	strb	r3, [r7, #27]
 8002e78:	bf00      	nop
 8002e7a:	e02b      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a2c      	ldr	r2, [pc, #176]	; (8002f34 <UART_SetConfig+0x2ec>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d124      	bne.n	8002ed0 <UART_SetConfig+0x288>
 8002e86:	4b2d      	ldr	r3, [pc, #180]	; (8002f3c <UART_SetConfig+0x2f4>)
 8002e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e8c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e94:	d012      	beq.n	8002ebc <UART_SetConfig+0x274>
 8002e96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e9a:	d802      	bhi.n	8002ea2 <UART_SetConfig+0x25a>
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d007      	beq.n	8002eb0 <UART_SetConfig+0x268>
 8002ea0:	e012      	b.n	8002ec8 <UART_SetConfig+0x280>
 8002ea2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ea6:	d006      	beq.n	8002eb6 <UART_SetConfig+0x26e>
 8002ea8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002eac:	d009      	beq.n	8002ec2 <UART_SetConfig+0x27a>
 8002eae:	e00b      	b.n	8002ec8 <UART_SetConfig+0x280>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	76fb      	strb	r3, [r7, #27]
 8002eb4:	e00e      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	76fb      	strb	r3, [r7, #27]
 8002eba:	e00b      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002ebc:	2304      	movs	r3, #4
 8002ebe:	76fb      	strb	r3, [r7, #27]
 8002ec0:	e008      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002ec2:	2308      	movs	r3, #8
 8002ec4:	76fb      	strb	r3, [r7, #27]
 8002ec6:	e005      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002ec8:	2310      	movs	r3, #16
 8002eca:	76fb      	strb	r3, [r7, #27]
 8002ecc:	bf00      	nop
 8002ece:	e001      	b.n	8002ed4 <UART_SetConfig+0x28c>
 8002ed0:	2310      	movs	r3, #16
 8002ed2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a16      	ldr	r2, [pc, #88]	; (8002f34 <UART_SetConfig+0x2ec>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	f040 80fa 	bne.w	80030d4 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ee0:	7efb      	ldrb	r3, [r7, #27]
 8002ee2:	2b08      	cmp	r3, #8
 8002ee4:	d836      	bhi.n	8002f54 <UART_SetConfig+0x30c>
 8002ee6:	a201      	add	r2, pc, #4	; (adr r2, 8002eec <UART_SetConfig+0x2a4>)
 8002ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eec:	08002f11 	.word	0x08002f11
 8002ef0:	08002f55 	.word	0x08002f55
 8002ef4:	08002f19 	.word	0x08002f19
 8002ef8:	08002f55 	.word	0x08002f55
 8002efc:	08002f1f 	.word	0x08002f1f
 8002f00:	08002f55 	.word	0x08002f55
 8002f04:	08002f55 	.word	0x08002f55
 8002f08:	08002f55 	.word	0x08002f55
 8002f0c:	08002f27 	.word	0x08002f27
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002f10:	f7ff f910 	bl	8002134 <HAL_RCC_GetPCLK1Freq>
 8002f14:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f16:	e020      	b.n	8002f5a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002f18:	4b0d      	ldr	r3, [pc, #52]	; (8002f50 <UART_SetConfig+0x308>)
 8002f1a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f1c:	e01d      	b.n	8002f5a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002f1e:	f7ff f873 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 8002f22:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f24:	e019      	b.n	8002f5a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002f26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f2a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f2c:	e015      	b.n	8002f5a <UART_SetConfig+0x312>
 8002f2e:	bf00      	nop
 8002f30:	efff69f3 	.word	0xefff69f3
 8002f34:	40008000 	.word	0x40008000
 8002f38:	40013800 	.word	0x40013800
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	40004400 	.word	0x40004400
 8002f44:	40004800 	.word	0x40004800
 8002f48:	40004c00 	.word	0x40004c00
 8002f4c:	40005000 	.word	0x40005000
 8002f50:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	74fb      	strb	r3, [r7, #19]
        break;
 8002f58:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 81ac 	beq.w	80032ba <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	4613      	mov	r3, r2
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	4413      	add	r3, r2
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d305      	bcc.n	8002f7e <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d902      	bls.n	8002f84 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	74fb      	strb	r3, [r7, #19]
 8002f82:	e19a      	b.n	80032ba <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8002f84:	7efb      	ldrb	r3, [r7, #27]
 8002f86:	2b08      	cmp	r3, #8
 8002f88:	f200 8091 	bhi.w	80030ae <UART_SetConfig+0x466>
 8002f8c:	a201      	add	r2, pc, #4	; (adr r2, 8002f94 <UART_SetConfig+0x34c>)
 8002f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f92:	bf00      	nop
 8002f94:	08002fb9 	.word	0x08002fb9
 8002f98:	080030af 	.word	0x080030af
 8002f9c:	08003005 	.word	0x08003005
 8002fa0:	080030af 	.word	0x080030af
 8002fa4:	08003039 	.word	0x08003039
 8002fa8:	080030af 	.word	0x080030af
 8002fac:	080030af 	.word	0x080030af
 8002fb0:	080030af 	.word	0x080030af
 8002fb4:	08003085 	.word	0x08003085
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002fb8:	f7ff f8bc 	bl	8002134 <HAL_RCC_GetPCLK1Freq>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	f04f 0200 	mov.w	r2, #0
 8002fc4:	f04f 0300 	mov.w	r3, #0
 8002fc8:	f04f 0400 	mov.w	r4, #0
 8002fcc:	0214      	lsls	r4, r2, #8
 8002fce:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002fd2:	020b      	lsls	r3, r1, #8
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	6852      	ldr	r2, [r2, #4]
 8002fd8:	0852      	lsrs	r2, r2, #1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	eb13 0b01 	adds.w	fp, r3, r1
 8002fe4:	eb44 0c02 	adc.w	ip, r4, r2
 8002fe8:	4658      	mov	r0, fp
 8002fea:	4661      	mov	r1, ip
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f04f 0400 	mov.w	r4, #0
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4623      	mov	r3, r4
 8002ff8:	f7fd f8e6 	bl	80001c8 <__aeabi_uldivmod>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	460c      	mov	r4, r1
 8003000:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003002:	e057      	b.n	80030b4 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	085b      	lsrs	r3, r3, #1
 800300a:	f04f 0400 	mov.w	r4, #0
 800300e:	49b1      	ldr	r1, [pc, #708]	; (80032d4 <UART_SetConfig+0x68c>)
 8003010:	f04f 0200 	mov.w	r2, #0
 8003014:	eb13 0b01 	adds.w	fp, r3, r1
 8003018:	eb44 0c02 	adc.w	ip, r4, r2
 800301c:	4658      	mov	r0, fp
 800301e:	4661      	mov	r1, ip
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f04f 0400 	mov.w	r4, #0
 8003028:	461a      	mov	r2, r3
 800302a:	4623      	mov	r3, r4
 800302c:	f7fd f8cc 	bl	80001c8 <__aeabi_uldivmod>
 8003030:	4603      	mov	r3, r0
 8003032:	460c      	mov	r4, r1
 8003034:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003036:	e03d      	b.n	80030b4 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003038:	f7fe ffe6 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 800303c:	4603      	mov	r3, r0
 800303e:	4619      	mov	r1, r3
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	f04f 0300 	mov.w	r3, #0
 8003048:	f04f 0400 	mov.w	r4, #0
 800304c:	0214      	lsls	r4, r2, #8
 800304e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003052:	020b      	lsls	r3, r1, #8
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6852      	ldr	r2, [r2, #4]
 8003058:	0852      	lsrs	r2, r2, #1
 800305a:	4611      	mov	r1, r2
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	eb13 0b01 	adds.w	fp, r3, r1
 8003064:	eb44 0c02 	adc.w	ip, r4, r2
 8003068:	4658      	mov	r0, fp
 800306a:	4661      	mov	r1, ip
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f04f 0400 	mov.w	r4, #0
 8003074:	461a      	mov	r2, r3
 8003076:	4623      	mov	r3, r4
 8003078:	f7fd f8a6 	bl	80001c8 <__aeabi_uldivmod>
 800307c:	4603      	mov	r3, r0
 800307e:	460c      	mov	r4, r1
 8003080:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003082:	e017      	b.n	80030b4 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	085b      	lsrs	r3, r3, #1
 800308a:	f04f 0400 	mov.w	r4, #0
 800308e:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8003092:	f144 0100 	adc.w	r1, r4, #0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f04f 0400 	mov.w	r4, #0
 800309e:	461a      	mov	r2, r3
 80030a0:	4623      	mov	r3, r4
 80030a2:	f7fd f891 	bl	80001c8 <__aeabi_uldivmod>
 80030a6:	4603      	mov	r3, r0
 80030a8:	460c      	mov	r4, r1
 80030aa:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80030ac:	e002      	b.n	80030b4 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	74fb      	strb	r3, [r7, #19]
            break;
 80030b2:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030ba:	d308      	bcc.n	80030ce <UART_SetConfig+0x486>
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030c2:	d204      	bcs.n	80030ce <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	697a      	ldr	r2, [r7, #20]
 80030ca:	60da      	str	r2, [r3, #12]
 80030cc:	e0f5      	b.n	80032ba <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	74fb      	strb	r3, [r7, #19]
 80030d2:	e0f2      	b.n	80032ba <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	69db      	ldr	r3, [r3, #28]
 80030d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030dc:	d17f      	bne.n	80031de <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80030de:	7efb      	ldrb	r3, [r7, #27]
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	d85c      	bhi.n	800319e <UART_SetConfig+0x556>
 80030e4:	a201      	add	r2, pc, #4	; (adr r2, 80030ec <UART_SetConfig+0x4a4>)
 80030e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ea:	bf00      	nop
 80030ec:	08003111 	.word	0x08003111
 80030f0:	0800312f 	.word	0x0800312f
 80030f4:	0800314d 	.word	0x0800314d
 80030f8:	0800319f 	.word	0x0800319f
 80030fc:	08003169 	.word	0x08003169
 8003100:	0800319f 	.word	0x0800319f
 8003104:	0800319f 	.word	0x0800319f
 8003108:	0800319f 	.word	0x0800319f
 800310c:	08003187 	.word	0x08003187
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003110:	f7ff f810 	bl	8002134 <HAL_RCC_GetPCLK1Freq>
 8003114:	4603      	mov	r3, r0
 8003116:	005a      	lsls	r2, r3, #1
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	085b      	lsrs	r3, r3, #1
 800311e:	441a      	add	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	fbb2 f3f3 	udiv	r3, r2, r3
 8003128:	b29b      	uxth	r3, r3
 800312a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800312c:	e03a      	b.n	80031a4 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800312e:	f7ff f817 	bl	8002160 <HAL_RCC_GetPCLK2Freq>
 8003132:	4603      	mov	r3, r0
 8003134:	005a      	lsls	r2, r3, #1
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	085b      	lsrs	r3, r3, #1
 800313c:	441a      	add	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	fbb2 f3f3 	udiv	r3, r2, r3
 8003146:	b29b      	uxth	r3, r3
 8003148:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800314a:	e02b      	b.n	80031a4 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	085b      	lsrs	r3, r3, #1
 8003152:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003156:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6852      	ldr	r2, [r2, #4]
 800315e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003162:	b29b      	uxth	r3, r3
 8003164:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003166:	e01d      	b.n	80031a4 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003168:	f7fe ff4e 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 800316c:	4603      	mov	r3, r0
 800316e:	005a      	lsls	r2, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	085b      	lsrs	r3, r3, #1
 8003176:	441a      	add	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003180:	b29b      	uxth	r3, r3
 8003182:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003184:	e00e      	b.n	80031a4 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	085b      	lsrs	r3, r3, #1
 800318c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	b29b      	uxth	r3, r3
 800319a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800319c:	e002      	b.n	80031a4 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	74fb      	strb	r3, [r7, #19]
        break;
 80031a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	2b0f      	cmp	r3, #15
 80031a8:	d916      	bls.n	80031d8 <UART_SetConfig+0x590>
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031b0:	d212      	bcs.n	80031d8 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	f023 030f 	bic.w	r3, r3, #15
 80031ba:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	085b      	lsrs	r3, r3, #1
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	f003 0307 	and.w	r3, r3, #7
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	897b      	ldrh	r3, [r7, #10]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	897a      	ldrh	r2, [r7, #10]
 80031d4:	60da      	str	r2, [r3, #12]
 80031d6:	e070      	b.n	80032ba <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	74fb      	strb	r3, [r7, #19]
 80031dc:	e06d      	b.n	80032ba <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 80031de:	7efb      	ldrb	r3, [r7, #27]
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d859      	bhi.n	8003298 <UART_SetConfig+0x650>
 80031e4:	a201      	add	r2, pc, #4	; (adr r2, 80031ec <UART_SetConfig+0x5a4>)
 80031e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ea:	bf00      	nop
 80031ec:	08003211 	.word	0x08003211
 80031f0:	0800322d 	.word	0x0800322d
 80031f4:	08003249 	.word	0x08003249
 80031f8:	08003299 	.word	0x08003299
 80031fc:	08003265 	.word	0x08003265
 8003200:	08003299 	.word	0x08003299
 8003204:	08003299 	.word	0x08003299
 8003208:	08003299 	.word	0x08003299
 800320c:	08003281 	.word	0x08003281
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003210:	f7fe ff90 	bl	8002134 <HAL_RCC_GetPCLK1Freq>
 8003214:	4602      	mov	r2, r0
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	085b      	lsrs	r3, r3, #1
 800321c:	441a      	add	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	fbb2 f3f3 	udiv	r3, r2, r3
 8003226:	b29b      	uxth	r3, r3
 8003228:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800322a:	e038      	b.n	800329e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800322c:	f7fe ff98 	bl	8002160 <HAL_RCC_GetPCLK2Freq>
 8003230:	4602      	mov	r2, r0
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	085b      	lsrs	r3, r3, #1
 8003238:	441a      	add	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003242:	b29b      	uxth	r3, r3
 8003244:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003246:	e02a      	b.n	800329e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	085b      	lsrs	r3, r3, #1
 800324e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003252:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6852      	ldr	r2, [r2, #4]
 800325a:	fbb3 f3f2 	udiv	r3, r3, r2
 800325e:	b29b      	uxth	r3, r3
 8003260:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003262:	e01c      	b.n	800329e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003264:	f7fe fed0 	bl	8002008 <HAL_RCC_GetSysClockFreq>
 8003268:	4602      	mov	r2, r0
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	085b      	lsrs	r3, r3, #1
 8003270:	441a      	add	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	fbb2 f3f3 	udiv	r3, r2, r3
 800327a:	b29b      	uxth	r3, r3
 800327c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800327e:	e00e      	b.n	800329e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	085b      	lsrs	r3, r3, #1
 8003286:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003292:	b29b      	uxth	r3, r3
 8003294:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003296:	e002      	b.n	800329e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	74fb      	strb	r3, [r7, #19]
        break;
 800329c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2b0f      	cmp	r3, #15
 80032a2:	d908      	bls.n	80032b6 <UART_SetConfig+0x66e>
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032aa:	d204      	bcs.n	80032b6 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	60da      	str	r2, [r3, #12]
 80032b4:	e001      	b.n	80032ba <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80032c6:	7cfb      	ldrb	r3, [r7, #19]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3720      	adds	r7, #32
 80032cc:	46bd      	mov	sp, r7
 80032ce:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80032d2:	bf00      	nop
 80032d4:	f4240000 	.word	0xf4240000

080032d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00a      	beq.n	8003302 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00a      	beq.n	8003324 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00a      	beq.n	8003346 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	430a      	orrs	r2, r1
 8003344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00a      	beq.n	8003368 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	f003 0310 	and.w	r3, r3, #16
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00a      	beq.n	800338a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338e:	f003 0320 	and.w	r3, r3, #32
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00a      	beq.n	80033ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d01a      	beq.n	80033ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033d6:	d10a      	bne.n	80033ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00a      	beq.n	8003410 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	605a      	str	r2, [r3, #4]
  }
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af02      	add	r7, sp, #8
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800342a:	f7fd fe0b 	bl	8001044 <HAL_GetTick>
 800342e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b08      	cmp	r3, #8
 800343c:	d10e      	bne.n	800345c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800343e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003442:	9300      	str	r3, [sp, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f82a 	bl	80034a6 <UART_WaitOnFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e020      	b.n	800349e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b04      	cmp	r3, #4
 8003468:	d10e      	bne.n	8003488 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800346a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800346e:	9300      	str	r3, [sp, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f814 	bl	80034a6 <UART_WaitOnFlagUntilTimeout>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e00a      	b.n	800349e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2220      	movs	r2, #32
 800348c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2220      	movs	r2, #32
 8003492:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b084      	sub	sp, #16
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	603b      	str	r3, [r7, #0]
 80034b2:	4613      	mov	r3, r2
 80034b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034b6:	e02a      	b.n	800350e <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034be:	d026      	beq.n	800350e <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034c0:	f7fd fdc0 	bl	8001044 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d302      	bcc.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d11b      	bne.n	800350e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80034e4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f022 0201 	bic.w	r2, r2, #1
 80034f4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2220      	movs	r2, #32
 8003500:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e00f      	b.n	800352e <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	69da      	ldr	r2, [r3, #28]
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	4013      	ands	r3, r2
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	429a      	cmp	r2, r3
 800351c:	bf0c      	ite	eq
 800351e:	2301      	moveq	r3, #1
 8003520:	2300      	movne	r3, #0
 8003522:	b2db      	uxtb	r3, r3
 8003524:	461a      	mov	r2, r3
 8003526:	79fb      	ldrb	r3, [r7, #7]
 8003528:	429a      	cmp	r2, r3
 800352a:	d0c5      	beq.n	80034b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
	...

08003538 <__libc_init_array>:
 8003538:	b570      	push	{r4, r5, r6, lr}
 800353a:	4e0d      	ldr	r6, [pc, #52]	; (8003570 <__libc_init_array+0x38>)
 800353c:	4c0d      	ldr	r4, [pc, #52]	; (8003574 <__libc_init_array+0x3c>)
 800353e:	1ba4      	subs	r4, r4, r6
 8003540:	10a4      	asrs	r4, r4, #2
 8003542:	2500      	movs	r5, #0
 8003544:	42a5      	cmp	r5, r4
 8003546:	d109      	bne.n	800355c <__libc_init_array+0x24>
 8003548:	4e0b      	ldr	r6, [pc, #44]	; (8003578 <__libc_init_array+0x40>)
 800354a:	4c0c      	ldr	r4, [pc, #48]	; (800357c <__libc_init_array+0x44>)
 800354c:	f000 f820 	bl	8003590 <_init>
 8003550:	1ba4      	subs	r4, r4, r6
 8003552:	10a4      	asrs	r4, r4, #2
 8003554:	2500      	movs	r5, #0
 8003556:	42a5      	cmp	r5, r4
 8003558:	d105      	bne.n	8003566 <__libc_init_array+0x2e>
 800355a:	bd70      	pop	{r4, r5, r6, pc}
 800355c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003560:	4798      	blx	r3
 8003562:	3501      	adds	r5, #1
 8003564:	e7ee      	b.n	8003544 <__libc_init_array+0xc>
 8003566:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800356a:	4798      	blx	r3
 800356c:	3501      	adds	r5, #1
 800356e:	e7f2      	b.n	8003556 <__libc_init_array+0x1e>
 8003570:	08003658 	.word	0x08003658
 8003574:	08003658 	.word	0x08003658
 8003578:	08003658 	.word	0x08003658
 800357c:	0800365c 	.word	0x0800365c

08003580 <memset>:
 8003580:	4402      	add	r2, r0
 8003582:	4603      	mov	r3, r0
 8003584:	4293      	cmp	r3, r2
 8003586:	d100      	bne.n	800358a <memset+0xa>
 8003588:	4770      	bx	lr
 800358a:	f803 1b01 	strb.w	r1, [r3], #1
 800358e:	e7f9      	b.n	8003584 <memset+0x4>

08003590 <_init>:
 8003590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003592:	bf00      	nop
 8003594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003596:	bc08      	pop	{r3}
 8003598:	469e      	mov	lr, r3
 800359a:	4770      	bx	lr

0800359c <_fini>:
 800359c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359e:	bf00      	nop
 80035a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035a2:	bc08      	pop	{r3}
 80035a4:	469e      	mov	lr, r3
 80035a6:	4770      	bx	lr
