Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Feb 18 14:35:55 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dec2bcd_timing_summary_routed.rpt -pb dec2bcd_timing_summary_routed.pb -rpx dec2bcd_timing_summary_routed.rpx -warn_on_violation
| Design       : dec2bcd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.283ns  (logic 5.438ns (44.276%)  route 6.844ns (55.724%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  X_IBUF[2]_inst/O
                         net (fo=2, routed)           4.148     5.605    X_IBUF[2]
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.729 r  Y_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.665     6.394    Y_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.546 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.031     8.577    Y_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         3.705    12.283 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.283    Y[0]
    J3                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.868ns  (logic 5.210ns (43.897%)  route 6.659ns (56.103%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  X_IBUF[2]_inst/O
                         net (fo=2, routed)           4.320     5.777    X_IBUF[2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.124     5.901 r  Y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.661     6.562    Y_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y94         LUT3 (Prop_lut3_I0_O)        0.124     6.686 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.677     8.364    Y_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.505    11.868 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.868    Y[1]
    J1                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[8]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.111ns (44.736%)  route 6.313ns (55.264%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  X[8] (IN)
                         net (fo=0)                   0.000     0.000    X[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  X_IBUF[8]_inst/O
                         net (fo=4, routed)           4.433     5.898    X_IBUF[8]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.022 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.881     7.902    Y_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.424 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.424    Y[3]
    L1                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[8]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 5.096ns (44.821%)  route 6.273ns (55.179%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  X[8] (IN)
                         net (fo=0)                   0.000     0.000    X[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  X_IBUF[8]_inst/O
                         net (fo=4, routed)           4.559     6.024    X_IBUF[8]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.148 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714     7.863    Y_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.507    11.369 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.369    Y[2]
    K2                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.477ns (64.311%)  route 0.819ns (35.689%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  X_IBUF[3]_inst/O
                         net (fo=3, routed)           0.465     0.689    X_IBUF[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.088    Y_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         1.208     2.296 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.296    Y[2]
    K2                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[5]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.530ns (64.010%)  route 0.860ns (35.990%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  X[5] (IN)
                         net (fo=0)                   0.000     0.000    X[5]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  X_IBUF[5]_inst/O
                         net (fo=3, routed)           0.400     0.618    X_IBUF[5]
    SLICE_X65Y94         LUT5 (Prop_lut5_I3_O)        0.046     0.664 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.460     1.124    Y_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         1.267     2.391 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.391    Y[0]
    J3                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[5]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.514ns (62.728%)  route 0.900ns (37.272%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  X[5] (IN)
                         net (fo=0)                   0.000     0.000    X[5]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  X_IBUF[5]_inst/O
                         net (fo=3, routed)           0.348     0.566    X_IBUF[5]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.611 r  Y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.223     0.834    Y_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.879 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.207    Y_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.414 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.414    Y[1]
    J1                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.638ns  (logic 1.505ns (41.375%)  route 2.133ns (58.625%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    B15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  X_IBUF[7]_inst/O
                         net (fo=4, routed)           1.720     1.958    X_IBUF[7]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045     2.003 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.416    Y_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.638 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.638    Y[3]
    L1                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





