0.7
2020.2
Oct 14 2022
05:20:55
D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sim_1/new/testbench.sv,1731869587,systemVerilog,,,,testbench,,uvm,../../../../final_project.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../final_project.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../final_project.gen/sources_1/ip/clk_wiz_0,,,,,
D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/new/lfsr.sv,1731869768,systemVerilog,,D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sim_1/new/testbench.sv,,lfsr,,uvm,../../../../final_project.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../final_project.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../final_project.gen/sources_1/ip/clk_wiz_0,,,,,
