{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708971630360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708971630360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 13:20:30 2024 " "Processing started: Mon Feb 26 13:20:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708971630360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708971630360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708971630360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708971630860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708971630860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file z_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z_Reg " "Found entity 1: Z_Reg" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneMultiplexer " "Found entity 1: ThirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder32.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder32 " "Found entity 1: RCAdder32" {  } { { "RCAdder32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder_tb " "Found entity 1: RCAdder_tb" {  } { { "RCAdder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "PC_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_XOR " "Found entity 1: My_XOR" {  } { { "My_XOR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file my_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_SUBTRACT " "Found entity 1: My_SUBTRACT" {  } { { "My_SUBTRACT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_OR " "Found entity 1: My_OR" {  } { { "My_OR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_not.v 1 1 " "Found 1 design units, including 1 entities, in source file my_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NOT " "Found entity 1: My_NOT" {  } { { "My_NOT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NOT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_negate.v 1 1 " "Found 1 design units, including 1 entities, in source file my_negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NEGATE " "Found entity 1: My_NEGATE" {  } { { "My_NEGATE.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NEGATE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "My_MUL.v " "Can't analyze file -- file My_MUL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1708971641561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_AND " "Found entity 1: My_AND" {  } { { "My_AND.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_add.v 1 1 " "Found 1 design units, including 1 entities, in source file my_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_ADD " "Found entity 1: My_ADD" {  } { { "My_ADD.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_Reg " "Found entity 1: Gen_Reg" {  } { { "Gen_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourToOneMux " "Found entity 1: fourToOneMux" {  } { { "fourToOneMux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(42) " "Verilog HDL information at datapath_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD add Datapath.v(4) " "Verilog HDL Declaration information at Datapath.v(4): object \"ADD\" differs only in case from object \"add\" in the same scope" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROR ror alu.v(2) " "Verilog HDL Declaration information at alu.v(2): object \"ROR\" differs only in case from object \"ror\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708971641592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROL rol alu.v(2) " "Verilog HDL Declaration information at alu.v(2): object \"ROL\" differs only in case from object \"rol\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708971641592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file y_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Reg " "Found entity 1: Y_Reg" {  } { { "Y_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 0 0 " "Found 0 design units, including 0 entities, in source file shra.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multiplication_tb.v(42) " "Verilog HDL information at Multiplication_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708971641592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication_tb " "Found entity 1: Multiplication_tb" {  } { { "Multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock datapath_tb.v(17) " "Verilog HDL Implicit Net warning at datapath_tb.v(17): created implicit net for \"Clock\"" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus Datapath.v(18) " "Verilog HDL Implicit Net warning at Datapath.v(18): created implicit net for \"bus\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(36) " "Verilog HDL Implicit Net warning at Datapath.v(36): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(38) " "Verilog HDL Implicit Net warning at Datapath.v(38): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mdatain Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"Mdatain\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busOutZ Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"busOutZ\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(53) " "Verilog HDL Implicit Net warning at Datapath.v(53): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(53) " "Verilog HDL Implicit Net warning at Datapath.v(53): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(53) " "Verilog HDL Implicit Net warning at Datapath.v(53): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlowin Datapath.v(55) " "Verilog HDL Implicit Net warning at Datapath.v(55): created implicit net for \"zlowin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(56) " "Verilog HDL Implicit Net warning at Datapath.v(56): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(56) " "Verilog HDL Implicit Net warning at Datapath.v(56): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry Datapath.v(59) " "Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for \"carry\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(61) " "Verilog HDL Implicit Net warning at Datapath.v(61): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R0in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R1in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R2in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R3in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R4in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R5in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R6in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R7in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R8in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R9in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R10in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R11in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R12in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R13in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R14in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R15in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"HIin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"LOin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock Multiplication_tb.v(17) " "Verilog HDL Implicit Net warning at Multiplication_tb.v(17): created implicit net for \"Clock\"" {  } { { "Multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708971641592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708971641639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Reg Gen_Reg:R0 " "Elaborating entity \"Gen_Reg\" for hierarchy \"Gen_Reg:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg PC_Reg:PC " "Elaborating entity \"PC_Reg\" for hierarchy \"PC_Reg:PC\"" {  } { { "Datapath.v" "PC" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar_reg.v 1 1 " "Using design file mar_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_Reg " "Found entity 1: MAR_Reg" {  } { { "mar_reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708971641655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1708971641655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_Reg MAR_Reg:MAR " "Elaborating entity \"MAR_Reg\" for hierarchy \"MAR_Reg:MAR\"" {  } { { "Datapath.v" "MAR" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_Reg MDR_Reg:MDR " "Elaborating entity \"MDR_Reg\" for hierarchy \"MDR_Reg:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Reg Y_Reg:Y " "Elaborating entity \"Y_Reg\" for hierarchy \"Y_Reg:Y\"" {  } { { "Datapath.v" "Y" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_Reg Z_Reg:Z " "Elaborating entity \"Z_Reg\" for hierarchy \"Z_Reg:Z\"" {  } { { "Datapath.v" "Z" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641670 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr Z_Reg.v(11) " "Verilog HDL Always Construct warning at Z_Reg.v(11): variable \"clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Z_Reg.v(12) " "Verilog HDL assignment warning at Z_Reg.v(12): truncated value with size 64 to match size of target (32)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZInput Z_Reg.v(14) " "Verilog HDL Always Construct warning at Z_Reg.v(14): variable \"ZInput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZLowOut Z_Reg.v(17) " "Verilog HDL Always Construct warning at Z_Reg.v(17): variable \"ZLowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(18) " "Verilog HDL Always Construct warning at Z_Reg.v(18): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZHighOut Z_Reg.v(20) " "Verilog HDL Always Construct warning at Z_Reg.v(20): variable \"ZHighOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(21) " "Verilog HDL Always Construct warning at Z_Reg.v(21): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZOut Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZTemp Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[0\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[1\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[2\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[3\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[4\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[5\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[6\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[7\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[8\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[9\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[10\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[11\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[12\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[13\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[14\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[15\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[16\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[17\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[18\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[19\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[20\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[21\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[22\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[23\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[24\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[25\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[26\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[27\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[28\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[29\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[30\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[31\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[32\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[32\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[33\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[33\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[34\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[34\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[35\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[35\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[36\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[36\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[37\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[37\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[38\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[38\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[39\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[39\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[40\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[40\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[41\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[41\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[42\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[42\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[43\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[43\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[44\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[44\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[45\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[45\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[46\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[46\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[47\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[47\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[48\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[48\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[49\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[49\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[50\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[50\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[51\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[51\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[52\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[52\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[53\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[53\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[54\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[54\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[55\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[55\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[56\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[56\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[57\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[57\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[58\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[58\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[59\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[59\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[60\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[60\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[61\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[61\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[62\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[62\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[63\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[63\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[0\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[1\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[2\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[3\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[4\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[5\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[6\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[7\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[8\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[9\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[10\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[11\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[12\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[13\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[14\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[15\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[16\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[17\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[18\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[19\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[20\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[21\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[22\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[23\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[24\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[25\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[26\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[27\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[28\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[29\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[30\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[31\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|Z_Reg:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:buss " "Elaborating entity \"bus\" for hierarchy \"bus:buss\"" {  } { { "Datapath.v" "buss" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus.v(9) " "Verilog HDL assignment warning at bus.v(9): truncated value with size 32 to match size of target (1)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708971641670 "|Datapath|bus:buss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder bus:buss\|ThirtyTwoToFiveEncoder:encoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"bus:buss\|ThirtyTwoToFiveEncoder:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneMultiplexer bus:buss\|ThirtyTwoToOneMultiplexer:mux " "Elaborating entity \"ThirtyTwoToOneMultiplexer\" for hierarchy \"bus:buss\|ThirtyTwoToOneMultiplexer:mux\"" {  } { { "bus.v" "mux" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourToOneMux bus:buss\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0 " "Elaborating entity \"fourToOneMux\" for hierarchy \"bus:buss\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0\"" {  } { { "thirtyTwoToOneMultiplexer.v" "mux0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluu " "Elaborating entity \"alu\" for hierarchy \"alu:aluu\"" {  } { { "Datapath.v" "aluu" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641686 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry alu.v(7) " "Output port \"carry\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708971641686 "|Datapath|alu:aluu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_AND alu:aluu\|My_AND:andOp " "Elaborating entity \"My_AND\" for hierarchy \"alu:aluu\|My_AND:andOp\"" {  } { { "alu.v" "andOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_ADD alu:aluu\|My_ADD:addOp " "Elaborating entity \"My_ADD\" for hierarchy \"alu:aluu\|My_ADD:addOp\"" {  } { { "alu.v" "addOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder32 alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB " "Elaborating entity \"RCAdder32\" for hierarchy \"alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB\"" {  } { { "My_ADD.v" "adderAB" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB\|FullAdder:FA0\"" {  } { { "RCAdder32.v" "FA0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_XOR alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB\|FullAdder:FA0\|My_XOR:xor1 " "Elaborating entity \"My_XOR\" for hierarchy \"alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB\|FullAdder:FA0\|My_XOR:xor1\"" {  } { { "FullAdder.v" "xor1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_OR alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB\|FullAdder:FA0\|My_OR:or1 " "Elaborating entity \"My_OR\" for hierarchy \"alu:aluu\|My_ADD:addOp\|RCAdder32:adderAB\|FullAdder:FA0\|My_OR:or1\"" {  } { { "FullAdder.v" "or1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_SUBTRACT alu:aluu\|My_SUBTRACT:subOp " "Elaborating entity \"My_SUBTRACT\" for hierarchy \"alu:aluu\|My_SUBTRACT:subOp\"" {  } { { "alu.v" "subOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_NOT alu:aluu\|My_NOT:notOp " "Elaborating entity \"My_NOT\" for hierarchy \"alu:aluu\|My_NOT:notOp\"" {  } { { "alu.v" "notOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_NEGATE alu:aluu\|My_NEGATE:negateOp " "Elaborating entity \"My_NEGATE\" for hierarchy \"alu:aluu\|My_NEGATE:negateOp\"" {  } { { "alu.v" "negateOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR alu:aluu\|SHR:shrOp " "Elaborating entity \"SHR\" for hierarchy \"alu:aluu\|SHR:shrOp\"" {  } { { "alu.v" "shrOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL alu:aluu\|SHL:shlOp " "Elaborating entity \"SHL\" for hierarchy \"alu:aluu\|SHL:shlOp\"" {  } { { "alu.v" "shlOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicaion alu:aluu\|Multiplicaion:multi " "Elaborating entity \"Multiplicaion\" for hierarchy \"alu:aluu\|Multiplicaion:multi\"" {  } { { "alu.v" "multi" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641920 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i Multiplication.v(10) " "Verilog HDL warning at Multiplication.v(10): object i used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708971641920 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk Multiplication.v(11) " "Verilog HDL warning at Multiplication.v(11): object clk used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708971641920 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 Multiplication.v(10) " "Net \"i\" at Multiplication.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708971641920 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 Multiplication.v(11) " "Net \"clk\" at Multiplication.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708971641920 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:aluu\|rotate_right:ror " "Elaborating entity \"rotate_right\" for hierarchy \"alu:aluu\|rotate_right:ror\"" {  } { { "alu.v" "ror" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_right.v(7) " "Verilog HDL assignment warning at rotate_right.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708971641920 "|Datapath|alu:aluu|rotate_right:ror"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:aluu\|rotate_left:rol " "Elaborating entity \"rotate_left\" for hierarchy \"alu:aluu\|rotate_left:rol\"" {  } { { "alu.v" "rol" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708971641920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_left.v(7) " "Verilog HDL assignment warning at rotate_left.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708971641920 "|Datapath|alu:aluu|rotate_left:rol"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642170 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642186 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642201 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642217 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642233 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642248 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642264 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708971642280 "|Datapath|alu:aluu|My_ADD:addOp|RCAdder32:adderAB|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:aluu\|carry_out\[2\] " "Net \"alu:aluu\|carry_out\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carry_out\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:aluu\|carry_out\[1\] " "Net \"alu:aluu\|carry_out\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carry_out\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642295 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus " "Net \"bus\" is missing source, defaulting to GND" {  } { { "Datapath.v" "bus" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[31\] " "Net \"Cin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[30\] " "Net \"Cin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[29\] " "Net \"Cin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[28\] " "Net \"Cin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[27\] " "Net \"Cin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[26\] " "Net \"Cin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[25\] " "Net \"Cin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[24\] " "Net \"Cin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[23\] " "Net \"Cin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[22\] " "Net \"Cin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[21\] " "Net \"Cin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[20\] " "Net \"Cin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[19\] " "Net \"Cin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[18\] " "Net \"Cin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[17\] " "Net \"Cin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[16\] " "Net \"Cin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[15\] " "Net \"Cin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[14\] " "Net \"Cin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[13\] " "Net \"Cin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[12\] " "Net \"Cin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[11\] " "Net \"Cin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[10\] " "Net \"Cin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[9\] " "Net \"Cin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[8\] " "Net \"Cin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[7\] " "Net \"Cin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[6\] " "Net \"Cin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[5\] " "Net \"Cin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[4\] " "Net \"Cin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[3\] " "Net \"Cin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[2\] " "Net \"Cin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[1\] " "Net \"Cin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Cin\[0\] " "Net \"Cin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Cin\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708971642358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "47 " "47 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1708971642670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708971642826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1671 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1671 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708971642842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 13:20:42 2024 " "Processing ended: Mon Feb 26 13:20:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708971642842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708971642842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708971642842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708971642842 ""}
