
ubuntu-preinstalled/dirmngr-client:     file format elf32-littlearm


Disassembly of section .init:

00001efc <.init>:
    1efc:	push	{r3, lr}
    1f00:	bl	31e0 <__assert_fail@plt+0xa7c>
    1f04:	pop	{r3, pc}

Disassembly of section .plt:

00001f08 <gcry_xmalloc@plt-0x14>:
    1f08:	push	{lr}		; (str lr, [sp, #-4]!)
    1f0c:	ldr	lr, [pc, #4]	; 1f18 <gcry_xmalloc@plt-0x4>
    1f10:	add	lr, pc, lr
    1f14:	ldr	pc, [lr, #8]!
    1f18:	strdeq	lr, [r1], -ip

00001f1c <gcry_xmalloc@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #122880	; 0x1e000
    1f24:	ldr	pc, [ip, #3580]!	; 0xdfc

00001f28 <calloc@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #122880	; 0x1e000
    1f30:	ldr	pc, [ip, #3572]!	; 0xdf4

00001f34 <raise@plt>:
    1f34:			; <UNDEFINED> instruction: 0xe7fd4778
    1f38:	add	ip, pc, #0, 12
    1f3c:	add	ip, ip, #122880	; 0x1e000
    1f40:	ldr	pc, [ip, #3560]!	; 0xde8

00001f44 <gpgrt_funlockfile@plt>:
    1f44:			; <UNDEFINED> instruction: 0xe7fd4778
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #122880	; 0x1e000
    1f50:	ldr	pc, [ip, #3548]!	; 0xddc

00001f54 <gcry_malloc@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #122880	; 0x1e000
    1f5c:	ldr	pc, [ip, #3540]!	; 0xdd4

00001f60 <getpwnam@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #122880	; 0x1e000
    1f68:	ldr	pc, [ip, #3532]!	; 0xdcc

00001f6c <iconv_close@plt>:
    1f6c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #122880	; 0x1e000
    1f78:	ldr	pc, [ip, #3520]!	; 0xdc0

00001f7c <iconv@plt>:
    1f7c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #122880	; 0x1e000
    1f88:	ldr	pc, [ip, #3508]!	; 0xdb4

00001f8c <strcmp@plt>:
    1f8c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f90:	add	ip, pc, #0, 12
    1f94:	add	ip, ip, #122880	; 0x1e000
    1f98:	ldr	pc, [ip, #3496]!	; 0xda8

00001f9c <__cxa_finalize@plt>:
    1f9c:	add	ip, pc, #0, 12
    1fa0:	add	ip, ip, #122880	; 0x1e000
    1fa4:	ldr	pc, [ip, #3488]!	; 0xda0

00001fa8 <gpgrt_vfprintf_unlocked@plt>:
    1fa8:	add	ip, pc, #0, 12
    1fac:	add	ip, ip, #122880	; 0x1e000
    1fb0:	ldr	pc, [ip, #3480]!	; 0xd98

00001fb4 <strtol@plt>:
    1fb4:			; <UNDEFINED> instruction: 0xe7fd4778
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #122880	; 0x1e000
    1fc0:	ldr	pc, [ip, #3468]!	; 0xd8c

00001fc4 <getpwuid@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #122880	; 0x1e000
    1fcc:	ldr	pc, [ip, #3460]!	; 0xd84

00001fd0 <strcspn@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #122880	; 0x1e000
    1fd8:	ldr	pc, [ip, #3452]!	; 0xd7c

00001fdc <setrlimit64@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #122880	; 0x1e000
    1fe4:	ldr	pc, [ip, #3444]!	; 0xd74

00001fe8 <read@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #122880	; 0x1e000
    1ff0:	ldr	pc, [ip, #3436]!	; 0xd6c

00001ff4 <fflush@plt>:
    1ff4:			; <UNDEFINED> instruction: 0xe7fd4778
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #122880	; 0x1e000
    2000:	ldr	pc, [ip, #3424]!	; 0xd60

00002004 <getuid@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #122880	; 0x1e000
    200c:	ldr	pc, [ip, #3416]!	; 0xd58

00002010 <sigprocmask@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #122880	; 0x1e000
    2018:	ldr	pc, [ip, #3408]!	; 0xd50

0000201c <memmove@plt>:
    201c:			; <UNDEFINED> instruction: 0xe7fd4778
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #122880	; 0x1e000
    2028:	ldr	pc, [ip, #3396]!	; 0xd44

0000202c <free@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #122880	; 0x1e000
    2034:	ldr	pc, [ip, #3388]!	; 0xd3c

00002038 <_gpgrt_putc_overflow@plt>:
    2038:	add	ip, pc, #0, 12
    203c:	add	ip, ip, #122880	; 0x1e000
    2040:	ldr	pc, [ip, #3380]!	; 0xd34

00002044 <nanosleep@plt>:
    2044:	add	ip, pc, #0, 12
    2048:	add	ip, ip, #122880	; 0x1e000
    204c:	ldr	pc, [ip, #3372]!	; 0xd2c

00002050 <ferror@plt>:
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #122880	; 0x1e000
    2058:	ldr	pc, [ip, #3364]!	; 0xd24

0000205c <assuan_set_log_cb@plt>:
    205c:			; <UNDEFINED> instruction: 0xe7fd4778
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #122880	; 0x1e000
    2068:	ldr	pc, [ip, #3352]!	; 0xd18

0000206c <inet_pton@plt>:
    206c:	add	ip, pc, #0, 12
    2070:	add	ip, ip, #122880	; 0x1e000
    2074:	ldr	pc, [ip, #3344]!	; 0xd10

00002078 <_exit@plt>:
    2078:	add	ip, pc, #0, 12
    207c:	add	ip, ip, #122880	; 0x1e000
    2080:	ldr	pc, [ip, #3336]!	; 0xd08

00002084 <memcpy@plt>:
    2084:	add	ip, pc, #0, 12
    2088:	add	ip, ip, #122880	; 0x1e000
    208c:	ldr	pc, [ip, #3328]!	; 0xd00

00002090 <assuan_set_assuan_log_prefix@plt>:
    2090:	add	ip, pc, #0, 12
    2094:	add	ip, ip, #122880	; 0x1e000
    2098:	ldr	pc, [ip, #3320]!	; 0xcf8

0000209c <time@plt>:
    209c:	add	ip, pc, #0, 12
    20a0:	add	ip, ip, #122880	; 0x1e000
    20a4:	ldr	pc, [ip, #3312]!	; 0xcf0

000020a8 <gcry_free@plt>:
    20a8:			; <UNDEFINED> instruction: 0xe7fd4778
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #122880	; 0x1e000
    20b4:	ldr	pc, [ip, #3300]!	; 0xce4

000020b8 <memcmp@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #122880	; 0x1e000
    20c0:	ldr	pc, [ip, #3292]!	; 0xcdc

000020c4 <select@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #122880	; 0x1e000
    20cc:	ldr	pc, [ip, #3284]!	; 0xcd4

000020d0 <sleep@plt>:
    20d0:			; <UNDEFINED> instruction: 0xe7fd4778
    20d4:	add	ip, pc, #0, 12
    20d8:	add	ip, ip, #122880	; 0x1e000
    20dc:	ldr	pc, [ip, #3272]!	; 0xcc8

000020e0 <stpcpy@plt>:
    20e0:	add	ip, pc, #0, 12
    20e4:	add	ip, ip, #122880	; 0x1e000
    20e8:	ldr	pc, [ip, #3264]!	; 0xcc0

000020ec <uname@plt>:
    20ec:	add	ip, pc, #0, 12
    20f0:	add	ip, ip, #122880	; 0x1e000
    20f4:	ldr	pc, [ip, #3256]!	; 0xcb8

000020f8 <dcgettext@plt>:
    20f8:			; <UNDEFINED> instruction: 0xe7fd4778
    20fc:	add	ip, pc, #0, 12
    2100:	add	ip, ip, #122880	; 0x1e000
    2104:	ldr	pc, [ip, #3244]!	; 0xcac

00002108 <__stack_chk_fail@plt>:
    2108:	add	ip, pc, #0, 12
    210c:	add	ip, ip, #122880	; 0x1e000
    2110:	ldr	pc, [ip, #3236]!	; 0xca4

00002114 <gpgrt_set_alloc_func@plt>:
    2114:	add	ip, pc, #0, 12
    2118:	add	ip, ip, #122880	; 0x1e000
    211c:	ldr	pc, [ip, #3228]!	; 0xc9c

00002120 <sysconf@plt>:
    2120:	add	ip, pc, #0, 12
    2124:	add	ip, ip, #122880	; 0x1e000
    2128:	ldr	pc, [ip, #3220]!	; 0xc94

0000212c <unlink@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #122880	; 0x1e000
    2134:	ldr	pc, [ip, #3212]!	; 0xc8c

00002138 <dup2@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #122880	; 0x1e000
    2140:	ldr	pc, [ip, #3204]!	; 0xc84

00002144 <gpgrt_ferror@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #122880	; 0x1e000
    214c:	ldr	pc, [ip, #3196]!	; 0xc7c

00002150 <getrlimit64@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #122880	; 0x1e000
    2158:	ldr	pc, [ip, #3188]!	; 0xc74

0000215c <realloc@plt>:
    215c:	add	ip, pc, #0, 12
    2160:	add	ip, ip, #122880	; 0x1e000
    2164:	ldr	pc, [ip, #3180]!	; 0xc6c

00002168 <gpgrt_fflush@plt>:
    2168:			; <UNDEFINED> instruction: 0xe7fd4778
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #122880	; 0x1e000
    2174:	ldr	pc, [ip, #3168]!	; 0xc60

00002178 <dup@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #122880	; 0x1e000
    2180:	ldr	pc, [ip, #3160]!	; 0xc58

00002184 <textdomain@plt>:
    2184:			; <UNDEFINED> instruction: 0xe7fd4778
    2188:	add	ip, pc, #0, 12
    218c:	add	ip, ip, #122880	; 0x1e000
    2190:	ldr	pc, [ip, #3148]!	; 0xc4c

00002194 <tmpfile64@plt>:
    2194:			; <UNDEFINED> instruction: 0xe7fd4778
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #122880	; 0x1e000
    21a0:	ldr	pc, [ip, #3136]!	; 0xc40

000021a4 <chdir@plt>:
    21a4:			; <UNDEFINED> instruction: 0xe7fd4778
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #122880	; 0x1e000
    21b0:	ldr	pc, [ip, #3124]!	; 0xc34

000021b4 <geteuid@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #122880	; 0x1e000
    21bc:	ldr	pc, [ip, #3116]!	; 0xc2c

000021c0 <gpgrt_fputs_unlocked@plt>:
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #122880	; 0x1e000
    21c8:	ldr	pc, [ip, #3108]!	; 0xc24

000021cc <__fxstat64@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #122880	; 0x1e000
    21d4:	ldr	pc, [ip, #3100]!	; 0xc1c

000021d8 <sigaction@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #122880	; 0x1e000
    21e0:	ldr	pc, [ip, #3092]!	; 0xc14

000021e4 <__memcpy_chk@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #122880	; 0x1e000
    21ec:	ldr	pc, [ip, #3084]!	; 0xc0c

000021f0 <gpg_err_code_from_errno@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #122880	; 0x1e000
    21f8:	ldr	pc, [ip, #3076]!	; 0xc04

000021fc <fwrite@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #122880	; 0x1e000
    2204:	ldr	pc, [ip, #3068]!	; 0xbfc

00002208 <gcry_check_version@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #122880	; 0x1e000
    2210:	ldr	pc, [ip, #3060]!	; 0xbf4

00002214 <waitpid@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #122880	; 0x1e000
    221c:	ldr	pc, [ip, #3052]!	; 0xbec

00002220 <strcpy@plt>:
    2220:	add	ip, pc, #0, 12
    2224:	add	ip, ip, #122880	; 0x1e000
    2228:	ldr	pc, [ip, #3044]!	; 0xbe4

0000222c <fread@plt>:
    222c:	add	ip, pc, #0, 12
    2230:	add	ip, ip, #122880	; 0x1e000
    2234:	ldr	pc, [ip, #3036]!	; 0xbdc

00002238 <bind_textdomain_codeset@plt>:
    2238:	add	ip, pc, #0, 12
    223c:	add	ip, ip, #122880	; 0x1e000
    2240:	ldr	pc, [ip, #3028]!	; 0xbd4

00002244 <gpgrt_fputc@plt>:
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #122880	; 0x1e000
    224c:	ldr	pc, [ip, #3020]!	; 0xbcc

00002250 <gpgrt_flockfile@plt>:
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #122880	; 0x1e000
    2258:	ldr	pc, [ip, #3012]!	; 0xbc4

0000225c <gpgrt_fclose@plt>:
    225c:	add	ip, pc, #0, 12
    2260:	add	ip, ip, #122880	; 0x1e000
    2264:	ldr	pc, [ip, #3004]!	; 0xbbc

00002268 <gpgrt_setvbuf@plt>:
    2268:	add	ip, pc, #0, 12
    226c:	add	ip, ip, #122880	; 0x1e000
    2270:	ldr	pc, [ip, #2996]!	; 0xbb4

00002274 <opendir@plt>:
    2274:	add	ip, pc, #0, 12
    2278:	add	ip, ip, #122880	; 0x1e000
    227c:	ldr	pc, [ip, #2988]!	; 0xbac

00002280 <assuan_transact@plt>:
    2280:	add	ip, pc, #0, 12
    2284:	add	ip, ip, #122880	; 0x1e000
    2288:	ldr	pc, [ip, #2980]!	; 0xba4

0000228c <open64@plt>:
    228c:	add	ip, pc, #0, 12
    2290:	add	ip, ip, #122880	; 0x1e000
    2294:	ldr	pc, [ip, #2972]!	; 0xb9c

00002298 <getenv@plt>:
    2298:	add	ip, pc, #0, 12
    229c:	add	ip, ip, #122880	; 0x1e000
    22a0:	ldr	pc, [ip, #2964]!	; 0xb94

000022a4 <gcry_malloc_secure@plt>:
    22a4:	add	ip, pc, #0, 12
    22a8:	add	ip, ip, #122880	; 0x1e000
    22ac:	ldr	pc, [ip, #2956]!	; 0xb8c

000022b0 <gpgrt_fdopen@plt>:
    22b0:	add	ip, pc, #0, 12
    22b4:	add	ip, ip, #122880	; 0x1e000
    22b8:	ldr	pc, [ip, #2948]!	; 0xb84

000022bc <gcry_xrealloc@plt>:
    22bc:	add	ip, pc, #0, 12
    22c0:	add	ip, ip, #122880	; 0x1e000
    22c4:	ldr	pc, [ip, #2940]!	; 0xb7c

000022c8 <puts@plt>:
    22c8:	add	ip, pc, #0, 12
    22cc:	add	ip, ip, #122880	; 0x1e000
    22d0:	ldr	pc, [ip, #2932]!	; 0xb74

000022d4 <malloc@plt>:
    22d4:	add	ip, pc, #0, 12
    22d8:	add	ip, ip, #122880	; 0x1e000
    22dc:	ldr	pc, [ip, #2924]!	; 0xb6c

000022e0 <iconv_open@plt>:
    22e0:			; <UNDEFINED> instruction: 0xe7fd4778
    22e4:	add	ip, pc, #0, 12
    22e8:	add	ip, ip, #122880	; 0x1e000
    22ec:	ldr	pc, [ip, #2912]!	; 0xb60

000022f0 <__libc_start_main@plt>:
    22f0:	add	ip, pc, #0, 12
    22f4:	add	ip, ip, #122880	; 0x1e000
    22f8:	ldr	pc, [ip, #2904]!	; 0xb58

000022fc <strerror@plt>:
    22fc:	add	ip, pc, #0, 12
    2300:	add	ip, ip, #122880	; 0x1e000
    2304:	ldr	pc, [ip, #2896]!	; 0xb50

00002308 <localtime@plt>:
    2308:	add	ip, pc, #0, 12
    230c:	add	ip, ip, #122880	; 0x1e000
    2310:	ldr	pc, [ip, #2888]!	; 0xb48

00002314 <__ctype_tolower_loc@plt>:
    2314:	add	ip, pc, #0, 12
    2318:	add	ip, ip, #122880	; 0x1e000
    231c:	ldr	pc, [ip, #2880]!	; 0xb40

00002320 <__ctype_toupper_loc@plt>:
    2320:	add	ip, pc, #0, 12
    2324:	add	ip, ip, #122880	; 0x1e000
    2328:	ldr	pc, [ip, #2872]!	; 0xb38

0000232c <__gmon_start__@plt>:
    232c:	add	ip, pc, #0, 12
    2330:	add	ip, ip, #122880	; 0x1e000
    2334:	ldr	pc, [ip, #2864]!	; 0xb30

00002338 <rename@plt>:
    2338:	add	ip, pc, #0, 12
    233c:	add	ip, ip, #122880	; 0x1e000
    2340:	ldr	pc, [ip, #2856]!	; 0xb28

00002344 <kill@plt>:
    2344:			; <UNDEFINED> instruction: 0xe7fd4778
    2348:	add	ip, pc, #0, 12
    234c:	add	ip, ip, #122880	; 0x1e000
    2350:	ldr	pc, [ip, #2844]!	; 0xb1c

00002354 <__ctype_b_loc@plt>:
    2354:	add	ip, pc, #0, 12
    2358:	add	ip, ip, #122880	; 0x1e000
    235c:	ldr	pc, [ip, #2836]!	; 0xb14

00002360 <_gpgrt_get_std_stream@plt>:
    2360:	add	ip, pc, #0, 12
    2364:	add	ip, ip, #122880	; 0x1e000
    2368:	ldr	pc, [ip, #2828]!	; 0xb0c

0000236c <getcwd@plt>:
    236c:	add	ip, pc, #0, 12
    2370:	add	ip, ip, #122880	; 0x1e000
    2374:	ldr	pc, [ip, #2820]!	; 0xb04

00002378 <getpid@plt>:
    2378:	add	ip, pc, #0, 12
    237c:	add	ip, ip, #122880	; 0x1e000
    2380:	ldr	pc, [ip, #2812]!	; 0xafc

00002384 <exit@plt>:
    2384:	add	ip, pc, #0, 12
    2388:	add	ip, ip, #122880	; 0x1e000
    238c:	ldr	pc, [ip, #2804]!	; 0xaf4

00002390 <gpgrt_fprintf_unlocked@plt>:
    2390:	add	ip, pc, #0, 12
    2394:	add	ip, ip, #122880	; 0x1e000
    2398:	ldr	pc, [ip, #2796]!	; 0xaec

0000239c <assuan_new@plt>:
    239c:	add	ip, pc, #0, 12
    23a0:	add	ip, ip, #122880	; 0x1e000
    23a4:	ldr	pc, [ip, #2788]!	; 0xae4

000023a8 <strtoul@plt>:
    23a8:	add	ip, pc, #0, 12
    23ac:	add	ip, ip, #122880	; 0x1e000
    23b0:	ldr	pc, [ip, #2780]!	; 0xadc

000023b4 <ttyname@plt>:
    23b4:	add	ip, pc, #0, 12
    23b8:	add	ip, ip, #122880	; 0x1e000
    23bc:	ldr	pc, [ip, #2772]!	; 0xad4

000023c0 <strlen@plt>:
    23c0:	add	ip, pc, #0, 12
    23c4:	add	ip, ip, #122880	; 0x1e000
    23c8:	ldr	pc, [ip, #2764]!	; 0xacc

000023cc <inotify_init@plt>:
    23cc:	add	ip, pc, #0, 12
    23d0:	add	ip, ip, #122880	; 0x1e000
    23d4:	ldr	pc, [ip, #2756]!	; 0xac4

000023d8 <setsid@plt>:
    23d8:	add	ip, pc, #0, 12
    23dc:	add	ip, ip, #122880	; 0x1e000
    23e0:	ldr	pc, [ip, #2748]!	; 0xabc

000023e4 <strchr@plt>:
    23e4:	add	ip, pc, #0, 12
    23e8:	add	ip, ip, #122880	; 0x1e000
    23ec:	ldr	pc, [ip, #2740]!	; 0xab4

000023f0 <setenv@plt>:
    23f0:			; <UNDEFINED> instruction: 0xe7fd4778
    23f4:	add	ip, pc, #0, 12
    23f8:	add	ip, ip, #122880	; 0x1e000
    23fc:	ldr	pc, [ip, #2728]!	; 0xaa8

00002400 <gpg_err_code_from_syserror@plt>:
    2400:	add	ip, pc, #0, 12
    2404:	add	ip, ip, #122880	; 0x1e000
    2408:	ldr	pc, [ip, #2720]!	; 0xaa0

0000240c <execv@plt>:
    240c:	add	ip, pc, #0, 12
    2410:	add	ip, ip, #122880	; 0x1e000
    2414:	ldr	pc, [ip, #2712]!	; 0xa98

00002418 <__open64_2@plt>:
    2418:	add	ip, pc, #0, 12
    241c:	add	ip, ip, #122880	; 0x1e000
    2420:	ldr	pc, [ip, #2704]!	; 0xa90

00002424 <sigfillset@plt>:
    2424:	add	ip, pc, #0, 12
    2428:	add	ip, ip, #122880	; 0x1e000
    242c:	ldr	pc, [ip, #2696]!	; 0xa88

00002430 <assuan_send_data@plt>:
    2430:			; <UNDEFINED> instruction: 0xe7fd4778
    2434:	add	ip, pc, #0, 12
    2438:	add	ip, ip, #122880	; 0x1e000
    243c:	ldr	pc, [ip, #2684]!	; 0xa7c

00002440 <inotify_add_watch@plt>:
    2440:	add	ip, pc, #0, 12
    2444:	add	ip, ip, #122880	; 0x1e000
    2448:	ldr	pc, [ip, #2676]!	; 0xa74

0000244c <__errno_location@plt>:
    244c:	add	ip, pc, #0, 12
    2450:	add	ip, ip, #122880	; 0x1e000
    2454:	ldr	pc, [ip, #2668]!	; 0xa6c

00002458 <__strcat_chk@plt>:
    2458:	add	ip, pc, #0, 12
    245c:	add	ip, ip, #122880	; 0x1e000
    2460:	ldr	pc, [ip, #2660]!	; 0xa64

00002464 <__sprintf_chk@plt>:
    2464:	add	ip, pc, #0, 12
    2468:	add	ip, ip, #122880	; 0x1e000
    246c:	ldr	pc, [ip, #2652]!	; 0xa5c

00002470 <__cxa_atexit@plt>:
    2470:			; <UNDEFINED> instruction: 0xe7fd4778
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #122880	; 0x1e000
    247c:	ldr	pc, [ip, #2640]!	; 0xa50

00002480 <mkdir@plt>:
    2480:			; <UNDEFINED> instruction: 0xe7fd4778
    2484:	add	ip, pc, #0, 12
    2488:	add	ip, ip, #122880	; 0x1e000
    248c:	ldr	pc, [ip, #2628]!	; 0xa44

00002490 <memset@plt>:
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #122880	; 0x1e000
    2498:	ldr	pc, [ip, #2620]!	; 0xa3c

0000249c <gcry_calloc@plt>:
    249c:	add	ip, pc, #0, 12
    24a0:	add	ip, ip, #122880	; 0x1e000
    24a4:	ldr	pc, [ip, #2612]!	; 0xa34

000024a8 <strncpy@plt>:
    24a8:	add	ip, pc, #0, 12
    24ac:	add	ip, ip, #122880	; 0x1e000
    24b0:	ldr	pc, [ip, #2604]!	; 0xa2c

000024b4 <gpgrt_vasprintf@plt>:
    24b4:	add	ip, pc, #0, 12
    24b8:	add	ip, ip, #122880	; 0x1e000
    24bc:	ldr	pc, [ip, #2596]!	; 0xa24

000024c0 <link@plt>:
    24c0:	add	ip, pc, #0, 12
    24c4:	add	ip, ip, #122880	; 0x1e000
    24c8:	ldr	pc, [ip, #2588]!	; 0xa1c

000024cc <write@plt>:
    24cc:	add	ip, pc, #0, 12
    24d0:	add	ip, ip, #122880	; 0x1e000
    24d4:	ldr	pc, [ip, #2580]!	; 0xa14

000024d8 <__fprintf_chk@plt>:
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #122880	; 0x1e000
    24e0:	ldr	pc, [ip, #2572]!	; 0xa0c

000024e4 <gcry_xstrdup@plt>:
    24e4:			; <UNDEFINED> instruction: 0xe7fd4778
    24e8:	add	ip, pc, #0, 12
    24ec:	add	ip, ip, #122880	; 0x1e000
    24f0:	ldr	pc, [ip, #2560]!	; 0xa00

000024f4 <access@plt>:
    24f4:	add	ip, pc, #0, 12
    24f8:	add	ip, ip, #122880	; 0x1e000
    24fc:	ldr	pc, [ip, #2552]!	; 0x9f8

00002500 <gcry_realloc@plt>:
    2500:	add	ip, pc, #0, 12
    2504:	add	ip, ip, #122880	; 0x1e000
    2508:	ldr	pc, [ip, #2544]!	; 0x9f0

0000250c <fclose@plt>:
    250c:	add	ip, pc, #0, 12
    2510:	add	ip, ip, #122880	; 0x1e000
    2514:	ldr	pc, [ip, #2536]!	; 0x9e8

00002518 <gpgrt_fputs@plt>:
    2518:			; <UNDEFINED> instruction: 0xe7fd4778
    251c:	add	ip, pc, #0, 12
    2520:	add	ip, ip, #122880	; 0x1e000
    2524:	ldr	pc, [ip, #2524]!	; 0x9dc

00002528 <pipe@plt>:
    2528:	add	ip, pc, #0, 12
    252c:	add	ip, ip, #122880	; 0x1e000
    2530:	ldr	pc, [ip, #2516]!	; 0x9d4

00002534 <gpgrt_snprintf@plt>:
    2534:	add	ip, pc, #0, 12
    2538:	add	ip, ip, #122880	; 0x1e000
    253c:	ldr	pc, [ip, #2508]!	; 0x9cc

00002540 <fcntl64@plt>:
    2540:	add	ip, pc, #0, 12
    2544:	add	ip, ip, #122880	; 0x1e000
    2548:	ldr	pc, [ip, #2500]!	; 0x9c4

0000254c <gcry_md_hash_buffer@plt>:
    254c:	add	ip, pc, #0, 12
    2550:	add	ip, ip, #122880	; 0x1e000
    2554:	ldr	pc, [ip, #2492]!	; 0x9bc

00002558 <setlocale@plt>:
    2558:	add	ip, pc, #0, 12
    255c:	add	ip, ip, #122880	; 0x1e000
    2560:	ldr	pc, [ip, #2484]!	; 0x9b4

00002564 <sigemptyset@plt>:
    2564:	add	ip, pc, #0, 12
    2568:	add	ip, ip, #122880	; 0x1e000
    256c:	ldr	pc, [ip, #2476]!	; 0x9ac

00002570 <fork@plt>:
    2570:	add	ip, pc, #0, 12
    2574:	add	ip, ip, #122880	; 0x1e000
    2578:	ldr	pc, [ip, #2468]!	; 0x9a4

0000257c <assuan_release@plt>:
    257c:	add	ip, pc, #0, 12
    2580:	add	ip, ip, #122880	; 0x1e000
    2584:	ldr	pc, [ip, #2460]!	; 0x99c

00002588 <putenv@plt>:
    2588:	add	ip, pc, #0, 12
    258c:	add	ip, ip, #122880	; 0x1e000
    2590:	ldr	pc, [ip, #2452]!	; 0x994

00002594 <__explicit_bzero_chk@plt>:
    2594:			; <UNDEFINED> instruction: 0xe7fd4778
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #122880	; 0x1e000
    25a0:	ldr	pc, [ip, #2440]!	; 0x988

000025a4 <strrchr@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #122880	; 0x1e000
    25ac:	ldr	pc, [ip, #2432]!	; 0x980

000025b0 <nl_langinfo@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #122880	; 0x1e000
    25b8:	ldr	pc, [ip, #2424]!	; 0x978

000025bc <gpgrt_asprintf@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #122880	; 0x1e000
    25c4:	ldr	pc, [ip, #2416]!	; 0x970

000025c8 <assuan_set_gpg_err_source@plt>:
    25c8:	add	ip, pc, #0, 12
    25cc:	add	ip, ip, #122880	; 0x1e000
    25d0:	ldr	pc, [ip, #2408]!	; 0x968

000025d4 <gpg_err_set_errno@plt>:
    25d4:			; <UNDEFINED> instruction: 0xe7fd4778
    25d8:	add	ip, pc, #0, 12
    25dc:	add	ip, ip, #122880	; 0x1e000
    25e0:	ldr	pc, [ip, #2396]!	; 0x95c

000025e4 <readdir64@plt>:
    25e4:	add	ip, pc, #0, 12
    25e8:	add	ip, ip, #122880	; 0x1e000
    25ec:	ldr	pc, [ip, #2388]!	; 0x954

000025f0 <gpg_strerror@plt>:
    25f0:	add	ip, pc, #0, 12
    25f4:	add	ip, ip, #122880	; 0x1e000
    25f8:	ldr	pc, [ip, #2380]!	; 0x94c

000025fc <gpgrt_fopencookie@plt>:
    25fc:	add	ip, pc, #0, 12
    2600:	add	ip, ip, #122880	; 0x1e000
    2604:	ldr	pc, [ip, #2372]!	; 0x944

00002608 <putc@plt>:
    2608:	add	ip, pc, #0, 12
    260c:	add	ip, ip, #122880	; 0x1e000
    2610:	ldr	pc, [ip, #2364]!	; 0x93c

00002614 <getsockname@plt>:
    2614:	add	ip, pc, #0, 12
    2618:	add	ip, ip, #122880	; 0x1e000
    261c:	ldr	pc, [ip, #2356]!	; 0x934

00002620 <gpg_err_init@plt>:
    2620:	add	ip, pc, #0, 12
    2624:	add	ip, ip, #122880	; 0x1e000
    2628:	ldr	pc, [ip, #2348]!	; 0x92c

0000262c <remove@plt>:
    262c:			; <UNDEFINED> instruction: 0xe7fd4778
    2630:	add	ip, pc, #0, 12
    2634:	add	ip, ip, #122880	; 0x1e000
    2638:	ldr	pc, [ip, #2336]!	; 0x920

0000263c <canonicalize_file_name@plt>:
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #122880	; 0x1e000
    2644:	ldr	pc, [ip, #2328]!	; 0x918

00002648 <fopen64@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #122880	; 0x1e000
    2650:	ldr	pc, [ip, #2320]!	; 0x910

00002654 <gcry_create_nonce@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #122880	; 0x1e000
    265c:	ldr	pc, [ip, #2312]!	; 0x908

00002660 <gcry_control@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #122880	; 0x1e000
    2668:	ldr	pc, [ip, #2304]!	; 0x900

0000266c <strpbrk@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #122880	; 0x1e000
    2674:	ldr	pc, [ip, #2296]!	; 0x8f8

00002678 <socket@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #122880	; 0x1e000
    2680:	ldr	pc, [ip, #2288]!	; 0x8f0

00002684 <gpgrt_fprintf@plt>:
    2684:	add	ip, pc, #0, 12
    2688:	add	ip, ip, #122880	; 0x1e000
    268c:	ldr	pc, [ip, #2280]!	; 0x8e8

00002690 <bindtextdomain@plt>:
    2690:	add	ip, pc, #0, 12
    2694:	add	ip, ip, #122880	; 0x1e000
    2698:	ldr	pc, [ip, #2272]!	; 0x8e0

0000269c <gcry_xcalloc@plt>:
    269c:	add	ip, pc, #0, 12
    26a0:	add	ip, ip, #122880	; 0x1e000
    26a4:	ldr	pc, [ip, #2264]!	; 0x8d8

000026a8 <chmod@plt>:
    26a8:			; <UNDEFINED> instruction: 0xe7fd4778
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #122880	; 0x1e000
    26b4:	ldr	pc, [ip, #2252]!	; 0x8cc

000026b8 <__xstat64@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #122880	; 0x1e000
    26c0:	ldr	pc, [ip, #2244]!	; 0x8c4

000026c4 <isatty@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #122880	; 0x1e000
    26cc:	ldr	pc, [ip, #2236]!	; 0x8bc

000026d0 <unsetenv@plt>:
    26d0:			; <UNDEFINED> instruction: 0xe7fd4778
    26d4:	add	ip, pc, #0, 12
    26d8:	add	ip, ip, #122880	; 0x1e000
    26dc:	ldr	pc, [ip, #2224]!	; 0x8b0

000026e0 <fputs@plt>:
    26e0:			; <UNDEFINED> instruction: 0xe7fd4778
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #122880	; 0x1e000
    26ec:	ldr	pc, [ip, #2212]!	; 0x8a4

000026f0 <strncmp@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #122880	; 0x1e000
    26f8:	ldr	pc, [ip, #2204]!	; 0x89c

000026fc <abort@plt>:
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #122880	; 0x1e000
    2704:	ldr	pc, [ip, #2196]!	; 0x894

00002708 <getc@plt>:
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #122880	; 0x1e000
    2710:	ldr	pc, [ip, #2188]!	; 0x88c

00002714 <gpgrt_fileno@plt>:
    2714:			; <UNDEFINED> instruction: 0xe7fd4778
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #122880	; 0x1e000
    2720:	ldr	pc, [ip, #2176]!	; 0x880

00002724 <close@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #122880	; 0x1e000
    272c:	ldr	pc, [ip, #2168]!	; 0x878

00002730 <gcry_strdup@plt>:
    2730:			; <UNDEFINED> instruction: 0xe7fd4778
    2734:	add	ip, pc, #0, 12
    2738:	add	ip, ip, #122880	; 0x1e000
    273c:	ldr	pc, [ip, #2156]!	; 0x86c

00002740 <connect@plt>:
    2740:	add	ip, pc, #0, 12
    2744:	add	ip, ip, #122880	; 0x1e000
    2748:	ldr	pc, [ip, #2148]!	; 0x864

0000274c <closedir@plt>:
    274c:	add	ip, pc, #0, 12
    2750:	add	ip, ip, #122880	; 0x1e000
    2754:	ldr	pc, [ip, #2140]!	; 0x85c

00002758 <assuan_socket_connect@plt>:
    2758:	add	ip, pc, #0, 12
    275c:	add	ip, ip, #122880	; 0x1e000
    2760:	ldr	pc, [ip, #2132]!	; 0x854

00002764 <__assert_fail@plt>:
    2764:	add	ip, pc, #0, 12
    2768:	add	ip, ip, #122880	; 0x1e000
    276c:	ldr	pc, [ip, #2124]!	; 0x84c

Disassembly of section .text:

00002770 <.text>:
    2770:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2774:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2778:	svcmi	0x00f0e92d
    277c:	adclt	r4, fp, sl, ror r4
    2780:			; <UNDEFINED> instruction: 0xf8df2400
    2784:	mrcge	8, 0, fp, cr1, cr0, {7}
    2788:	andne	lr, r8, sp, asr #19
    278c:	ldmpl	r3, {r0, r1, r2, r5, r9, sl, lr}^
    2790:			; <UNDEFINED> instruction: 0xf8df44fb
    2794:	strtmi	r8, [r2], r4, ror #17
    2798:			; <UNDEFINED> instruction: 0x9329681b
    279c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    27a0:			; <UNDEFINED> instruction: 0xf004940c
    27a4:			; <UNDEFINED> instruction: 0xf8dff919
    27a8:			; <UNDEFINED> instruction: 0xf8df08d4
    27ac:	ldrbtmi	r9, [r8], #2260	; 0x8d4
    27b0:			; <UNDEFINED> instruction: 0x46254478
    27b4:			; <UNDEFINED> instruction: 0xffd4f002
    27b8:	stmiaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    27bc:	ldrbtmi	r2, [r9], #257	; 0x101
    27c0:			; <UNDEFINED> instruction: 0xf0034478
    27c4:	strtmi	pc, [r0], -r5, lsl #28
    27c8:	cdp2	0, 2, cr15, cr4, cr3, {0}
    27cc:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    27d0:			; <UNDEFINED> instruction: 0xf7ff4620
    27d4:	strls	lr, [r5], #-3834	; 0xfffff106
    27d8:	blx	183e7e4 <__assert_fail@plt+0x183c080>
    27dc:	andcs	sl, r1, #9216	; 0x2400
    27e0:	blge	22742c <__assert_fail@plt+0x224cc8>
    27e4:	andscc	lr, r2, #3358720	; 0x334000
    27e8:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27ec:	ldrbtmi	r9, [fp], #-1030	; 0xfffffbfa
    27f0:	ldrbmi	r9, [r9], -r7, lsl #6
    27f4:			; <UNDEFINED> instruction: 0xf0024630
    27f8:	biclt	pc, r8, r9, lsr r8	; <UNPREDICTABLE>
    27fc:	blcs	1da9458 <__assert_fail@plt+0x1da6cf4>
    2800:	addshi	pc, sl, r0, asr #6
    2804:	mvnsvc	pc, #683671552	; 0x28c00000
    2808:	vqdmulh.s<illegal width 8>	d2, d0, d9
    280c:	blcs	262a70 <__assert_fail@plt+0x26030c>
    2810:	addshi	pc, r4, r0, lsl #4
    2814:			; <UNDEFINED> instruction: 0xf003e8df
    2818:	blge	163e3c <__assert_fail@plt+0x1616d8>
    281c:	bls	fe86bec4 <__assert_fail@plt+0xfe869760>
    2820:			; <UNDEFINED> instruction: 0x46599592
    2824:	strcs	r4, [r1, #-1584]	; 0xfffff9d0
    2828:			; <UNDEFINED> instruction: 0xf820f002
    282c:	mvnle	r2, r0, lsl #16
    2830:	stc2	0, cr15, [r2, #12]!
    2834:			; <UNDEFINED> instruction: 0xf0402800
    2838:	cfstrscs	mvf8, [r0], {2}
    283c:	sbcshi	pc, r8, r0
    2840:			; <UNDEFINED> instruction: 0xf0032000
    2844:	stmdacs	r0, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2848:	mvnshi	pc, #64	; 0x40
    284c:			; <UNDEFINED> instruction: 0xf6449a0c
    2850:	addsmi	r6, sl, #32, 6	; 0x80000000
    2854:	mvnhi	pc, #0, 4
    2858:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    285c:			; <UNDEFINED> instruction: 0xf8d3447b
    2860:	bcs	ac98 <__assert_fail@plt+0x8534>
    2864:	adchi	pc, r3, #0
    2868:	stmdalt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    286c:	ldrmi	r2, [r9], -r0, lsl #6
    2870:	movwcc	lr, #10701	; 0x29cd
    2874:	strdls	r4, [r1, -fp]
    2878:	movweq	pc, #4228	; 0x1084	; <UNPREDICTABLE>
    287c:			; <UNDEFINED> instruction: 0xf8dba80a
    2880:	strls	r6, [r0], -r8, lsl #2
    2884:	blx	133e8a6 <__assert_fail@plt+0x133c142>
    2888:	stmdacs	r0, {r7, r9, sl, lr}
    288c:	bicshi	pc, ip, #64	; 0x40
    2890:	stccs	14, cr9, [r0], {10}
    2894:	adcshi	pc, r6, r0, asr #32
    2898:			; <UNDEFINED> instruction: 0xf0002f00
    289c:			; <UNDEFINED> instruction: 0xf8df80f8
    28a0:	svcge	0x000e37f4
    28a4:	ubfxge	pc, pc, #17, #17
    28a8:	ldrbtmi	sl, [fp], #-3341	; 0xfffff2f3
    28ac:	ldrbtmi	r9, [sl], #773	; 0x305
    28b0:	ubfxcc	pc, pc, #17, #9
    28b4:	movwls	r4, #25723	; 0x647b
    28b8:	bleq	3e9fc <__assert_fail@plt+0x3c298>
    28bc:			; <UNDEFINED> instruction: 0x4629463a
    28c0:			; <UNDEFINED> instruction: 0xf8cd4658
    28c4:			; <UNDEFINED> instruction: 0xf000b038
    28c8:			; <UNDEFINED> instruction: 0xf643fcef
    28cc:	addlt	r7, r1, #-268435441	; 0xf000000f
    28d0:	addsmi	r4, r1, #4, 12	; 0x400000
    28d4:	orrshi	pc, r6, r0
    28d8:			; <UNDEFINED> instruction: 0xf0402800
    28dc:	ldmib	sp, {r0, r1, r3, r5, r7, pc}^
    28e0:	ldrtmi	r1, [r0], -sp, lsl #4
    28e4:			; <UNDEFINED> instruction: 0xf828f001
    28e8:	stmdals	sp, {r2, r9, sl, lr}
    28ec:	bl	ff7c08f0 <__assert_fail@plt+0xff7be18c>
    28f0:			; <UNDEFINED> instruction: 0xf0402c00
    28f4:			; <UNDEFINED> instruction: 0xf8df80b4
    28f8:	ldrbtmi	r3, [fp], #-1960	; 0xfffff858
    28fc:	ldrdcc	pc, [r8, -r3]
    2900:			; <UNDEFINED> instruction: 0xf0402b00
    2904:			; <UNDEFINED> instruction: 0xf8df824b
    2908:	ldrbtmi	r0, [r8], #-1948	; 0xfffff864
    290c:	ldcl	7, cr15, [ip], {255}	; 0xff
    2910:			; <UNDEFINED> instruction: 0x3794f8df
    2914:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2918:			; <UNDEFINED> instruction: 0xf7ff6818
    291c:	vmlsls.f64	d14, d10, d30
    2920:	strcs	lr, [r1], #-1994	; 0xfffff836
    2924:			; <UNDEFINED> instruction: 0xf8dfe765
    2928:	ldrbtmi	r2, [sl], #-1924	; 0xfffff87c
    292c:	ldrdcc	pc, [r4, -r2]!
    2930:			; <UNDEFINED> instruction: 0xf8c23301
    2934:	ldrb	r3, [ip, -r4, lsr #2]
    2938:			; <UNDEFINED> instruction: 0xdc1b2b6b
    293c:	tstls	r4, #134217728	; 0x8000000
    2940:	bls	1fc6a4 <__assert_fail@plt+0x1f9f40>
    2944:			; <UNDEFINED> instruction: 0xf8c22301
    2948:	smmla	r2, r0, r1, r3
    294c:			; <UNDEFINED> instruction: 0x3760f8df
    2950:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2954:	tstcs	r4, r3, asr #17	; <UNPREDICTABLE>
    2958:	strcs	lr, [r1, -fp, asr #14]
    295c:	strbvc	lr, [r5, -r8, asr #19]
    2960:			; <UNDEFINED> instruction: 0xf04fe747
    2964:	strb	r0, [r4, -r1, lsl #20]
    2968:	movwls	r2, #21249	; 0x5301
    296c:	movwcs	lr, #5953	; 0x1741
    2970:	ldr	r9, [lr, -r6, lsl #6]!
    2974:	blcs	29172c <__assert_fail@plt+0x28efc8>
    2978:	andge	sp, r2, #224, 16	; 0xe00000
    297c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2980:			; <UNDEFINED> instruction: 0x4710441a
    2984:	andeq	r0, r0, pc, asr r0
    2988:			; <UNDEFINED> instruction: 0xffffffb9
    298c:			; <UNDEFINED> instruction: 0xffffffb9
    2990:			; <UNDEFINED> instruction: 0xffffffb9
    2994:			; <UNDEFINED> instruction: 0xffffffb9
    2998:	andeq	r0, r0, sp, asr #32
    299c:			; <UNDEFINED> instruction: 0xffffffb9
    29a0:			; <UNDEFINED> instruction: 0xffffffb9
    29a4:			; <UNDEFINED> instruction: 0xffffffb9
    29a8:	andeq	r0, r0, pc, lsr r0
    29ac:	andeq	r0, r0, sp, lsr #32
    29b0:			; <UNDEFINED> instruction: 0x2700f8df
    29b4:			; <UNDEFINED> instruction: 0xf8d2447a
    29b8:	movwcc	r3, #4360	; 0x1108
    29bc:	smlabtcc	r8, r2, r8, pc	; <UNPREDICTABLE>
    29c0:			; <UNDEFINED> instruction: 0xf8dfe717
    29c4:	andcs	r3, r1, #244, 12	; 0xf400000
    29c8:			; <UNDEFINED> instruction: 0xf8c3447b
    29cc:			; <UNDEFINED> instruction: 0xe710211c
    29d0:	usatcs	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    29d4:			; <UNDEFINED> instruction: 0xf8d2447a
    29d8:	movwcc	r3, #4356	; 0x1104
    29dc:	smlabtcc	r4, r2, r8, pc	; <UNPREDICTABLE>
    29e0:			; <UNDEFINED> instruction: 0xf8dfe707
    29e4:	andcs	r3, r1, #220, 12	; 0xdc00000
    29e8:			; <UNDEFINED> instruction: 0xf8c3447b
    29ec:	str	r2, [r0, -r0, lsr #2]
    29f0:	blls	26920c <__assert_fail@plt+0x266aa8>
    29f4:	andeq	lr, sl, #335872	; 0x52000
    29f8:	rscshi	pc, r7, r0
    29fc:			; <UNDEFINED> instruction: 0xf47f2b00
    2a00:	rscs	sl, r9, pc, lsl pc
    2a04:			; <UNDEFINED> instruction: 0xf7ff4630
    2a08:			; <UNDEFINED> instruction: 0xf8dbedba
    2a0c:	stfcss	f5, [r0, #-16]
    2a10:	mvnshi	pc, r0
    2a14:			; <UNDEFINED> instruction: 0xf8df2500
    2a18:			; <UNDEFINED> instruction: 0xf8df26ac
    2a1c:	ldrbtmi	r3, [sl], #-1620	; 0xfffff9ac
    2a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a24:	subsmi	r9, sl, r9, lsr #22
    2a28:	movwhi	pc, #49216	; 0xc040	; <UNPREDICTABLE>
    2a2c:	eorlt	r4, fp, r8, lsr #12
    2a30:	svchi	0x00f0e8bd
    2a34:			; <UNDEFINED> instruction: 0x1690f8df
    2a38:	ldrbmi	r2, [r8], -r5, lsl #4
    2a3c:			; <UNDEFINED> instruction: 0xf7ff4479
    2a40:			; <UNDEFINED> instruction: 0x4606eb5e
    2a44:			; <UNDEFINED> instruction: 0xf7ff4620
    2a48:			; <UNDEFINED> instruction: 0x4601edd4
    2a4c:			; <UNDEFINED> instruction: 0xf0034630
    2a50:			; <UNDEFINED> instruction: 0xf8dffdd9
    2a54:	ldrbtmi	r0, [r8], #-1656	; 0xfffff988
    2a58:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    2a5c:	blls	17c7e0 <__assert_fail@plt+0x17a07c>
    2a60:	ldrdeq	pc, [r4, -r3]
    2a64:	adclt	fp, r3, #120, 18	; 0x1e0000
    2a68:	blcs	178b284 <__assert_fail@plt+0x1788b20>
    2a6c:	cmphi	lr, r0	; <UNPREDICTABLE>
    2a70:			; <UNDEFINED> instruction: 0xf7ff9906
    2a74:	strmi	lr, [r6], -r4, asr #22
    2a78:			; <UNDEFINED> instruction: 0xf7ff4620
    2a7c:			; <UNDEFINED> instruction: 0x4601edba
    2a80:			; <UNDEFINED> instruction: 0xf0034630
    2a84:			; <UNDEFINED> instruction: 0x4650fdbf
    2a88:	ldc	7, cr15, [lr], {255}	; 0xff
    2a8c:	blls	17c794 <__assert_fail@plt+0x17a030>
    2a90:			; <UNDEFINED> instruction: 0xf0002b00
    2a94:	blls	262da8 <__assert_fail@plt+0x260644>
    2a98:	blcs	276b8 <__assert_fail@plt+0x24f54>
    2a9c:	adcshi	pc, r0, r0
    2aa0:			; <UNDEFINED> instruction: 0x2604f8df
    2aa4:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2aa8:			; <UNDEFINED> instruction: 0xf8df9706
    2aac:			; <UNDEFINED> instruction: 0xf859a624
    2ab0:	blls	20aac0 <__assert_fail@plt+0x20835c>
    2ab4:	andls	r4, r5, #-100663296	; 0xfa000000
    2ab8:			; <UNDEFINED> instruction: 0xf8dfe019
    2abc:	andcs	r1, r5, #24, 12	; 0x1800000
    2ac0:	strls	r2, [r6], #-0
    2ac4:			; <UNDEFINED> instruction: 0xf7ff4479
    2ac8:			; <UNDEFINED> instruction: 0x4605eb1a
    2acc:			; <UNDEFINED> instruction: 0xf7ff4620
    2ad0:			; <UNDEFINED> instruction: 0x4601ed90
    2ad4:			; <UNDEFINED> instruction: 0xf0034628
    2ad8:	ldmib	sp, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    2adc:	bcc	4f304 <__assert_fail@plt+0x4cba0>
    2ae0:	andls	r3, r9, #4, 6	; 0x10000000
    2ae4:	bcs	2770c <__assert_fail@plt+0x24fa8>
    2ae8:	addhi	pc, sl, r0
    2aec:			; <UNDEFINED> instruction: 0xf8db9e0a
    2af0:	ldmdavs	sp, {r3, r8, sp}
    2af4:			; <UNDEFINED> instruction: 0xf0402a00
    2af8:	blls	162f80 <__assert_fail@plt+0x16081c>
    2afc:	strbmi	r2, [r0], -r0, lsl #4
    2b00:			; <UNDEFINED> instruction: 0xf0056819
    2b04:	strmi	pc, [r4], -pc, lsr #19
    2b08:	bicsle	r2, r6, r0, lsl #16
    2b0c:			; <UNDEFINED> instruction: 0xf7ff4628
    2b10:	bl	3dc78 <__assert_fail@plt+0x3b514>
    2b14:	andscc	r0, lr, r0, asr #32
    2b18:	b	40b1c <__assert_fail@plt+0x3e3b8>
    2b1c:	ldrcc	pc, [r8, #2271]!	; 0x8df
    2b20:	ldrcs	pc, [r8, #2271]!	; 0x8df
    2b24:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2b28:	stclne	6, cr4, [r4, #28]
    2b2c:			; <UNDEFINED> instruction: 0xf8d2cb03
    2b30:	eorsvs	r3, r8, ip, lsl r1
    2b34:	blcs	1ad20 <__assert_fail@plt+0x185bc>
    2b38:	teqhi	lr, r0, asr #32	; <UNPREDICTABLE>
    2b3c:	strcc	pc, [r0, #2271]!	; 0x8df
    2b40:			; <UNDEFINED> instruction: 0xf8d3447b
    2b44:	blcs	efcc <__assert_fail@plt+0xc868>
    2b48:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    2b4c:	mvnslt	r7, fp, lsr #16
    2b50:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2b54:	and	r4, r9, sl, lsl r6
    2b58:	svclt	0x000c2a20
    2b5c:	andls	pc, r0, r4, lsl #17
    2b60:	stclne	0, cr7, [r1], #-136	; 0xffffff78
    2b64:	svccs	0x0001f815
    2b68:	orrlt	r4, r2, ip, lsl #12
    2b6c:	svclt	0x00182a2b
    2b70:	ldmle	r1!, {r0, r1, r2, r3, r4, r9, fp, sp}^
    2b74:	andls	r4, r0, #32, 12	; 0x2000000
    2b78:			; <UNDEFINED> instruction: 0xf04f4653
    2b7c:	strdcs	r3, [r1, -pc]
    2b80:			; <UNDEFINED> instruction: 0xf7ff3403
    2b84:			; <UNDEFINED> instruction: 0xf815ec70
    2b88:	bcs	e794 <__assert_fail@plt+0xc030>
    2b8c:	andcs	sp, r0, #-2147483589	; 0x8000003b
    2b90:	ldrbpl	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2b94:	strbmi	r7, [r3], -r2, lsr #32
    2b98:	ldrbtmi	r9, [sp], #-515	; 0xfffffdfd
    2b9c:	ldrtmi	r9, [r0], -r1, lsl #4
    2ba0:	ldrtmi	r9, [r9], -r0, lsl #4
    2ba4:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2ba8:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    2bac:	bl	1a40bb0 <__assert_fail@plt+0x1a3e44c>
    2bb0:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    2bb4:			; <UNDEFINED> instruction: 0xf8d3447b
    2bb8:	blcs	4efe0 <__assert_fail@plt+0x4c87c>
    2bbc:	stmdacs	r0, {r1, r3, r8, sl, fp, ip, lr, pc}
    2bc0:	msrhi	CPSR_fc, r0, asr #32
    2bc4:	strne	pc, [r8, #-2271]!	; 0xfffff721
    2bc8:			; <UNDEFINED> instruction: 0xf8df4479
    2bcc:	ldrbtmi	r0, [r8], #-1320	; 0xfffffad8
    2bd0:	stc2l	0, cr15, [r6], #12
    2bd4:			; <UNDEFINED> instruction: 0xf0054640
    2bd8:			; <UNDEFINED> instruction: 0x4604fa9d
    2bdc:			; <UNDEFINED> instruction: 0xf7ff4638
    2be0:			; <UNDEFINED> instruction: 0x2c00ea66
    2be4:	svcge	0x0079f43f
    2be8:	ldmiblt	pc, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2bec:			; <UNDEFINED> instruction: 0xf0002b00
    2bf0:	blcs	63278 <__assert_fail@plt+0x60b14>
    2bf4:			; <UNDEFINED> instruction: 0x81b4f000
    2bf8:			; <UNDEFINED> instruction: 0xf0022001
    2bfc:			; <UNDEFINED> instruction: 0xe61ffd3d
    2c00:			; <UNDEFINED> instruction: 0x8018f8dd
    2c04:	streq	pc, [r0, #-440]	; 0xfffffe48
    2c08:	svclt	0x0018980a
    2c0c:			; <UNDEFINED> instruction: 0xf7ff2501
    2c10:			; <UNDEFINED> instruction: 0xe700ecb6
    2c14:			; <UNDEFINED> instruction: 0xf43f2b00
    2c18:			; <UNDEFINED> instruction: 0xe7edae13
    2c1c:	svceq	0x0000f1ba
    2c20:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    2c24:	ldrblt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2c28:	ldrbls	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2c2c:	ldrbtmi	r9, [fp], #2825	; 0xb09
    2c30:	blcs	1401c <__assert_fail@plt+0x118b8>
    2c34:	rscshi	pc, r7, r0
    2c38:			; <UNDEFINED> instruction: 0xf8db9b08
    2c3c:	ldmdavs	sp, {r2, r3, r4, r8, lr}
    2c40:	stccs	6, cr4, [r0], {40}	; 0x28
    2c44:	addhi	pc, r3, r0
    2c48:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    2c4c:	ldrtmi	r4, [r8], -r7, lsl #12
    2c50:	bl	fedc0c54 <__assert_fail@plt+0xfedbe4f0>
    2c54:	subeq	lr, r0, r0, lsl #22
    2c58:			; <UNDEFINED> instruction: 0xf7ff300f
    2c5c:			; <UNDEFINED> instruction: 0xf8dfe960
    2c60:			; <UNDEFINED> instruction: 0xf8df34a0
    2c64:	ldrbtmi	r2, [fp], #-1184	; 0xfffffb60
    2c68:			; <UNDEFINED> instruction: 0xf8d2447a
    2c6c:	pkhbtmi	r2, r0, ip, lsl #2
    2c70:	blgt	d4488 <__assert_fail@plt+0xd1d24>
    2c74:			; <UNDEFINED> instruction: 0xf8c8781b
    2c78:			; <UNDEFINED> instruction: 0xf8c80000
    2c7c:			; <UNDEFINED> instruction: 0xf8041004
    2c80:	bcs	128a8 <__assert_fail@plt+0x10144>
    2c84:	adcshi	pc, r2, r0, asr #32
    2c88:	mvnslt	r7, fp, lsr r8
    2c8c:			; <UNDEFINED> instruction: 0xf04f463d
    2c90:	ldrmi	r0, [sl], -fp, lsr #20
    2c94:	bcs	83acc0 <__assert_fail@plt+0x83855c>
    2c98:			; <UNDEFINED> instruction: 0xf884bf0c
    2c9c:	eorvc	sl, r2, r0
    2ca0:			; <UNDEFINED> instruction: 0xf8151c63
    2ca4:	ldrmi	r2, [ip], -r1, lsl #30
    2ca8:	bcs	aef2b8 <__assert_fail@plt+0xaecb54>
    2cac:	bcs	7f2914 <__assert_fail@plt+0x7f01b0>
    2cb0:			; <UNDEFINED> instruction: 0x4620d8f1
    2cb4:	strbmi	r9, [fp], -r0, lsl #4
    2cb8:	rscscc	pc, pc, #79	; 0x4f
    2cbc:	strcc	r2, [r3], #-257	; 0xfffffeff
    2cc0:	bl	ff440cc4 <__assert_fail@plt+0xff43e560>
    2cc4:	svccs	0x0001f815
    2cc8:	mvnle	r2, r0, lsl #20
    2ccc:	ldrtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2cd0:	ldrmi	r2, [sl], -r0, lsl #6
    2cd4:	ldrbtmi	r7, [sp], #-35	; 0xffffffdd
    2cd8:	movwls	r9, #4867	; 0x1303
    2cdc:	movwls	r4, #1584	; 0x630
    2ce0:	strls	r4, [r2, #-1601]	; 0xfffff9bf
    2ce4:	b	ff340ce8 <__assert_fail@plt+0xff33e584>
    2ce8:	strtcc	pc, [r0], #-2271	; 0xfffff721
    2cec:			; <UNDEFINED> instruction: 0xf8d3447b
    2cf0:	blcs	4f118 <__assert_fail@plt+0x4c9b4>
    2cf4:	stcle	6, cr4, [sl, #-16]
    2cf8:			; <UNDEFINED> instruction: 0xf0402800
    2cfc:			; <UNDEFINED> instruction: 0xf8df8090
    2d00:	ldrbtmi	r1, [r9], #-1040	; 0xfffffbf0
    2d04:	streq	pc, [ip], #-2271	; 0xfffff721
    2d08:			; <UNDEFINED> instruction: 0xf0034478
    2d0c:	strbmi	pc, [r0], -r9, asr #24	; <UNPREDICTABLE>
    2d10:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d14:			; <UNDEFINED> instruction: 0xf7ff4638
    2d18:	bllt	173d448 <__assert_fail@plt+0x173ace4>
    2d1c:			; <UNDEFINED> instruction: 0x3609e9dd
    2d20:	blcc	69548 <__assert_fail@plt+0x66de4>
    2d24:	andcc	r9, r4, #603979776	; 0x24000000
    2d28:	str	r9, [r2, r8, lsl #4]
    2d2c:	ldrbtmi	r4, [r9], #-2554	; 0xfffff606
    2d30:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d34:	ldc2	0, cr15, [r4], #-12
    2d38:	ldmibmi	r8!, {r0, r2, r5, r7, r9, sl, sp, lr, pc}^
    2d3c:	andcs	r2, r0, r5, lsl #4
    2d40:			; <UNDEFINED> instruction: 0xf7ff4479
    2d44:			; <UNDEFINED> instruction: 0x4629e9dc
    2d48:	stc2	0, cr15, [sl], #-12
    2d4c:			; <UNDEFINED> instruction: 0xf7ffe6d5
    2d50:			; <UNDEFINED> instruction: 0x4607ec76
    2d54:			; <UNDEFINED> instruction: 0xf0002800
    2d58:	stmdavc	r3, {r5, r8, pc}
    2d5c:			; <UNDEFINED> instruction: 0xf43f2b2f
    2d60:	stmibmi	pc!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    2d64:	andcs	r4, r5, #32, 12	; 0x2000000
    2d68:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    2d6c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d70:	mcrr2	0, 0, pc, r8, cr3	; <UNPREDICTABLE>
    2d74:	andcs	r4, r5, #3850240	; 0x3ac000
    2d78:	strls	r2, [r5], #-0
    2d7c:			; <UNDEFINED> instruction: 0xf7ff4479
    2d80:	blls	23d480 <__assert_fail@plt+0x23ad1c>
    2d84:	tstls	r6, r9, lsl r8
    2d88:	strtmi	r4, [r0], -r5, lsl #12
    2d8c:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    2d90:	strmi	r9, [r2], -r6, lsl #18
    2d94:			; <UNDEFINED> instruction: 0xf0034628
    2d98:			; <UNDEFINED> instruction: 0xe7bffc35
    2d9c:	andcs	r4, r5, #3702784	; 0x388000
    2da0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2da4:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da8:	blx	ffebedbe <__assert_fail@plt+0xffebc65a>
    2dac:	andcs	lr, r4, fp, lsr #11
    2db0:	cdp2	0, 6, cr15, cr10, cr4, {0}
    2db4:	ldrb	r4, [r7, #-1538]	; 0xfffff9fe
    2db8:	ldrbtmi	r4, [fp], #-3036	; 0xfffff424
    2dbc:	ldmhi	sl, {r3, r4, fp, sp, lr}
    2dc0:			; <UNDEFINED> instruction: 0xf8c7799b
    2dc4:	adchi	r0, r2, r7
    2dc8:			; <UNDEFINED> instruction: 0xf10771a3
    2dcc:	ldrt	r0, [r5], sp, lsl #8
    2dd0:	strcc	r4, [sp], #-3031	; 0xfffff429
    2dd4:	blgt	1d3fc8 <__assert_fail@plt+0x1d1864>
    2dd8:			; <UNDEFINED> instruction: 0xf844881b
    2ddc:			; <UNDEFINED> instruction: 0xf8440c0d
    2de0:			; <UNDEFINED> instruction: 0xf8241c09
    2de4:			; <UNDEFINED> instruction: 0xf8443c01
    2de8:	strt	r2, [pc], r5, lsl #24
    2dec:	ldrbtmi	r4, [fp], #-3025	; 0xfffff42f
    2df0:	ldmhi	sl, {r3, r4, fp, sp, lr}
    2df4:			; <UNDEFINED> instruction: 0xf8c8799b
    2df8:	adchi	r0, r2, r8
    2dfc:			; <UNDEFINED> instruction: 0xf10871a3
    2e00:	strb	r0, [r1, -lr, lsl #8]
    2e04:	andcs	r4, r5, #204, 18	; 0x330000
    2e08:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2e0c:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e10:	blx	ff1bee26 <__assert_fail@plt+0xff1bc6c2>
    2e14:			; <UNDEFINED> instruction: 0xf7ffe5ff
    2e18:	strmi	lr, [r1], -ip, ror #23
    2e1c:			; <UNDEFINED> instruction: 0xf7ffe6d5
    2e20:	strmi	lr, [r1], -r8, ror #23
    2e24:			; <UNDEFINED> instruction: 0xf8dde76e
    2e28:	usat	r8, #11, r4
    2e2c:	strne	lr, [fp], #-2525	; 0xfffff623
    2e30:	teqle	ip, r0, lsl #26
    2e34:	blcs	29a54 <__assert_fail@plt+0x272f0>
    2e38:	sbchi	pc, ip, r0
    2e3c:	smlabtvs	lr, sp, r9, lr
    2e40:	bmi	fef94708 <__assert_fail@plt+0xfef91fa4>
    2e44:	ldmibmi	pc!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}	; <UNPREDICTABLE>
    2e48:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2e4c:	strcs	lr, [r2, #-2509]	; 0xfffff633
    2e50:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    2e54:	strtmi	sl, [sl], -lr, lsl #22
    2e58:	strtmi	r9, [fp], -r1, lsl #6
    2e5c:			; <UNDEFINED> instruction: 0xf7ff9410
    2e60:			; <UNDEFINED> instruction: 0xf8dbea10
    2e64:	blcs	4f28c <__assert_fail@plt+0x4cb28>
    2e68:	stcle	6, cr4, [r8, #-16]
    2e6c:			; <UNDEFINED> instruction: 0xf0402800
    2e70:	ldmibmi	r5!, {r0, r1, r3, r4, r6, r7, pc}
    2e74:	ldmmi	r5!, {r0, r3, r4, r5, r6, sl, lr}
    2e78:			; <UNDEFINED> instruction: 0xf0034478
    2e7c:	stmdals	fp, {r0, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    2e80:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e84:			; <UNDEFINED> instruction: 0xf7ff980a
    2e88:			; <UNDEFINED> instruction: 0x2c00eb7a
    2e8c:	blmi	fec373c0 <__assert_fail@plt+0xfec34c5c>
    2e90:			; <UNDEFINED> instruction: 0xf8d3447b
    2e94:	stfcss	f5, [r0, #-16]
    2e98:	cfldrsge	mvf15, [ip, #508]!	; 0x1fc
    2e9c:	andcs	r4, r5, #2834432	; 0x2b4000
    2ea0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2ea4:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ea8:	blx	1ebeebe <__assert_fail@plt+0x1ebc75a>
    2eac:	stmib	sp, {r0, r1, r4, r5, r7, r8, sl, sp, lr, pc}^
    2eb0:	ldrtmi	r6, [r0], -lr, lsl #2
    2eb4:	blmi	fea5595c <__assert_fail@plt+0xfea531f8>
    2eb8:	ldrbtmi	r4, [sl], #-2473	; 0xfffff657
    2ebc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2ec0:	movwls	r2, #2562	; 0xa02
    2ec4:	blge	3940b0 <__assert_fail@plt+0x39194c>
    2ec8:	movwls	r4, #5714	; 0x1652
    2ecc:	ldrls	r4, [r0], #-1619	; 0xfffff9ad
    2ed0:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed4:	ldrdcc	pc, [r8, -fp]
    2ed8:	strmi	r2, [r4], -r1, lsl #22
    2edc:	stmdacs	r0, {r3, r8, sl, fp, ip, lr, pc}
    2ee0:	addshi	pc, lr, r0, asr #32
    2ee4:	ldrbtmi	r4, [r9], #-2463	; 0xfffff661
    2ee8:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    2eec:	blx	163ef02 <__assert_fail@plt+0x163c79e>
    2ef0:			; <UNDEFINED> instruction: 0xf7ff980b
    2ef4:	stmdals	sl, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    2ef8:	bl	1040efc <__assert_fail@plt+0x103e798>
    2efc:			; <UNDEFINED> instruction: 0xf43f2c00
    2f00:	adclt	sl, r3, #8768	; 0x2240
    2f04:			; <UNDEFINED> instruction: 0xd0552b9d
    2f08:	andcs	r4, r5, #152, 18	; 0x260000
    2f0c:	ldrbtmi	r2, [r9], #-0
    2f10:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f14:	strtmi	r4, [r0], -r6, lsl #12
    2f18:	bl	1ac0f1c <__assert_fail@plt+0x1abe7b8>
    2f1c:	ldrtmi	r4, [r0], -r1, lsl #12
    2f20:	blx	1c3ef36 <__assert_fail@plt+0x1c3c7d2>
    2f24:	ldmibmi	r2, {r0, r1, r2, r4, r5, r6, r8, sl, sp, lr, pc}
    2f28:	sfmls	f2, 4, [r6, #-20]	; 0xffffffec
    2f2c:	ldrbtmi	r2, [r9], #-0
    2f30:	bge	33cef0 <__assert_fail@plt+0x33a78c>
    2f34:			; <UNDEFINED> instruction: 0xf000a90b
    2f38:			; <UNDEFINED> instruction: 0x4606fe1f
    2f3c:			; <UNDEFINED> instruction: 0xf43f2800
    2f40:	stmibmi	ip, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, pc}
    2f44:	ldrtmi	r2, [r8], -r5, lsl #4
    2f48:			; <UNDEFINED> instruction: 0xf7ff4479
    2f4c:	pkhtbmi	lr, r0, r8, asr #17
    2f50:			; <UNDEFINED> instruction: 0xf7ff4630
    2f54:	strmi	lr, [r1], -lr, asr #22
    2f58:			; <UNDEFINED> instruction: 0xf0034640
    2f5c:	strbt	pc, [pc], #-2899	; 2f64 <__assert_fail@plt+0x800>	; <UNPREDICTABLE>
    2f60:	bge	329b88 <__assert_fail@plt+0x327424>
    2f64:	ldmdavs	r8, {r0, r1, r3, r8, fp, sp, pc}
    2f68:	cdp2	0, 0, cr15, cr6, cr0, {0}
    2f6c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2f70:	cfstrdge	mvd15, [r6], #-252	; 0xffffff04
    2f74:	andcs	r4, r5, #128, 18	; 0x200000
    2f78:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2f7c:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f80:	ldmdavs	r9, {r3, r8, r9, fp, ip, pc}
    2f84:	strmi	r9, [r0], r7, lsl #2
    2f88:			; <UNDEFINED> instruction: 0xf7ff4630
    2f8c:	stmdbls	r7, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    2f90:	strbmi	r4, [r0], -r2, lsl #12
    2f94:	blx	dbefaa <__assert_fail@plt+0xdbc846>
    2f98:			; <UNDEFINED> instruction: 0xf7ffe452
    2f9c:	strcs	lr, [r1], #-2648	; 0xfffff5a8
    2fa0:			; <UNDEFINED> instruction: 0xf7ff6800
    2fa4:	strtmi	lr, [r9], -ip, lsr #19
    2fa8:	ldmdami	r4!, {r1, r9, sl, lr}^
    2fac:			; <UNDEFINED> instruction: 0xf0034478
    2fb0:	ldrb	pc, [pc], r9, lsr #22	; <UNPREDICTABLE>
    2fb4:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    2fb8:	ldrdpl	pc, [r4, -r3]
    2fbc:			; <UNDEFINED> instruction: 0xf47f2d00
    2fc0:	ldmdbmi	r0!, {r0, r3, r5, r8, sl, fp, sp, pc}^
    2fc4:	strtmi	r2, [r8], -r5, lsl #4
    2fc8:			; <UNDEFINED> instruction: 0xf7ff4479
    2fcc:			; <UNDEFINED> instruction: 0xf003e898
    2fd0:	str	pc, [r0, #-2791]!	; 0xfffff519
    2fd4:	ldrtmi	r4, [r0], -r2, lsr #12
    2fd8:	stc2	0, cr15, [lr]
    2fdc:	stmdals	fp, {r2, r9, sl, lr}
    2fe0:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fe4:			; <UNDEFINED> instruction: 0xf7ff980a
    2fe8:			; <UNDEFINED> instruction: 0x2c00eaca
    2fec:	svcge	0x004ff43f
    2ff0:	blcs	17afa84 <__assert_fail@plt+0x17ad320>
    2ff4:			; <UNDEFINED> instruction: 0xf8dbd104
    2ff8:	teqlt	fp, r4, lsl #2
    2ffc:	str	r2, [sl, #-1281]	; 0xfffffaff
    3000:	strtmi	r4, [r8], -r1, ror #18
    3004:	strcs	r2, [r2, #-517]	; 0xfffffdfb
    3008:			; <UNDEFINED> instruction: 0xe7814479
    300c:	andcs	r4, r5, #1556480	; 0x17c000
    3010:	strcs	r2, [r1, #-0]
    3014:			; <UNDEFINED> instruction: 0xf7ff4479
    3018:			; <UNDEFINED> instruction: 0xf003e872
    301c:	ldrbt	pc, [sl], #2753	; 0xac1	; <UNPREDICTABLE>
    3020:	b	ff9c1024 <__assert_fail@plt+0xff9be8c0>
    3024:	ldrb	r4, [pc, -r1, lsl #12]
    3028:	b	ff8c102c <__assert_fail@plt+0xff8be8c8>
    302c:	str	r4, [r2, -r1, lsl #12]!
    3030:	andcs	r4, r5, #1425408	; 0x15c000
    3034:			; <UNDEFINED> instruction: 0xf7ff4479
    3038:			; <UNDEFINED> instruction: 0xf003e862
    303c:	andcs	pc, r2, r3, ror #21
    3040:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3044:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3048:	andcs	r4, r5, #1343488	; 0x148000
    304c:	ldrbtmi	r2, [r9], #-0
    3050:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3054:	strbmi	r4, [r0], -r4, lsl #12
    3058:	b	ff2c105c <__assert_fail@plt+0xff2be8f8>
    305c:	strtmi	r4, [r0], -r1, lsl #12
    3060:	blx	ff43f074 <__assert_fail@plt+0xff43c910>
    3064:			; <UNDEFINED> instruction: 0xf7ff2002
    3068:	svclt	0x0000e98e
    306c:	muleq	r1, r4, r5
    3070:			; <UNDEFINED> instruction: 0x000002b4
    3074:			; <UNDEFINED> instruction: 0x0001e8b8
    3078:	andeq	lr, r1, r6, lsl #20
    307c:	strdeq	r1, [r0], -r9
    3080:	andeq	lr, r1, r2, asr r5
    3084:	andeq	fp, r0, r4, lsr #6
    3088:	andeq	lr, r1, r6, asr #19
    308c:	andeq	lr, r1, r8, asr r9
    3090:	andeq	lr, r1, r0, asr #18
    3094:	andeq	lr, r1, sl, lsl #18
    3098:	andeq	fp, r0, lr, ror #5
    309c:	andeq	fp, r0, ip, lsr #6
    30a0:			; <UNDEFINED> instruction: 0x0001e8ba
    30a4:			; <UNDEFINED> instruction: 0x0000b2b2
    30a8:	andeq	r0, r0, ip, asr #5
    30ac:	andeq	lr, r1, sl, lsl #17
    30b0:	andeq	lr, r1, r2, ror #16
    30b4:	andeq	lr, r1, r0, lsl #16
    30b8:	andeq	lr, r1, ip, ror #15
    30bc:	andeq	lr, r1, r0, ror #15
    30c0:	andeq	lr, r1, ip, asr #15
    30c4:	strdeq	lr, [r1], -r2
    30c8:	strheq	fp, [r0], -r8
    30cc:	andeq	fp, r0, r6, asr #2
    30d0:	andeq	fp, r0, r0, lsl #3
    30d4:	andeq	fp, r0, r8, ror r1
    30d8:	strdeq	fp, [r0], -r0
    30dc:	andeq	lr, r1, lr, lsl #13
    30e0:	andeq	lr, r1, r4, ror r6
    30e4:	andeq	r0, r0, r7, lsr #31
    30e8:	strheq	r1, [r0], -r7
    30ec:	andeq	lr, r1, r0, lsl #12
    30f0:	ldrdeq	sl, [r0], -r4
    30f4:	ldrdeq	sl, [r0], -r6
    30f8:	andeq	lr, r1, r6, lsl #11
    30fc:	andeq	fp, r0, r4
    3100:	andeq	fp, r0, sl, lsr #32
    3104:	andeq	lr, r1, ip, asr #10
    3108:	andeq	r0, r0, fp, ror #28
    310c:	andeq	lr, r1, r8, asr #9
    3110:	muleq	r0, sl, fp
    3114:	muleq	r0, ip, fp
    3118:	muleq	r0, r2, lr
    311c:	andeq	sl, r0, r0, asr #29
    3120:	andeq	sl, r0, r6, lsl #30
    3124:	andeq	sl, r0, r0, lsr #30
    3128:	andeq	sl, r0, r2, lsl #28
    312c:	andeq	sl, r0, r2, ror #28
    3130:	andeq	sl, r0, r0, asr lr
    3134:	andeq	sl, r0, lr, lsr #28
    3138:	andeq	sl, r0, sl, asr #29
    313c:	strdeq	r0, [r0], -r9
    3140:			; <UNDEFINED> instruction: 0x00000bb7
    3144:	andeq	sl, r0, r6, ror lr
    3148:	andeq	sl, r0, r8, lsr #20
    314c:	andeq	sl, r0, ip, lsr #20
    3150:	andeq	lr, r1, r4, lsr #6
    3154:	andeq	sl, r0, r2, lsl #26
    3158:	andeq	r0, r0, r7, lsl #25
    315c:	andeq	r0, r0, r5, asr #22
    3160:	strdeq	sl, [r0], -r8
    3164:			; <UNDEFINED> instruction: 0x0000a9b6
    3168:			; <UNDEFINED> instruction: 0x0000a9ba
    316c:	andeq	sl, r0, r6, lsl #28
    3170:	andeq	sl, r0, r6, lsl #28
    3174:	andeq	sl, r0, ip, lsr #23
    3178:	andeq	sl, r0, r6, lsr #23
    317c:	andeq	sl, r0, r4, lsr #25
    3180:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    3184:	andeq	sl, r0, r0, lsr sp
    3188:	ldrdeq	sl, [r0], -r8
    318c:	andeq	sl, r0, ip, lsr #23
    3190:	andeq	sl, r0, r8, lsl fp
    3194:	andeq	sl, r0, sl, lsr #22
    3198:	bleq	3f2dc <__assert_fail@plt+0x3cb78>
    319c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    31a0:	strbtmi	fp, [sl], -r2, lsl #24
    31a4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    31a8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    31ac:	ldrmi	sl, [sl], #776	; 0x308
    31b0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    31b4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    31b8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    31bc:			; <UNDEFINED> instruction: 0xf85a4b06
    31c0:	stmdami	r6, {r0, r1, ip, sp}
    31c4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    31c8:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31cc:	b	fe5c11d0 <__assert_fail@plt+0xfe5bea6c>
    31d0:	andeq	sp, r1, r4, asr #22
    31d4:	andeq	r0, r0, r8, lsr #5
    31d8:	andeq	r0, r0, r8, asr #5
    31dc:	ldrdeq	r0, [r0], -r8
    31e0:	ldr	r3, [pc, #20]	; 31fc <__assert_fail@plt+0xa98>
    31e4:	ldr	r2, [pc, #20]	; 3200 <__assert_fail@plt+0xa9c>
    31e8:	add	r3, pc, r3
    31ec:	ldr	r2, [r3, r2]
    31f0:	cmp	r2, #0
    31f4:	bxeq	lr
    31f8:	b	232c <__gmon_start__@plt>
    31fc:	andeq	sp, r1, r4, lsr #22
    3200:	andeq	r0, r0, r0, asr #5
    3204:	blmi	1d5224 <__assert_fail@plt+0x1d2ac0>
    3208:	bmi	1d43f0 <__assert_fail@plt+0x1d1c8c>
    320c:	addmi	r4, r3, #2063597568	; 0x7b000000
    3210:	andle	r4, r3, sl, ror r4
    3214:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3218:	ldrmi	fp, [r8, -r3, lsl #2]
    321c:	svclt	0x00004770
    3220:	andeq	sp, r1, r8, lsr #31
    3224:	andeq	sp, r1, r4, lsr #31
    3228:	andeq	sp, r1, r0, lsl #22
    322c:			; <UNDEFINED> instruction: 0x000002b0
    3230:	stmdbmi	r9, {r3, fp, lr}
    3234:	bmi	25441c <__assert_fail@plt+0x251cb8>
    3238:	bne	254424 <__assert_fail@plt+0x251cc0>
    323c:	svceq	0x00cb447a
    3240:			; <UNDEFINED> instruction: 0x01a1eb03
    3244:	andle	r1, r3, r9, asr #32
    3248:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    324c:	ldrmi	fp, [r8, -r3, lsl #2]
    3250:	svclt	0x00004770
    3254:	andeq	sp, r1, ip, ror pc
    3258:	andeq	sp, r1, r8, ror pc
    325c:	ldrdeq	sp, [r1], -r4
    3260:	andeq	r0, r0, r4, ror #5
    3264:	blmi	2b068c <__assert_fail@plt+0x2adf28>
    3268:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    326c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3270:	blmi	271824 <__assert_fail@plt+0x26f0c0>
    3274:	ldrdlt	r5, [r3, -r3]!
    3278:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    327c:			; <UNDEFINED> instruction: 0xf7fe6818
    3280:			; <UNDEFINED> instruction: 0xf7ffee8e
    3284:	blmi	1c3188 <__assert_fail@plt+0x1c0a24>
    3288:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    328c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3290:	andeq	sp, r1, r6, asr #30
    3294:	andeq	sp, r1, r4, lsr #21
    3298:	andeq	r0, r0, ip, lsr #5
    329c:	andeq	sp, r1, r6, lsl #27
    32a0:	andeq	sp, r1, r6, lsr #30
    32a4:	svclt	0x0000e7c4
    32a8:			; <UNDEFINED> instruction: 0x362cf8df
    32ac:	svcmi	0x00f0e92d
    32b0:	addlt	r4, r9, fp, ror r4
    32b4:			; <UNDEFINED> instruction: 0x5624f8df
    32b8:	ldrbtmi	r9, [sp], #-0
    32bc:	tstls	r3, r8, lsl r8
    32c0:	stmiblt	r0, {r2, r9, ip, pc}^
    32c4:	vqsub.s8	q1, <illegal reg q9.5>, <illegal reg q15.5>
    32c8:	strcs	r1, [r1], #-259	; 0xfffffefd
    32cc:	blmi	1013e0 <__assert_fail@plt+0xfec7c>
    32d0:	svccs	0x0001f803
    32d4:			; <UNDEFINED> instruction: 0xd1fb4299
    32d8:			; <UNDEFINED> instruction: 0x2604f8df
    32dc:	ldmdavc	r3, {r1, r3, r4, r5, r6, sl, lr}
    32e0:			; <UNDEFINED> instruction: 0xf8dfb14b
    32e4:	ldrbtmi	r4, [ip], #-1536	; 0xfffffa00
    32e8:			; <UNDEFINED> instruction: 0xf81218e1
    32ec:	tstvc	r8, r1, lsl #30
    32f0:	blcs	f2fc <__assert_fail@plt+0xcb98>
    32f4:	blls	37adc <__assert_fail@plt+0x35378>
    32f8:	suble	r2, r5, r0, lsl #22
    32fc:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3300:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
    3304:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3308:	stccs	6, cr4, [r0], {4}
    330c:	vst4.16	{d29-d32}, [pc], r2
    3310:			; <UNDEFINED> instruction: 0xf8df5000
    3314:			; <UNDEFINED> instruction: 0xf7fe65d8
    3318:			; <UNDEFINED> instruction: 0xf8dfee02
    331c:			; <UNDEFINED> instruction: 0xf04f35d4
    3320:	ldrbtmi	r0, [lr], #-2560	; 0xfffff600
    3324:	movwls	r4, #21627	; 0x547b
    3328:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    332c:			; <UNDEFINED> instruction: 0x465546d0
    3330:	stmdbpl	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    3334:	movwls	r4, #25723	; 0x647b
    3338:	ldrcc	pc, [ip, #2271]!	; 0x8df
    333c:			; <UNDEFINED> instruction: 0xf8cd46d3
    3340:	ldrbtmi	sl, [fp], #-4
    3344:	strmi	r9, [r7], -r7, lsl #6
    3348:			; <UNDEFINED> instruction: 0xf7ff4620
    334c:	mcrrne	9, 13, lr, r1, cr14	; <UNPREDICTABLE>
    3350:	eorle	r4, r8, r2, lsl #12
    3354:			; <UNDEFINED> instruction: 0xf8d39b05
    3358:	stmdbcs	r0, {r3, r4, r8, ip}
    335c:	orrhi	pc, r2, r0
    3360:	eorsle	r2, r8, r5, lsr #20
    3364:			; <UNDEFINED> instruction: 0xf0002a0a
    3368:			; <UNDEFINED> instruction: 0xf1bb82a9
    336c:	vmax.f32	d0, d0, d8
    3370:	ldm	pc, {r0, r1, r3, r5, r7, r9, pc}^	; <UNPREDICTABLE>
    3374:	rscseq	pc, r6, fp, lsl r0	; <UNPREDICTABLE>
    3378:	rscseq	r0, r6, r6, lsr #2
    337c:	addseq	r0, lr, r5, lsl #1
    3380:	umullseq	r0, lr, lr, r0
    3384:	swpbeq	r0, lr, [lr]	; <UNPREDICTABLE>
    3388:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    338c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3390:			; <UNDEFINED> instruction: 0xd1bc2c00
    3394:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3398:			; <UNDEFINED> instruction: 0xf7fe6800
    339c:	addlt	lr, r0, #42, 30	; 0xa8
    33a0:	pop	{r0, r3, ip, sp, pc}
    33a4:	blls	2736c <__assert_fail@plt+0x24c08>
    33a8:			; <UNDEFINED> instruction: 0xf58bfabb
    33ac:	stmdbeq	sp!, {r1, r3, r4, r6, r7, r9, sl, lr}^
    33b0:			; <UNDEFINED> instruction: 0x4620b113
    33b4:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33b8:	cmple	r9, r0, lsl #26
    33bc:	svceq	0x0008f1ba
    33c0:	blls	f78b0 <__assert_fail@plt+0xf514c>
    33c4:	andsvs	r2, pc, r0
    33c8:			; <UNDEFINED> instruction: 0xf8c39b04
    33cc:	andlt	r8, r9, r0
    33d0:	svchi	0x00f0e8bd
    33d4:			; <UNDEFINED> instruction: 0xf8df469b
    33d8:	ldrbtmi	r3, [fp], #-1320	; 0xfffffad8
    33dc:	strtmi	r9, [r0], -r2, lsl #6
    33e0:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33e4:	svccc	0x00fff1b0
    33e8:	sbcsle	r4, ip, r2, lsl #13
    33ec:	blx	17d4c74 <__assert_fail@plt+0x17d2510>
    33f0:			; <UNDEFINED> instruction: 0xf7fffa8a
    33f4:	mcrrne	9, 8, lr, r3, cr10	; <UNPREDICTABLE>
    33f8:			; <UNDEFINED> instruction: 0xf1aad0d5
    33fc:			; <UNDEFINED> instruction: 0xf02a0c30
    3400:	bcc	1043c88 <__assert_fail@plt+0x1041524>
    3404:	blx	17eff18 <__assert_fail@plt+0x17ed7b4>
    3408:	bcs	17fa40 <__assert_fail@plt+0x17d2dc>
    340c:	stmdbcs	r9, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    3410:	cmphi	sp, r0, asr #4	; <UNPREDICTABLE>
    3414:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3418:			; <UNDEFINED> instruction: 0xf0034478
    341c:	strd	pc, [r1], -r3
    3420:	andle	r2, r4, sl, lsl #16
    3424:			; <UNDEFINED> instruction: 0xf7ff4620
    3428:	mcrrne	9, 7, lr, r5, cr0	; <UNPREDICTABLE>
    342c:	blls	37c14 <__assert_fail@plt+0x354b0>
    3430:			; <UNDEFINED> instruction: 0x4620b113
    3434:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3438:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    343c:			; <UNDEFINED> instruction: 0xf0034478
    3440:	ldrtmi	pc, [r8], -r1, ror #17	; <UNPREDICTABLE>
    3444:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    3448:	andlt	r2, r9, pc
    344c:	svchi	0x00f0e8bd
    3450:			; <UNDEFINED> instruction: 0xf7fe4638
    3454:			; <UNDEFINED> instruction: 0xf643ee2c
    3458:			; <UNDEFINED> instruction: 0xe7a170ff
    345c:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3460:	strmi	r1, [r2], -r3, asr #24
    3464:	andhi	pc, lr, #0
    3468:	strtcc	pc, [r0], #2271	; 0x8df
    346c:			; <UNDEFINED> instruction: 0xf8d3447b
    3470:			; <UNDEFINED> instruction: 0xb12b3118
    3474:			; <UNDEFINED> instruction: 0xf04f2825
    3478:	adcle	r0, ip, r3, lsl #22
    347c:	suble	r2, pc, sl, lsl #16
    3480:	strge	pc, [ip], #2271	; 0x8df
    3484:	bcs	294874 <__assert_fail@plt+0x292110>
    3488:	sbcshi	pc, r9, r0, asr #32
    348c:			; <UNDEFINED> instruction: 0xf7ff4620
    3490:	mcrrne	9, 3, lr, r1, cr12	; <UNPREDICTABLE>
    3494:			; <UNDEFINED> instruction: 0xf0004602
    3498:			; <UNDEFINED> instruction: 0xf8df81fb
    349c:			; <UNDEFINED> instruction: 0xf04f3478
    34a0:	ldrbtmi	r0, [fp], #-2820	; 0xfffff4fc
    34a4:			; <UNDEFINED> instruction: 0x3118f8d3
    34a8:	stmdacs	r5!, {r0, r1, r3, r4, r8, ip, sp, pc}
    34ac:	stmdacs	sl, {r0, r1, r4, r7, ip, lr, pc}
    34b0:			; <UNDEFINED> instruction: 0xf8dfd036
    34b4:	ldrbtmi	sl, [sl], #1124	; 0x464
    34b8:	vrshl.s8	q10, <illegal reg q0.5>, q8
    34bc:	bcs	b63a88 <__assert_fail@plt+0xb61324>
    34c0:	cmphi	ip, r0	; <UNPREDICTABLE>
    34c4:	vmov.i16	<illegal reg q7.5>, #10752	; 0x2a00
    34c8:	blcs	fffe191c <__assert_fail@plt+0xfffdf1b8>
    34cc:	svcge	0x003cf43f
    34d0:	svceq	0x0004f1bb
    34d4:	orrhi	pc, r4, r0
    34d8:	svceq	0x0005f1bb
    34dc:	andeq	lr, r8, #7168	; 0x1c00
    34e0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    34e4:	orrshi	pc, r7, r0
    34e8:	svceq	0x0006f1bb
    34ec:			; <UNDEFINED> instruction: 0x81a9f000
    34f0:			; <UNDEFINED> instruction: 0xf0039901
    34f4:			; <UNDEFINED> instruction: 0x4620033f
    34f8:	andsvc	r4, r1, r9, lsl r3
    34fc:			; <UNDEFINED> instruction: 0xf7ff9101
    3500:	mcrrne	9, 0, lr, r1, cr4	; <UNPREDICTABLE>
    3504:			; <UNDEFINED> instruction: 0xf0004602
    3508:			; <UNDEFINED> instruction: 0xf8da81c3
    350c:			; <UNDEFINED> instruction: 0xf04f3118
    3510:	blcs	6128 <__assert_fail@plt+0x39c4>
    3514:	bcs	97785c <__assert_fail@plt+0x9750f8>
    3518:	svcge	0x005df43f
    351c:	bicle	r2, fp, sl, lsl #20
    3520:	blls	15090 <__assert_fail@plt+0x1292c>
    3524:	addle	r2, r7, r0, lsl #22
    3528:			; <UNDEFINED> instruction: 0xf7fe4620
    352c:			; <UNDEFINED> instruction: 0xe745eff0
    3530:	bcs	294d40 <__assert_fail@plt+0x2925dc>
    3534:			; <UNDEFINED> instruction: 0xf0404620
    3538:			; <UNDEFINED> instruction: 0xf7ff813f
    353c:	strmi	lr, [r2], -r6, ror #17
    3540:			; <UNDEFINED> instruction: 0xf0001c50
    3544:	blmi	ffd63bd4 <__assert_fail@plt+0xffd61470>
    3548:			; <UNDEFINED> instruction: 0xf8d3447b
    354c:	cmplt	r5, r8, lsl r1
    3550:			; <UNDEFINED> instruction: 0xf04f2a25
    3554:			; <UNDEFINED> instruction: 0xf04f0500
    3558:			; <UNDEFINED> instruction: 0xf43f0b02
    355c:	bcs	2af254 <__assert_fail@plt+0x2acaf0>
    3560:	stmibmi	pc!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    3564:			; <UNDEFINED> instruction: 0xa3bcf8df
    3568:	ldrbtmi	r4, [sl], #1145	; 0x479
    356c:			; <UNDEFINED> instruction: 0xf81a468b
    3570:	strtmi	r3, [r0], -r5
    3574:			; <UNDEFINED> instruction: 0xf0004293
    3578:			; <UNDEFINED> instruction: 0xf7ff8091
    357c:	strmi	lr, [r2], -r6, asr #17
    3580:			; <UNDEFINED> instruction: 0xf0001c50
    3584:			; <UNDEFINED> instruction: 0xf8df813d
    3588:	ldrbtmi	sl, [sl], #928	; 0x3a0
    358c:			; <UNDEFINED> instruction: 0x3118f8da
    3590:	sbcle	r2, lr, r0, lsl #22
    3594:			; <UNDEFINED> instruction: 0xf04f2a25
    3598:			; <UNDEFINED> instruction: 0xf43f0b01
    359c:	bcs	2af214 <__assert_fail@plt+0x2acab0>
    35a0:			; <UNDEFINED> instruction: 0x4620d0be
    35a4:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35a8:	strmi	r1, [r2], -r1, asr #24
    35ac:	cmnhi	lr, r0	; <UNPREDICTABLE>
    35b0:			; <UNDEFINED> instruction: 0x1118f8da
    35b4:	adcsle	r2, ip, r0, lsl #18
    35b8:			; <UNDEFINED> instruction: 0xf43f2825
    35bc:	stmdacs	sl, {r2, r3, r8, r9, sl, fp, sp, pc}
    35c0:			; <UNDEFINED> instruction: 0x4620d01f
    35c4:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35c8:			; <UNDEFINED> instruction: 0xf0001c43
    35cc:			; <UNDEFINED> instruction: 0xf8d68119
    35d0:	blcs	fa38 <__assert_fail@plt+0xd2d4>
    35d4:	stmdacs	r5!, {r2, r3, r5, r7, ip, lr, pc}
    35d8:	bleq	7f71c <__assert_fail@plt+0x7cfb8>
    35dc:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
    35e0:	addsle	r2, sp, sl, lsl #16
    35e4:			; <UNDEFINED> instruction: 0xf7ff4620
    35e8:	mcrrne	8, 9, lr, r3, cr0
    35ec:	cmphi	lr, r0	; <UNPREDICTABLE>
    35f0:			; <UNDEFINED> instruction: 0x3118f8d6
    35f4:	addsle	r2, fp, r0, lsl #22
    35f8:			; <UNDEFINED> instruction: 0xf43f2825
    35fc:	stmdacs	sl, {r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    3600:	blls	37d84 <__assert_fail@plt+0x35620>
    3604:			; <UNDEFINED> instruction: 0xf43f2b00
    3608:			; <UNDEFINED> instruction: 0xf04faf17
    360c:	str	r0, [fp, r1, lsl #20]
    3610:	bcs	294e20 <__assert_fail@plt+0x2926bc>
    3614:	msrhi	CPSR_fsx, r0
    3618:			; <UNDEFINED> instruction: 0xf7ff4620
    361c:	mcrrne	8, 7, lr, r2, cr6
    3620:	msrhi	CPSR_sc, r0
    3624:			; <UNDEFINED> instruction: 0xf8d39b06
    3628:	blcs	fa90 <__assert_fail@plt+0xd32c>
    362c:	stmdacs	r5!, {r4, r5, r6, r7, ip, lr, pc}
    3630:	bleq	23f774 <__assert_fail@plt+0x23d010>
    3634:	mcrge	4, 6, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    3638:	mvnle	r2, sl, lsl #16
    363c:			; <UNDEFINED> instruction: 0x4620e097
    3640:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3644:			; <UNDEFINED> instruction: 0xf0001c43
    3648:			; <UNDEFINED> instruction: 0xf8da811d
    364c:	blcs	fab4 <__assert_fail@plt+0xd350>
    3650:	adcshi	pc, r0, r0
    3654:			; <UNDEFINED> instruction: 0xf04f2825
    3658:			; <UNDEFINED> instruction: 0xf43f0b03
    365c:	stmdacs	sl, {r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}
    3660:	ldrb	sp, [sp, -sp, ror #3]
    3664:	svceq	0x0008f1bb
    3668:	msrhi	LR_fiq, r0
    366c:			; <UNDEFINED> instruction: 0xf853a302
    3670:	strmi	r1, [fp], #-43	; 0xffffffd5
    3674:	svclt	0x00004718
    3678:			; <UNDEFINED> instruction: 0xfffffeeb
    367c:			; <UNDEFINED> instruction: 0xfffffebb
    3680:			; <UNDEFINED> instruction: 0xfffffeeb
    3684:			; <UNDEFINED> instruction: 0xfffffe09
    3688:			; <UNDEFINED> instruction: 0xfffffe3b
    368c:			; <UNDEFINED> instruction: 0xfffffe3b
    3690:			; <UNDEFINED> instruction: 0xfffffe3b
    3694:			; <UNDEFINED> instruction: 0xfffffe3b
    3698:			; <UNDEFINED> instruction: 0xffffff9b
    369c:			; <UNDEFINED> instruction: 0xf43f2d0a
    36a0:			; <UNDEFINED> instruction: 0xf7ffaedd
    36a4:	strcc	lr, [r1, #-2098]	; 0xfffff7ce
    36a8:	mrrcne	6, 0, r4, r0, cr2
    36ac:	rschi	pc, sp, r0
    36b0:			; <UNDEFINED> instruction: 0x3118f8db
    36b4:			; <UNDEFINED> instruction: 0xf43f2b00
    36b8:	bcs	96f428 <__assert_fail@plt+0x96ccc4>
    36bc:	movweq	pc, #8271	; 0x204f	; <UNPREDICTABLE>
    36c0:	mcrge	4, 4, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    36c4:			; <UNDEFINED> instruction: 0xf47f2a0a
    36c8:			; <UNDEFINED> instruction: 0x469aaf52
    36cc:			; <UNDEFINED> instruction: 0xf023e729
    36d0:			; <UNDEFINED> instruction: 0xf1a30220
    36d4:	bcc	1043b9c <__assert_fail@plt+0x1041438>
    36d8:	svclt	0x00882a05
    36dc:			; <UNDEFINED> instruction: 0xf63f2909
    36e0:			; <UNDEFINED> instruction: 0xf1baae99
    36e4:	svclt	0x00980f39
    36e8:	andne	lr, ip, #323584	; 0x4f000
    36ec:			; <UNDEFINED> instruction: 0xf1bad907
    36f0:	svclt	0x00940f46
    36f4:	eorseq	pc, r7, #-2147483606	; 0x8000002a
    36f8:	subseq	pc, r7, #-2147483606	; 0x8000002a
    36fc:	blcs	e43b4c <__assert_fail@plt+0xe413e8>
    3700:	blcc	c33568 <__assert_fail@plt+0xc30e04>
    3704:	blcs	11b9b18 <__assert_fail@plt+0x11b73b4>
    3708:	blcc	df3560 <__assert_fail@plt+0xdf0dfc>
    370c:	ldrmi	r3, [sl], #-2903	; 0xfffff4a9
    3710:	svceq	0x0008f1bb
    3714:	sbcshi	pc, r8, r0, lsl #4
    3718:			; <UNDEFINED> instruction: 0xf853a302
    371c:	strmi	r1, [fp], #-43	; 0xffffffd5
    3720:	svclt	0x00004718
    3724:			; <UNDEFINED> instruction: 0xfffffe3f
    3728:			; <UNDEFINED> instruction: 0xfffffe0f
    372c:			; <UNDEFINED> instruction: 0xfffffe3f
    3730:			; <UNDEFINED> instruction: 0xfffffd5d
    3734:			; <UNDEFINED> instruction: 0xfffffd8f
    3738:			; <UNDEFINED> instruction: 0xfffffd8f
    373c:			; <UNDEFINED> instruction: 0xfffffd8f
    3740:			; <UNDEFINED> instruction: 0xfffffd8f
    3744:	andeq	r0, r0, r5, lsr #32
    3748:			; <UNDEFINED> instruction: 0xf7fe4620
    374c:	mcrrne	15, 13, lr, r3, cr14
    3750:			; <UNDEFINED> instruction: 0xf0004602
    3754:	blls	a39f4 <__assert_fail@plt+0xa1290>
    3758:			; <UNDEFINED> instruction: 0x3118f8d3
    375c:			; <UNDEFINED> instruction: 0xf43f2b00
    3760:	stmdacs	r5!, {r3, r4, r6, r8, r9, sl, fp, sp, pc}
    3764:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {1}
    3768:			; <UNDEFINED> instruction: 0xf47f2a0a
    376c:	blls	2f4c8 <__assert_fail@plt+0x2cd64>
    3770:	beq	23f8b4 <__assert_fail@plt+0x23d150>
    3774:			; <UNDEFINED> instruction: 0xf47f2b00
    3778:			; <UNDEFINED> instruction: 0xe622aed7
    377c:			; <UNDEFINED> instruction: 0xf7fe4620
    3780:	strmi	lr, [r2], -r4, asr #31
    3784:	rsbsle	r1, r2, r0, asr ip
    3788:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
    378c:			; <UNDEFINED> instruction: 0x3118f8d3
    3790:			; <UNDEFINED> instruction: 0xf43f2b00
    3794:	bcs	96f494 <__assert_fail@plt+0x96cd30>
    3798:	bleq	23f8dc <__assert_fail@plt+0x23d178>
    379c:	ldr	sp, [sl], -r4, ror #3
    37a0:	stmdbpl	r0, {r0, r3, r8, sl, ip, sp, lr, pc}
    37a4:	andls	r4, r2, #56, 12	; 0x3800000
    37a8:			; <UNDEFINED> instruction: 0xf7fe4649
    37ac:	bls	bedd4 <__assert_fail@plt+0xbc670>
    37b0:	str	r4, [r4], r7, lsl #12
    37b4:	strbt	r4, [r6], -r2, lsl #12
    37b8:	svc	0x00a6f7fe
    37bc:	strmi	r1, [r2], -r1, asr #24
    37c0:	blls	1f7840 <__assert_fail@plt+0x1f50dc>
    37c4:			; <UNDEFINED> instruction: 0x3118f8d3
    37c8:			; <UNDEFINED> instruction: 0xf43f2b00
    37cc:	stmdacs	r5!, {r1, r4, r5, r7, r9, sl, fp, sp, pc}
    37d0:	bleq	7f914 <__assert_fail@plt+0x7d1b0>
    37d4:	cfldrdge	mvd15, [pc, #252]!	; 38d8 <__assert_fail@plt+0x1174>
    37d8:			; <UNDEFINED> instruction: 0xf47f280a
    37dc:			; <UNDEFINED> instruction: 0xe69faef2
    37e0:	addseq	r4, fp, r0, lsr #12
    37e4:			; <UNDEFINED> instruction: 0xf7fe9301
    37e8:	mcrrne	15, 9, lr, r1, cr0
    37ec:	subsle	r4, r2, r2, lsl #12
    37f0:			; <UNDEFINED> instruction: 0x3118f8da
    37f4:	bleq	17f938 <__assert_fail@plt+0x17d1d4>
    37f8:			; <UNDEFINED> instruction: 0xf43f2b00
    37fc:	pkhtb	sl, sl, sp, asr #28
    3800:	beq	7f944 <__assert_fail@plt+0x7d1e0>
    3804:	strcs	r9, [r0, #-2816]	; 0xfffff500
    3808:			; <UNDEFINED> instruction: 0xf43f2b00
    380c:			; <UNDEFINED> instruction: 0x4620add7
    3810:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    3814:	stmdals	r1, {r4, r6, r7, r8, sl, sp, lr, pc}
    3818:	smlabtne	r1, r3, r3, pc	; <UNPREDICTABLE>
    381c:	movwmi	r0, #4379	; 0x111b
    3820:	andsvc	r4, r1, r0, lsr #12
    3824:	movwls	fp, #4827	; 0x12db
    3828:	svc	0x006ef7fe
    382c:	strmi	r1, [r2], -r3, asr #24
    3830:			; <UNDEFINED> instruction: 0xf8dad034
    3834:			; <UNDEFINED> instruction: 0xf04f3118
    3838:	blcs	6458 <__assert_fail@plt+0x3cf4>
    383c:	mrcge	4, 1, APSR_nzcv, cr12, cr15, {1}
    3840:	stmdals	r1, {r0, r3, r5, r6, r9, sl, sp, lr, pc}
    3844:	orreq	pc, r3, r3, asr #7
    3848:	movwmi	r0, #4507	; 0x119b
    384c:	andsvc	r4, r1, r0, lsr #12
    3850:	movwls	fp, #4827	; 0x12db
    3854:	svc	0x0058f7fe
    3858:	mrrcne	6, 0, r4, r0, cr2
    385c:			; <UNDEFINED> instruction: 0xf8dad023
    3860:			; <UNDEFINED> instruction: 0xf04f3118
    3864:	blcs	6488 <__assert_fail@plt+0x3d24>
    3868:	mcrge	4, 1, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    386c:			; <UNDEFINED> instruction: 0xf04fe653
    3870:	strb	r0, [r7, r8, lsl #20]
    3874:	blcs	2a47c <__assert_fail@plt+0x27d18>
    3878:	cfstrsge	mvf15, [r3, #252]!	; 0xfc
    387c:			; <UNDEFINED> instruction: 0xf7fe4620
    3880:	ldr	lr, [lr, #3654]	; 0xe46
    3884:	beq	ff9c8 <__assert_fail@plt+0xfd264>
    3888:			; <UNDEFINED> instruction: 0xf04fe7bc
    388c:	ldr	r0, [r9, r2, lsl #20]!
    3890:	beq	13f9d4 <__assert_fail@plt+0x13d270>
    3894:			; <UNDEFINED> instruction: 0xf04fe7b6
    3898:	ldr	r0, [r3, r5, lsl #20]!
    389c:	beq	1bf9e0 <__assert_fail@plt+0x1bd27c>
    38a0:			; <UNDEFINED> instruction: 0x46dae7b0
    38a4:			; <UNDEFINED> instruction: 0xf04fe7ae
    38a8:	str	r0, [fp, r7, lsl #20]!
    38ac:	blcs	2a4b4 <__assert_fail@plt+0x27d50>
    38b0:	cfstrdge	mvd15, [r2, #252]	; 0xfc
    38b4:			; <UNDEFINED> instruction: 0xf04f2500
    38b8:	ldrb	r0, [sl, #-2561]!	; 0xfffff5ff
    38bc:	ldrbmi	r9, [sl], r0, lsl #22
    38c0:			; <UNDEFINED> instruction: 0xf47f2b00
    38c4:	ldrb	sl, [r9, #-3633]!	; 0xfffff1cf
    38c8:	vst1.8	{d20-d21}, [pc :64], r9
    38cc:	ldmdami	r9, {r1, r4, r8, ip, sp, lr}
    38d0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    38d4:			; <UNDEFINED> instruction: 0xf814f003
    38d8:	andeq	sp, r1, r4, lsl #30
    38dc:	andeq	sp, r1, r6, asr sl
    38e0:	andeq	sp, r1, r8, lsr #26
    38e4:	andeq	sp, r1, lr, asr #29
    38e8:	andeq	ip, r0, lr, ror #12
    38ec:	muleq	r1, r2, lr
    38f0:	muleq	r1, r0, lr
    38f4:	andeq	sp, r1, r0, lsl #29
    38f8:	andeq	sp, r1, r2, ror lr
    38fc:	andeq	r0, r0, r4, asr #5
    3900:	ldrdeq	sp, [r1], -sl
    3904:	ldrdeq	sl, [r0], -r4
    3908:	strdeq	sl, [r0], -r4
    390c:	andeq	sp, r1, r8, asr #26
    3910:	andeq	sp, r1, r0, lsr sp
    3914:	andeq	sp, r1, r2, lsl sp
    3918:	strdeq	sp, [r1], -lr
    391c:	andeq	sp, r1, ip, ror #24
    3920:	andeq	sp, r1, ip, asr #24
    3924:	andeq	sl, r0, sl, ror #5
    3928:	andeq	sp, r1, sl, lsr #24
    392c:	andeq	sp, r1, sl, lsr #20
    3930:	andeq	sl, r0, r4, ror #12
    3934:	andeq	r9, r0, lr, lsr pc
    3938:	ldrlt	r4, [r0, #-2854]	; 0xfffff4da
    393c:			; <UNDEFINED> instruction: 0xf8df447b
    3940:	umulllt	lr, r8, r8, r0
    3944:			; <UNDEFINED> instruction: 0xc094f8df
    3948:			; <UNDEFINED> instruction: 0xf8d344fe
    394c:	andls	r4, r4, r4, lsr #2
    3950:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3954:	ldrdgt	pc, [r0], -ip
    3958:	andsgt	pc, ip, sp, asr #17
    395c:	stceq	0, cr15, [r0], {79}	; 0x4f
    3960:	andne	lr, r5, #3358720	; 0x334000
    3964:			; <UNDEFINED> instruction: 0xf8d3b12c
    3968:	bllt	14cfdb0 <__assert_fail@plt+0x14cd64c>
    396c:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    3970:	ldmdbmi	ip, {r0, sp, lr, pc}
    3974:	cfldrsmi	mvf4, [ip], {121}	; 0x79
    3978:	bmi	70c580 <__assert_fail@plt+0x709e1c>
    397c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    3980:	ldrbtmi	r4, [sl], #-770	; 0xfffffcfe
    3984:	andls	sl, r0, #4, 24	; 0x400
    3988:	strls	r4, [r1], #-1562	; 0xfffff9e6
    398c:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    3990:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    3994:	ldrdcc	pc, [r8, -r3]
    3998:	strmi	r2, [r4], -r1, lsl #22
    399c:	ldmiblt	r8, {r1, r2, r8, sl, fp, ip, lr, pc}
    39a0:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    39a4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    39a8:	ldc2l	0, cr15, [sl, #8]!
    39ac:	blmi	2d6200 <__assert_fail@plt+0x2d3a9c>
    39b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39b4:	blls	1dda24 <__assert_fail@plt+0x1db2c0>
    39b8:	qaddle	r4, sl, r9
    39bc:	andlt	r4, r8, r0, lsr #12
    39c0:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    39c4:			; <UNDEFINED> instruction: 0xe7d64479
    39c8:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    39cc:	strb	r4, [r9, r1, lsl #12]!
    39d0:	bl	fe6c19d0 <__assert_fail@plt+0xfe6bf26c>
    39d4:	andeq	sp, r1, r8, ror r8
    39d8:	andeq	sp, r1, r8, asr #7
    39dc:			; <UNDEFINED> instruction: 0x000002b4
    39e0:	andeq	r9, r0, r2, lsr #30
    39e4:	andeq	r9, r0, ip, ror #29
    39e8:	andeq	r0, r0, r5, asr #3
    39ec:	andeq	r0, r0, pc, ror r0
    39f0:	andeq	sp, r1, r2, lsr #16
    39f4:	strdeq	r9, [r0], -sl
    39f8:	strdeq	r9, [r0], -lr
    39fc:	andeq	sp, r1, r0, ror #6
    3a00:	andeq	r9, r0, r8, lsr #29
    3a04:			; <UNDEFINED> instruction: 0x4605b538
    3a08:	strmi	r4, [r8], -ip, lsl #12
    3a0c:	andcs	r4, sl, #557056	; 0x88000
    3a10:			; <UNDEFINED> instruction: 0xf7fe4479
    3a14:	ldmdblt	r8, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    3a18:			; <UNDEFINED> instruction: 0xf0137aa3
    3a1c:	ldrsbtle	r0, [r3], -pc
    3a20:	andcs	r4, r8, #491520	; 0x78000
    3a24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3a28:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3a2c:	bvc	8f1e94 <__assert_fail@plt+0x8ef730>
    3a30:	svceq	0x00dff013
    3a34:	ldmdbmi	sl, {r0, r5, ip, lr, pc}
    3a38:	strtmi	r2, [r0], -ip, lsl #4
    3a3c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a40:	ldmdblt	r8, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    3a44:			; <UNDEFINED> instruction: 0xf0137b23
    3a48:			; <UNDEFINED> instruction: 0xd0160fdf
    3a4c:	andcs	r4, lr, #344064	; 0x54000
    3a50:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3a54:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3a58:	blvc	fe8f1ec0 <__assert_fail@plt+0xfe8ef75c>
    3a5c:	svceq	0x00dff013
    3a60:	ldmdbmi	r1, {r0, r1, r3, ip, lr, pc}
    3a64:	andcs	r2, r0, r5, lsl #4
    3a68:			; <UNDEFINED> instruction: 0xf7fe4479
    3a6c:	strtmi	lr, [r1], -r8, asr #22
    3a70:	ldc2	0, cr15, [r6, #8]
    3a74:	andsne	pc, r9, r0, asr #4
    3a78:	andcs	fp, r0, #56, 26	; 0xe00
    3a7c:	ldrmi	r6, [r1], -r8, lsr #16
    3a80:	ldrhtmi	lr, [r8], -sp
    3a84:	ldcllt	7, cr15, [r4], {254}	; 0xfe
    3a88:	andne	lr, r1, #3489792	; 0x354000
    3a8c:	pop	{r3, r5, fp, sp, lr}
    3a90:			; <UNDEFINED> instruction: 0xf7fe4038
    3a94:	svclt	0x0000bccd
    3a98:			; <UNDEFINED> instruction: 0x00009eb0
    3a9c:	andeq	r9, r0, r6, lsr #29
    3aa0:	muleq	r0, ip, lr
    3aa4:	muleq	r0, r6, lr
    3aa8:	muleq	r0, r0, lr
    3aac:	ldmdacs	r0!, {r0, fp, ip, sp}
    3ab0:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3ab4:	ldmdbne	fp, {ip, sp, lr, pc}
    3ab8:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    3abc:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    3ac0:	ldmdbne	r6!, {r0, r1, r4, r5, r8, fp, ip}
    3ac4:	stmdbne	r1!, {r0, r3, r4, r8, fp, ip}
    3ac8:	ldmdbne	r9, {r0, r2, r3, r5, r8, fp, ip}
    3acc:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    3ad0:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    3ad4:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    3ad8:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    3adc:	stmdbne	r4!, {r0, r3, r4, r8, r9, fp, ip}
    3ae0:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    3ae4:	eoreq	r1, sl, r9, lsl r9
    3ae8:	ldrbmi	r2, [r0, -r0]!
    3aec:	andcs	r4, r5, #229376	; 0x38000
    3af0:	ldrbtmi	r2, [r9], #-0
    3af4:	bllt	41af4 <__assert_fail@plt+0x3f390>
    3af8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    3afc:	stmdbmi	ip, {r4, r5, r6, r8, r9, sl, lr}
    3b00:	andcs	r2, r0, r5, lsl #4
    3b04:			; <UNDEFINED> instruction: 0xf7fe4479
    3b08:	stmdami	sl, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}
    3b0c:			; <UNDEFINED> instruction: 0x47704478
    3b10:	andcs	r4, r5, #147456	; 0x24000
    3b14:	ldrbtmi	r2, [r9], #-0
    3b18:	blt	ffbc1b18 <__assert_fail@plt+0xffbbf3b4>
    3b1c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    3b20:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    3b24:			; <UNDEFINED> instruction: 0x47704478
    3b28:	andeq	r9, r0, lr, lsl #29
    3b2c:	andeq	r9, r0, r6, lsr lr
    3b30:	andeq	r9, r0, r0, asr #29
    3b34:	andeq	r9, r0, r0, lsr lr
    3b38:	andeq	r9, r0, r6, asr #28
    3b3c:	strdeq	r9, [r0], -r6
    3b40:	andeq	r9, r0, r0, lsr lr
    3b44:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    3b48:	ldrdcc	pc, [r8, -r3]
    3b4c:			; <UNDEFINED> instruction: 0xdc012b02
    3b50:	ldrbmi	r2, [r0, -r0]!
    3b54:			; <UNDEFINED> instruction: 0x460cb510
    3b58:	andcs	r4, r5, #98304	; 0x18000
    3b5c:	ldrbtmi	r2, [r9], #-0
    3b60:	b	ff341b60 <__assert_fail@plt+0xff33f3fc>
    3b64:			; <UNDEFINED> instruction: 0xf0024621
    3b68:	andcs	pc, r0, fp, lsl sp	; <UNPREDICTABLE>
    3b6c:	svclt	0x0000bd10
    3b70:	andeq	sp, r1, lr, ror #12
    3b74:	andeq	r9, r0, sl, asr #30
    3b78:	svcmi	0x00f8e92d
    3b7c:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    3b80:			; <UNDEFINED> instruction: 0x4114f8d3
    3b84:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
    3b88:	cmple	r6, r0, lsl #24
    3b8c:	strmi	r4, [sl], r1, lsl #13
    3b90:	biclt	r4, r0, #154140672	; 0x9300000
    3b94:	blx	fe241b9a <__assert_fail@plt+0xfe23f436>
    3b98:	orrlt	r4, r8, #4, 12	; 0x400000
    3b9c:	strbmi	r4, [r8], -pc, lsr #18
    3ba0:			; <UNDEFINED> instruction: 0xf7fe4479
    3ba4:	pkhtbmi	lr, r0, r2, asr #26
    3ba8:	svceq	0x0000f1b8
    3bac:	strcs	sp, [r0], -sl, asr #32
    3bb0:			; <UNDEFINED> instruction: 0x46344637
    3bb4:	strmi	lr, [r6], #-1
    3bb8:			; <UNDEFINED> instruction: 0xf507d117
    3bbc:	strtmi	r5, [r0], -r0, lsl #14
    3bc0:			; <UNDEFINED> instruction: 0x4639b334
    3bc4:	bl	1ec1bc4 <__assert_fail@plt+0x1ebf460>
    3bc8:	stmibne	r0!, {r2, r9, sl, lr}
    3bcc:	vst1.16	{d20-d22}, [pc], r3
    3bd0:	mrscs	r5, R9_usr
    3bd4:	bl	ac1bd4 <__assert_fail@plt+0xabf470>
    3bd8:	svcpl	0x0000f5b0
    3bdc:	rscle	r4, sl, #5242880	; 0x500000
    3be0:	strtmi	r4, [lr], #-1600	; 0xfffff9c0
    3be4:	b	d41be4 <__assert_fail@plt+0xd3f480>
    3be8:			; <UNDEFINED> instruction: 0xf1b9b9d8
    3bec:	andle	r0, r2, r0, lsl #30
    3bf0:			; <UNDEFINED> instruction: 0xf7fe4640
    3bf4:			; <UNDEFINED> instruction: 0xf8caec8c
    3bf8:	strcs	r4, [r0], #-0
    3bfc:	andvs	pc, r0, fp, asr #17
    3c00:	pop	{r5, r9, sl, lr}
    3c04:	bmi	5a7bec <__assert_fail@plt+0x5a5488>
    3c08:			; <UNDEFINED> instruction: 0xf8d3589b
    3c0c:	strb	r8, [fp, r0]
    3c10:			; <UNDEFINED> instruction: 0xf7fe4638
    3c14:	strmi	lr, [r4], -r4, lsl #19
    3c18:	pop	{r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3c1c:			; <UNDEFINED> instruction: 0xf7ff4ff8
    3c20:			; <UNDEFINED> instruction: 0xf7febb43
    3c24:	stmdavs	r0, {r2, r4, sl, fp, sp, lr, pc}
    3c28:	b	ff8c1c28 <__assert_fail@plt+0xff8bf4c4>
    3c2c:	strtmi	r4, [r0], -r3, lsl #12
    3c30:			; <UNDEFINED> instruction: 0xf7feb29c
    3c34:			; <UNDEFINED> instruction: 0xf1b9ea3c
    3c38:	rscle	r0, r1, r0, lsl #30
    3c3c:			; <UNDEFINED> instruction: 0xf7fe4640
    3c40:	ldrb	lr, [sp, r6, ror #24]
    3c44:	stc	7, cr15, [r2], {254}	; 0xfe
    3c48:			; <UNDEFINED> instruction: 0xf7fe6800
    3c4c:	addlt	lr, r4, #860160	; 0xd2000
    3c50:	svclt	0x0000e7d6
    3c54:	andeq	sp, r1, r6, lsr r6
    3c58:	andeq	sp, r1, sl, lsl #3
    3c5c:	andeq	r9, r0, ip, lsl pc
    3c60:	andeq	r0, r0, r4, asr #5
    3c64:	ldrlt	fp, [r8, #-305]!	; 0xfffffecf
    3c68:			; <UNDEFINED> instruction: 0xf904f004
    3c6c:	ldmdblt	r8, {r2, r9, sl, lr}
    3c70:	ldclt	0, cr2, [r8, #-0]
    3c74:	ldrbmi	r2, [r0, -r0]!
    3c78:	andcs	r4, r5, #114688	; 0x1c000
    3c7c:	ldrbtmi	r2, [r9], #-0
    3c80:	b	f41c80 <__assert_fail@plt+0xf3f51c>
    3c84:	strtmi	r4, [r0], -r5, lsl #12
    3c88:	ldc	7, cr15, [r2], #1016	; 0x3f8
    3c8c:	strtmi	r4, [r8], -r1, lsl #12
    3c90:	ldc2	0, cr15, [r8], #8
    3c94:	ldclt	0, cr2, [r8, #-0]
    3c98:	andeq	r9, r0, r2, asr #28
    3c9c:	andcs	r4, r6, r8, lsl #18
    3ca0:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    3ca4:			; <UNDEFINED> instruction: 0xf7fe4c07
    3ca8:	stmdbmi	r7, {r3, r4, r6, sl, fp, sp, lr, pc}
    3cac:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3cb0:			; <UNDEFINED> instruction: 0xf7fe4620
    3cb4:	strtmi	lr, [r0], -lr, ror #25
    3cb8:			; <UNDEFINED> instruction: 0x4010e8bd
    3cbc:	blt	18c1cbc <__assert_fail@plt+0x18bf558>
    3cc0:	andeq	fp, r0, sl, ror #24
    3cc4:			; <UNDEFINED> instruction: 0x0000a2b4
    3cc8:	muleq	r0, lr, r2
    3ccc:	tstcs	r0, r1, lsl r8
    3cd0:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    3cd4:	b	fec41cd4 <__assert_fail@plt+0xfec3f570>
    3cd8:	cmnlt	r8, r4, lsl #12
    3cdc:			; <UNDEFINED> instruction: 0xf7fe4620
    3ce0:	stmdbmi	sp, {r2, sl, fp, sp, lr, pc}
    3ce4:			; <UNDEFINED> instruction: 0x46044479
    3ce8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    3cec:	b	fe941cec <__assert_fail@plt+0xfe93f588>
    3cf0:	cmplt	r8, r3, lsl #12
    3cf4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3cf8:			; <UNDEFINED> instruction: 0xf7fe200e
    3cfc:			; <UNDEFINED> instruction: 0x4604ec5a
    3d00:	mvnle	r2, r0, lsl #16
    3d04:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3d08:	ldrmi	r4, [ip], -r0, lsr #12
    3d0c:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d10:	svclt	0x0000e7f0
    3d14:	andeq	sl, r0, lr, lsl #5
    3d18:	andeq	sl, r0, r4, lsl #5
    3d1c:	andeq	sl, r0, r6, ror r2
    3d20:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    3d24:	strmi	r4, [r4], -r1, lsl #12
    3d28:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    3d2c:	b	fe141d2c <__assert_fail@plt+0xfe13f5c8>
    3d30:	pop	{r5, r9, sl, lr}
    3d34:			; <UNDEFINED> instruction: 0xf7fe4010
    3d38:			; <UNDEFINED> instruction: 0x4770b9b7
    3d3c:	andeq	sl, r0, r6, lsr r2
    3d40:	addlt	fp, r3, r0, lsr r5
    3d44:			; <UNDEFINED> instruction: 0xf7ff9001
    3d48:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3d4c:	strmi	r2, [r4], -r5, lsl #4
    3d50:			; <UNDEFINED> instruction: 0xf7fe2000
    3d54:			; <UNDEFINED> instruction: 0x4605e9d4
    3d58:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
    3d5c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3d60:	b	1ac1d60 <__assert_fail@plt+0x1abf5fc>
    3d64:			; <UNDEFINED> instruction: 0xf7fe4620
    3d68:	strtmi	lr, [r8], -r2, lsr #19
    3d6c:	ldclt	0, cr11, [r0, #-12]!
    3d70:	andeq	sl, r0, r2, lsl #4
    3d74:	ldrbmi	lr, [r0, sp, lsr #18]!
    3d78:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
    3d7c:	blmi	ef7ed0 <__assert_fail@plt+0xef576c>
    3d80:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    3d84:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    3d88:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
    3d8c:			; <UNDEFINED> instruction: 0xf104b1c4
    3d90:	strtmi	r0, [r9], -r8
    3d94:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d98:	mvnsle	r2, r0, lsl #16
    3d9c:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    3da0:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
    3da4:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
    3da8:	ldrhle	r4, [sl, #34]!	; 0x22
    3dac:			; <UNDEFINED> instruction: 0xf04f689f
    3db0:	strbmi	r0, [r0], -r0, lsl #16
    3db4:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3db8:	ldrtmi	fp, [r8], -r7, asr #7
    3dbc:			; <UNDEFINED> instruction: 0x87f0e8bd
    3dc0:	andcs	r2, r5, r0, lsl #2
    3dc4:	bl	ff241dc4 <__assert_fail@plt+0xff23f660>
    3dc8:			; <UNDEFINED> instruction: 0xf7feb368
    3dcc:			; <UNDEFINED> instruction: 0x4680ecb4
    3dd0:	strtmi	fp, [r9], -r8, asr #6
    3dd4:			; <UNDEFINED> instruction: 0xf7fe2005
    3dd8:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
    3ddc:			; <UNDEFINED> instruction: 0xf8dfd042
    3de0:			; <UNDEFINED> instruction: 0xf8dfa090
    3de4:	ldrbtmi	r9, [sl], #144	; 0x90
    3de8:			; <UNDEFINED> instruction: 0x465144f9
    3dec:			; <UNDEFINED> instruction: 0xf7fe4648
    3df0:	andcs	lr, r5, #80, 24	; 0x5000
    3df4:	andcs	r4, r0, r1, lsr r6
    3df8:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dfc:	strmi	r4, [r7], -r1, asr #12
    3e00:			; <UNDEFINED> instruction: 0xf7fe2005
    3e04:	ldrbmi	lr, [r1], -sl, lsr #23
    3e08:			; <UNDEFINED> instruction: 0xf7fe4648
    3e0c:			; <UNDEFINED> instruction: 0xb1a4ec42
    3e10:			; <UNDEFINED> instruction: 0xf7fe200c
    3e14:	stmdacs	r0, {r5, r7, fp, sp, lr, pc}
    3e18:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
    3e1c:	strvs	lr, [r1, -r0, asr #19]
    3e20:	rsbvs	r6, r0, r3
    3e24:	andcs	lr, r0, r5, asr #15
    3e28:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e2c:	andcs	r4, r5, #51380224	; 0x3100000
    3e30:			; <UNDEFINED> instruction: 0x47f0e8bd
    3e34:			; <UNDEFINED> instruction: 0xf7fe2000
    3e38:			; <UNDEFINED> instruction: 0x4628b95f
    3e3c:	b	ff041e3c <__assert_fail@plt+0xff03f6d8>
    3e40:			; <UNDEFINED> instruction: 0xf7fe300c
    3e44:	strmi	lr, [r4], -r8, lsl #17
    3e48:	adcsle	r2, r2, r0, lsl #16
    3e4c:	strtmi	r3, [r9], -r8
    3e50:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e54:	andcs	r4, r0, #8, 22	; 0x2000
    3e58:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
    3e5c:	andsvs	r6, ip, sl, lsl r8
    3e60:	ldrb	r6, [r5, r2, lsr #32]
    3e64:			; <UNDEFINED> instruction: 0xf7fe4640
    3e68:	ldrb	lr, [pc, r2, lsr #18]
    3e6c:	andeq	sp, r1, sl, asr r5
    3e70:	andeq	sl, r0, r6, ror #2
    3e74:	andeq	sl, r0, r8, ror r1
    3e78:	andeq	sp, r1, r2, lsl #9
    3e7c:			; <UNDEFINED> instruction: 0x4604b570
    3e80:			; <UNDEFINED> instruction: 0xf4106880
    3e84:	tstle	r1, r0, lsl #6
    3e88:	vst2.8	{d22-d23}, [r0 :128], r2
    3e8c:	mvnvs	r4, r0
    3e90:	stmib	r4, {r5, r7, sp, lr}^
    3e94:	rscvs	r3, r3, r8, lsl #6
    3e98:	stmib	r4, {r1, r4, fp, sp, lr}^
    3e9c:	bcs	10acc <__assert_fail@plt+0xe368>
    3ea0:	movwcc	lr, #51652	; 0xc9c4
    3ea4:	movwcs	sp, #2939	; 0xb7b
    3ea8:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    3eac:	blcs	1e240 <__assert_fail@plt+0x1badc>
    3eb0:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    3eb4:	mvnlt	r4, lr, lsl #12
    3eb8:			; <UNDEFINED> instruction: 0x46151d99
    3ebc:	andeq	pc, r5, #79	; 0x4f
    3ec0:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    3ec4:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    3ec8:	ldclne	0, cr13, [r8], {82}	; 0x52
    3ecc:			; <UNDEFINED> instruction: 0xf113d06e
    3ed0:	rsbsle	r0, fp, ip, lsl #30
    3ed4:			; <UNDEFINED> instruction: 0xf0001dd9
    3ed8:			; <UNDEFINED> instruction: 0xf1138089
    3edc:			; <UNDEFINED> instruction: 0xf0000f0a
    3ee0:	movwcc	r8, #45205	; 0xb095
    3ee4:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    3ee8:	ldrbtmi	r2, [r9], #-0
    3eec:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ef0:	eor	r4, r7, r3, lsl #12
    3ef4:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    3ef8:	ldclne	0, cr13, [lr], {85}	; 0x55
    3efc:	andeq	pc, r5, #79	; 0x4f
    3f00:			; <UNDEFINED> instruction: 0xf113d05b
    3f04:	rsble	r0, r8, ip, lsl #30
    3f08:			; <UNDEFINED> instruction: 0xd0761d98
    3f0c:			; <UNDEFINED> instruction: 0xf0001dd9
    3f10:			; <UNDEFINED> instruction: 0xf1138084
    3f14:	eorsle	r0, r9, r8, lsl #30
    3f18:	svceq	0x0009f113
    3f1c:	addshi	pc, r1, r0
    3f20:			; <UNDEFINED> instruction: 0xf000330b
    3f24:	stmdbmi	ip, {r0, r1, r7, pc}^
    3f28:	ldrbtmi	r2, [r9], #-0
    3f2c:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f30:			; <UNDEFINED> instruction: 0xf0024629
    3f34:	and	pc, fp, r7, ror #22
    3f38:	andcs	r4, r0, r8, asr #18
    3f3c:			; <UNDEFINED> instruction: 0xf7fe4479
    3f40:			; <UNDEFINED> instruction: 0x4603e8de
    3f44:	ldrtmi	r4, [r1], -r6, asr #16
    3f48:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    3f4c:	blx	16bff5e <__assert_fail@plt+0x16bd7fa>
    3f50:	blcs	5e2e4 <__assert_fail@plt+0x5bb80>
    3f54:	movwcs	fp, #3844	; 0xf04
    3f58:	adcle	r6, r4, r3, ror #1
    3f5c:			; <UNDEFINED> instruction: 0xf7fe2002
    3f60:	stmdbmi	r0, {r1, r4, r9, fp, sp, lr, pc}^
    3f64:	ldrbtmi	r2, [r9], #-0
    3f68:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f6c:	strb	r4, [r9, r3, lsl #12]!
    3f70:	andcs	r4, r0, sp, lsr r9
    3f74:			; <UNDEFINED> instruction: 0xf7fe4479
    3f78:	strmi	lr, [r3], -r2, asr #17
    3f7c:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3f80:	ldrbtmi	r2, [r9], #-0
    3f84:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f88:	ldrb	r4, [fp, r3, lsl #12]
    3f8c:	andcs	r4, r0, r8, lsr r9
    3f90:			; <UNDEFINED> instruction: 0xf7fe4479
    3f94:			; <UNDEFINED> instruction: 0x4629e8b4
    3f98:	blx	d3ffaa <__assert_fail@plt+0xd3d846>
    3f9c:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3fa0:			; <UNDEFINED> instruction: 0xf0024478
    3fa4:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    3fa8:			; <UNDEFINED> instruction: 0xe7a6447d
    3fac:	andcs	r4, r0, r3, lsr r9
    3fb0:			; <UNDEFINED> instruction: 0xf7fe4479
    3fb4:	strmi	lr, [r3], -r4, lsr #17
    3fb8:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3fbc:	ldrbtmi	r2, [r9], #-0
    3fc0:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fc4:			; <UNDEFINED> instruction: 0xf0024629
    3fc8:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    3fcc:	andcs	r4, r0, sp, lsr #18
    3fd0:			; <UNDEFINED> instruction: 0xf7fe4479
    3fd4:			; <UNDEFINED> instruction: 0x4603e894
    3fd8:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3fdc:	ldrbtmi	r2, [r9], #-0
    3fe0:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fe4:			; <UNDEFINED> instruction: 0xf0024629
    3fe8:	ldr	pc, [r1, sp, lsl #22]!
    3fec:	andcs	r4, r0, r7, lsr #18
    3ff0:			; <UNDEFINED> instruction: 0xf7fe4479
    3ff4:	strmi	lr, [r3], -r4, lsl #17
    3ff8:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    3ffc:	ldrbtmi	r2, [r9], #-0
    4000:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4004:			; <UNDEFINED> instruction: 0xf0024629
    4008:			; <UNDEFINED> instruction: 0xe7a1fafd
    400c:	andcs	r4, r0, r1, lsr #18
    4010:			; <UNDEFINED> instruction: 0xf7fe4479
    4014:			; <UNDEFINED> instruction: 0x4603e874
    4018:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    401c:	ldrbtmi	r2, [r9], #-0
    4020:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4024:			; <UNDEFINED> instruction: 0xf0024629
    4028:	ldr	pc, [r1, sp, ror #21]
    402c:	andcs	r4, r0, fp, lsl r9
    4030:			; <UNDEFINED> instruction: 0xf7fe4479
    4034:	strmi	lr, [r1], -r4, ror #16
    4038:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    403c:	blx	ff8c004c <__assert_fail@plt+0xff8bd8e8>
    4040:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    4044:	ldrbtmi	r2, [r9], #-0
    4048:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    404c:			; <UNDEFINED> instruction: 0xf0024629
    4050:			; <UNDEFINED> instruction: 0xe77dfad9
    4054:	andeq	sl, r0, lr, ror #2
    4058:	andeq	sl, r0, r2, lsr r2
    405c:	andeq	sl, r0, r4, lsl #1
    4060:	andeq	sl, r0, lr, lsl r1
    4064:	andeq	sl, r0, r2, ror r0
    4068:	andeq	sl, r0, r0, ror r0
    406c:	andeq	sl, r0, sl, asr #1
    4070:	andeq	sl, r0, ip, ror r1
    4074:	andeq	sl, r0, r0
    4078:	strdeq	r9, [r0], -r0
    407c:	andeq	sl, r0, r8, asr #32
    4080:	strheq	sl, [r0], -r6
    4084:	andeq	sl, r0, ip, lsr r0
    4088:	strheq	sl, [r0], -lr
    408c:	andeq	sl, r0, r0, lsr r0
    4090:	andeq	sl, r0, r6, asr #1
    4094:	andeq	sl, r0, r0, lsr #32
    4098:	ldrdeq	sl, [r0], -r2
    409c:	andeq	sl, r0, ip, lsl r1
    40a0:	andeq	fp, r0, lr, lsr r3
    40a4:	andeq	sl, r0, r6, ror #1
    40a8:	svceq	0x0010f011
    40ac:	tsteq	r7, r1	; <UNPREDICTABLE>
    40b0:	mvnsmi	lr, sp, lsr #18
    40b4:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    40b8:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    40bc:	ldrmi	r4, [r4], -r6, lsl #12
    40c0:	andle	r6, r8, r1, asr #2
    40c4:	andsle	r2, fp, r4, lsl #18
    40c8:	svclt	0x001c2901
    40cc:	andcs	r6, r1, r2, lsl #3
    40d0:	pop	{r0, ip, lr, pc}
    40d4:			; <UNDEFINED> instruction: 0xf7fe81f0
    40d8:			; <UNDEFINED> instruction: 0x2100e9ba
    40dc:			; <UNDEFINED> instruction: 0x4605463a
    40e0:	eorvs	r4, r9, r0, lsr #12
    40e4:	svc	0x0068f7fd
    40e8:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    40ec:	movwcc	r3, #15105	; 0x3b01
    40f0:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    40f4:	eorle	r2, r9, r2, lsr #22
    40f8:			; <UNDEFINED> instruction: 0x200061b0
    40fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4100:			; <UNDEFINED> instruction: 0x06297815
    4104:			; <UNDEFINED> instruction: 0xf7fed40b
    4108:	stmdavs	r1, {r1, r2, r5, r8, fp, sp, lr, pc}
    410c:			; <UNDEFINED> instruction: 0xf814e003
    4110:	strteq	r5, [sl], -r1, lsl #30
    4114:			; <UNDEFINED> instruction: 0xf831d403
    4118:	ldreq	r3, [fp], #21
    411c:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    4120:			; <UNDEFINED> instruction: 0xf7fed01a
    4124:	strcs	lr, [r0, #-2452]	; 0xfffff66c
    4128:			; <UNDEFINED> instruction: 0x4629463a
    412c:	strtmi	r4, [r0], -r0, lsl #13
    4130:	andpl	pc, r0, r8, asr #17
    4134:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4138:			; <UNDEFINED> instruction: 0x300161b0
    413c:	strtmi	sp, [r8], -r2
    4140:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4144:	ldrdcc	pc, [r0], -r8
    4148:	mvnsle	r2, r2, lsr #22
    414c:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    4150:	rscscc	pc, pc, pc, asr #32
    4154:			; <UNDEFINED> instruction: 0xe7bc6133
    4158:			; <UNDEFINED> instruction: 0xf06f2200
    415c:			; <UNDEFINED> instruction: 0xf04f030b
    4160:	ldrshvs	r3, [r2, pc]!
    4164:	pop	{r0, r1, r4, r5, r8, sp, lr}
    4168:	svclt	0x000081f0
    416c:	bmi	9711ac <__assert_fail@plt+0x96ea48>
    4170:	ldrbmi	lr, [r0, sp, lsr #18]!
    4174:	blmi	930388 <__assert_fail@plt+0x92dc24>
    4178:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    417c:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    4180:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    4184:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    4188:			; <UNDEFINED> instruction: 0xf04f9301
    418c:	tstlt	ip, #0, 6
    4190:	svcmi	0x001fab0c
    4194:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    4198:	ldrbtmi	r4, [pc], #-1664	; 41a0 <__assert_fail@plt+0x1a3c>
    419c:	ldrmi	r2, [sp], -r0, lsl #12
    41a0:	and	r9, fp, r0, lsl #6
    41a4:	strbmi	r4, [r8], -r1, lsr #12
    41a8:			; <UNDEFINED> instruction: 0x46204798
    41ac:			; <UNDEFINED> instruction: 0xf7fe3504
    41b0:	strls	lr, [r0, #-2312]	; 0xfffff6f8
    41b4:	stcmi	8, cr15, [r4], {85}	; 0x55
    41b8:	cmnlt	ip, r6, lsl #8
    41bc:	blcs	1e2b0 <__assert_fail@plt+0x1bb4c>
    41c0:			; <UNDEFINED> instruction: 0xf1b8d1f0
    41c4:	andsle	r0, r5, r0, lsl #30
    41c8:			; <UNDEFINED> instruction: 0xf85a4b12
    41cc:	ldmdavs	r9, {r0, r1, ip, sp}
    41d0:			; <UNDEFINED> instruction: 0xf7fe4620
    41d4:	strb	lr, [r8, r8, lsl #21]!
    41d8:	blmi	2d6a1c <__assert_fail@plt+0x2d42b8>
    41dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41e0:	blls	5e250 <__assert_fail@plt+0x5baec>
    41e4:	qaddle	r4, sl, sl
    41e8:	andlt	r4, r3, r0, lsr r6
    41ec:			; <UNDEFINED> instruction: 0x47f0e8bd
    41f0:	ldrbmi	fp, [r0, -r3]!
    41f4:			; <UNDEFINED> instruction: 0xf85a4b09
    41f8:	ldmdavs	r9, {r0, r1, ip, sp}
    41fc:			; <UNDEFINED> instruction: 0xf7fde7e8
    4200:	svclt	0x0000ef84
    4204:	muleq	r1, r8, fp
    4208:			; <UNDEFINED> instruction: 0x000002b4
    420c:	andeq	ip, r1, lr, lsl #23
    4210:	andeq	sp, r1, r6, asr #2
    4214:			; <UNDEFINED> instruction: 0x000002b8
    4218:	andeq	ip, r1, r4, lsr fp
    421c:	andeq	r0, r0, ip, asr #5
    4220:	bmi	296e4c <__assert_fail@plt+0x2946e8>
    4224:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4228:	tstlt	r3, fp, lsl r8
    422c:	tstcs	r0, r1
    4230:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    4234:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    4238:			; <UNDEFINED> instruction: 0xf7fd6818
    423c:	blmi	173db0 <__assert_fail@plt+0x17164c>
    4240:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4244:	mrclt	7, 6, APSR_nzcv, cr6, cr13, {7}
    4248:	strheq	sp, [r1], -ip
    424c:	andeq	ip, r1, sl, ror #21
    4250:	andeq	r0, r0, ip, asr #5
    4254:			; <UNDEFINED> instruction: 0x000002b8
    4258:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    425c:			; <UNDEFINED> instruction: 0x47706018
    4260:	andeq	sp, r1, r6, lsl #1
    4264:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    4268:			; <UNDEFINED> instruction: 0x4604447b
    426c:	tstlt	fp, fp, asr r8
    4270:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    4274:	andeq	pc, sl, r4, lsr #3
    4278:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    427c:			; <UNDEFINED> instruction: 0xf000e8df
    4280:			; <UNDEFINED> instruction: 0x1c101928
    4284:	eorne	r2, r5, pc, lsl r2
    4288:	andsne	r1, r0, r0, lsl r0
    428c:	andsne	r1, r0, r0, lsl r0
    4290:	andsne	r1, r0, r0, lsl r0
    4294:	andsne	r1, r0, r0, lsl r0
    4298:	andsne	r1, r0, r0, lsl r0
    429c:			; <UNDEFINED> instruction: 0x16161010
    42a0:	ldclt	0, cr2, [r0, #-0]
    42a4:			; <UNDEFINED> instruction: 0x4010e8bd
    42a8:	blt	17402c8 <__assert_fail@plt+0x173db64>
    42ac:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    42b0:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    42b4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    42b8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    42bc:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    42c0:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    42c4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    42c8:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    42cc:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    42d0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    42d4:	svclt	0x0000bd10
    42d8:	andeq	sp, r1, r8, ror r0
    42dc:	andeq	fp, r0, lr, asr r6
    42e0:	andeq	r9, r0, r0, asr #29
    42e4:	andeq	sl, r0, r2, asr #3
    42e8:	andeq	sl, r0, r8, lsl #3
    42ec:	andeq	sl, r0, r6, lsl #2
    42f0:	andeq	r9, r0, ip, lsr #29
    42f4:	andeq	sl, r0, lr, lsr #3
    42f8:	andcs	fp, fp, r0, lsr r5
    42fc:			; <UNDEFINED> instruction: 0xf7ffb083
    4300:	andcs	pc, r0, #708	; 0x2c4
    4304:	ldrmi	r4, [r0], -r1, lsl #12
    4308:			; <UNDEFINED> instruction: 0xff30f7ff
    430c:			; <UNDEFINED> instruction: 0xf7ff200c
    4310:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    4314:	strmi	r4, [r2], -lr, lsr #22
    4318:	andcs	r4, r0, lr, lsr #18
    431c:	andls	r4, r0, fp, ror r4
    4320:			; <UNDEFINED> instruction: 0xf7ff4479
    4324:	andcs	pc, sp, r3, lsr #30
    4328:			; <UNDEFINED> instruction: 0xf7ff4d2b
    432c:	blmi	b041a0 <__assert_fail@plt+0xb01a3c>
    4330:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    4334:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    4338:			; <UNDEFINED> instruction: 0x46024479
    433c:	andls	r2, r0, r0
    4340:			; <UNDEFINED> instruction: 0xff14f7ff
    4344:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    4348:			; <UNDEFINED> instruction: 0xff8cf7ff
    434c:	strtmi	r2, [sl], -r0, lsl #6
    4350:	ldrmi	r4, [r8], -r1, lsl #12
    4354:			; <UNDEFINED> instruction: 0xf7ffb109
    4358:	ldccs	15, cr15, [lr], {9}
    435c:	strdcs	sp, [lr], -r2
    4360:			; <UNDEFINED> instruction: 0xff80f7ff
    4364:			; <UNDEFINED> instruction: 0xb1284601
    4368:	movwcs	r4, #2590	; 0xa1e
    436c:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    4370:	mrc2	7, 7, pc, cr12, cr15, {7}
    4374:			; <UNDEFINED> instruction: 0xf7ff200a
    4378:			; <UNDEFINED> instruction: 0x4601ff75
    437c:	bmi	6b0824 <__assert_fail@plt+0x6ae0c0>
    4380:	ldrmi	r2, [r8], -r0, lsl #6
    4384:			; <UNDEFINED> instruction: 0xf7ff447a
    4388:	strdcs	pc, [pc], -r1
    438c:			; <UNDEFINED> instruction: 0xff6af7ff
    4390:	tstlt	r8, r1, lsl #12
    4394:	ldrmi	r2, [r0], -r0, lsl #4
    4398:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    439c:			; <UNDEFINED> instruction: 0xf7ff2012
    43a0:	strmi	pc, [r1], -r1, ror #30
    43a4:	andcs	fp, r0, #24, 2
    43a8:			; <UNDEFINED> instruction: 0xf7ff4610
    43ac:			; <UNDEFINED> instruction: 0x4620fedf
    43b0:			; <UNDEFINED> instruction: 0xf7ff3401
    43b4:	andcs	pc, r0, #348	; 0x15c
    43b8:	ldrmi	r4, [r0], -r1, lsl #12
    43bc:			; <UNDEFINED> instruction: 0xf7ffb109
    43c0:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    43c4:	strdcs	sp, [r0], -r3
    43c8:	pop	{r0, r1, ip, sp, pc}
    43cc:			; <UNDEFINED> instruction: 0xe7274030
    43d0:			; <UNDEFINED> instruction: 0x0000a1b4
    43d4:			; <UNDEFINED> instruction: 0x0000a1b4
    43d8:	andeq	r9, r0, r6, lsl #15
    43dc:	andeq	r9, r0, r4, lsl #15
    43e0:	muleq	r0, r4, r2
    43e4:	andeq	r9, r0, sl, asr #14
    43e8:	andeq	r9, r0, r4, lsr r7
    43ec:	svcmi	0x00f0e92d
    43f0:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    43f4:			; <UNDEFINED> instruction: 0xf8df8b02
    43f8:			; <UNDEFINED> instruction: 0xf8df2420
    43fc:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    4400:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    4404:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    4408:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    440c:	movwls	r6, #30747	; 0x781b
    4410:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4414:			; <UNDEFINED> instruction: 0xff70f7ff
    4418:	strtmi	r2, [r1], -r0, lsl #4
    441c:			; <UNDEFINED> instruction: 0xf7ff4610
    4420:	eorcs	pc, sl, r5, lsr #29
    4424:			; <UNDEFINED> instruction: 0xff1ef7ff
    4428:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    442c:			; <UNDEFINED> instruction: 0xf0002b31
    4430:	strhtcs	r8, [r9], -r4
    4434:			; <UNDEFINED> instruction: 0xff16f7ff
    4438:	movwcs	r4, #2810	; 0xafa
    443c:			; <UNDEFINED> instruction: 0x4601447a
    4440:			; <UNDEFINED> instruction: 0xf7ff4618
    4444:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    4448:	eorsle	r2, r4, r0, lsl #22
    444c:			; <UNDEFINED> instruction: 0xb32a683a
    4450:			; <UNDEFINED> instruction: 0x2600463c
    4454:			; <UNDEFINED> instruction: 0xf893e018
    4458:			; <UNDEFINED> instruction: 0xf1b88000
    445c:	andsle	r0, r0, r0, asr #30
    4460:	svc	0x00aef7fd
    4464:	svceq	0x007cf1b8
    4468:			; <UNDEFINED> instruction: 0xf0004605
    446c:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    4470:	movwcs	fp, #8148	; 0x1fd4
    4474:	adcsmi	r2, r5, #0, 6
    4478:	movwcs	fp, #4056	; 0xfd8
    447c:	svclt	0x00182b00
    4480:			; <UNDEFINED> instruction: 0xf854462e
    4484:	cmnlt	r3, #16, 30	; 0x40
    4488:	stmdacs	r0, {r5, r6, fp, sp, lr}
    448c:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    4490:	mvnle	r2, r0, lsl #22
    4494:	svc	0x0094f7fd
    4498:	strb	r4, [r8, r5, lsl #12]!
    449c:	blcs	1022510 <__assert_fail@plt+0x101fdac>
    44a0:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    44a4:	ldreq	r9, [fp], r3, lsl #22
    44a8:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    44ac:	ldrmi	r2, [r0], -r0, lsl #4
    44b0:			; <UNDEFINED> instruction: 0xf7ff4479
    44b4:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    44b8:	mrc2	7, 6, pc, cr4, cr15, {7}
    44bc:	cmplt	r0, r4, lsl #12
    44c0:	andcs	r4, r0, #3571712	; 0x368000
    44c4:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    44c8:	mrc2	7, 2, pc, cr0, cr15, {7}
    44cc:	strtmi	r2, [r1], -r0, lsl #4
    44d0:			; <UNDEFINED> instruction: 0xf7ff4610
    44d4:	andcs	pc, r0, fp, asr #28
    44d8:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    44dc:			; <UNDEFINED> instruction: 0xf7fd2000
    44e0:	ldmvs	fp!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    44e4:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    44e8:			; <UNDEFINED> instruction: 0xf0402b40
    44ec:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    44f0:	sbcsle	r2, r7, r0, lsl #22
    44f4:	ldrcc	r4, [r0, -lr, asr #23]
    44f8:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    44fc:	movwls	r4, #17531	; 0x447b
    4500:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    4504:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    4508:	ldrbtmi	r4, [sl], #1147	; 0x47b
    450c:	bcc	43fd34 <__assert_fail@plt+0x43d5d0>
    4510:	stcne	8, cr15, [r4], {87}	; 0x57
    4514:	andcs	r2, r0, r5, lsl #4
    4518:	ldcl	7, cr15, [r0, #1012]!	; 0x3f4
    451c:			; <UNDEFINED> instruction: 0xf922f006
    4520:	tstlt	r8, r4, lsl #12
    4524:	blcs	1022538 <__assert_fail@plt+0x101fdd4>
    4528:	addshi	pc, r4, r0
    452c:	ldcne	8, cr15, [r0], {87}	; 0x57
    4530:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    4534:	andsne	pc, r8, sp, lsl #17
    4538:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    453c:	movwcs	r4, #2496	; 0x9c0
    4540:			; <UNDEFINED> instruction: 0x464a4618
    4544:			; <UNDEFINED> instruction: 0xf88d4479
    4548:			; <UNDEFINED> instruction: 0xf7ff3019
    454c:			; <UNDEFINED> instruction: 0xf857fe0f
    4550:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    4554:			; <UNDEFINED> instruction: 0xf0002b00
    4558:			; <UNDEFINED> instruction: 0xf85780a3
    455c:			; <UNDEFINED> instruction: 0xf04f2c10
    4560:	strbmi	r0, [r0], -r0, lsl #16
    4564:			; <UNDEFINED> instruction: 0xf5b24649
    4568:	bmi	feda4370 <__assert_fail@plt+0xfeda1c0c>
    456c:	andhi	pc, r0, sp, asr #17
    4570:	svclt	0x00b4447a
    4574:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    4578:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    457c:	andshi	pc, r9, sp, lsl #17
    4580:	andsgt	pc, r8, sp, lsl #17
    4584:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    4588:	tstlt	ip, r5, lsl #8
    458c:	blcs	1f22620 <__assert_fail@plt+0x1f1febc>
    4590:	adcshi	pc, r3, r0
    4594:	andcs	r4, r0, #172, 18	; 0x2b0000
    4598:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    459c:			; <UNDEFINED> instruction: 0xf7ff4479
    45a0:	adcsmi	pc, r5, #14656	; 0x3940
    45a4:			; <UNDEFINED> instruction: 0xf8dfda0a
    45a8:	ldrbtmi	r8, [r8], #676	; 0x2a4
    45ac:	strcc	r2, [r1, #-512]	; 0xfffffe00
    45b0:			; <UNDEFINED> instruction: 0x46414610
    45b4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    45b8:	ldrhle	r4, [r7, #37]!	; 0x25
    45bc:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    45c0:	ldrmi	r2, [r0], -r0, lsl #4
    45c4:			; <UNDEFINED> instruction: 0xf7ff4479
    45c8:			; <UNDEFINED> instruction: 0xf857fdd1
    45cc:	blcs	13214 <__assert_fail@plt+0x10ab0>
    45d0:			; <UNDEFINED> instruction: 0xe767d19e
    45d4:	andcs	r4, r0, #2605056	; 0x27c000
    45d8:			; <UNDEFINED> instruction: 0xf10d4610
    45dc:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    45e0:			; <UNDEFINED> instruction: 0xf7ff2503
    45e4:			; <UNDEFINED> instruction: 0xf857fdc3
    45e8:	blcs	13620 <__assert_fail@plt+0x10ebc>
    45ec:			; <UNDEFINED> instruction: 0xe7dad1b5
    45f0:	blcs	22684 <__assert_fail@plt+0x1ff20>
    45f4:	adcsmi	fp, r5, #24, 30	; 0x60
    45f8:	adcshi	pc, sp, r0, lsl #6
    45fc:	sbcsle	r2, lr, r0, lsl #22
    4600:			; <UNDEFINED> instruction: 0xf04f2b0a
    4604:	tstle	r7, r0, lsl #10
    4608:	blcs	2279c <__assert_fail@plt+0x20038>
    460c:	andcs	sp, r0, #215	; 0xd7
    4610:			; <UNDEFINED> instruction: 0x46104659
    4614:			; <UNDEFINED> instruction: 0xf7ff4690
    4618:	andcs	pc, r0, #10816	; 0x2a40
    461c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4620:			; <UNDEFINED> instruction: 0x46514610
    4624:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    4628:	ldrhle	r4, [r6, #80]!	; 0x50
    462c:	strcc	r7, [r1], #-2147	; 0xfffff79d
    4630:	sbcle	r2, r4, r0, lsl #22
    4634:	rscle	r2, r7, sl, lsl #22
    4638:	stmdbge	r6, {r9, sp}
    463c:			; <UNDEFINED> instruction: 0xf88d4610
    4640:			; <UNDEFINED> instruction: 0xf88d3018
    4644:			; <UNDEFINED> instruction: 0xf7ff5019
    4648:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    464c:	blcs	11658 <__assert_fail@plt+0xeef4>
    4650:			; <UNDEFINED> instruction: 0xe7b4d1f0
    4654:	blcs	22768 <__assert_fail@plt+0x20004>
    4658:			; <UNDEFINED> instruction: 0xf8dfd0b7
    465c:	blcs	2a8e54 <__assert_fail@plt+0x2a66f0>
    4660:	streq	pc, [r1], #-260	; 0xfffffefc
    4664:	ldrbtmi	sl, [r9], #3334	; 0xd06
    4668:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    466c:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    4670:	adcle	r2, r4, r0, lsl #22
    4674:	strbmi	r2, [r9], -r0, lsl #4
    4678:			; <UNDEFINED> instruction: 0xf7ff4610
    467c:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    4680:	blcs	1168c <__assert_fail@plt+0xef28>
    4684:	blcs	2b88f8 <__assert_fail@plt+0x2b6194>
    4688:	andcs	sp, r0, #241	; 0xf1
    468c:	ldrmi	r4, [r0], -r9, lsr #12
    4690:	andscc	pc, r8, sp, lsl #17
    4694:	andshi	pc, r9, sp, lsl #17
    4698:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    469c:	strb	r7, [pc, r3, ror #16]!
    46a0:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    46a4:			; <UNDEFINED> instruction: 0xf0002a7c
    46a8:	strcs	r8, [r3, #-139]	; 0xffffff75
    46ac:			; <UNDEFINED> instruction: 0x260ae77b
    46b0:	movwcs	r4, #2666	; 0xa6a
    46b4:	ldrmi	r4, [r8], -sl, ror #18
    46b8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    46bc:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    46c0:			; <UNDEFINED> instruction: 0xf007e715
    46c4:	stmiavs	r3!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    46c8:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    46cc:	andle	r2, r7, sp, lsr fp
    46d0:			; <UNDEFINED> instruction: 0xf1052b7c
    46d4:			; <UNDEFINED> instruction: 0xf43f0501
    46d8:	blcs	30208 <__assert_fail@plt+0x2daa4>
    46dc:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    46e0:			; <UNDEFINED> instruction: 0xf003b120
    46e4:	blcs	fe0055ec <__assert_fail@plt+0xfe002e88>
    46e8:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    46ec:	svccc	0x0001f812
    46f0:	svclt	0x00182b00
    46f4:	mvnsle	r2, ip, ror fp
    46f8:			; <UNDEFINED> instruction: 0xf894e6b9
    46fc:	stclne	0, cr12, [r3], #-4
    4700:			; <UNDEFINED> instruction: 0xf1bc9305
    4704:			; <UNDEFINED> instruction: 0xd1200f3d
    4708:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    470c:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    4710:	andcs	r2, r0, #0, 10
    4714:	ldrmi	r4, [r0], -r9, asr #12
    4718:	andsgt	pc, r8, sp, lsl #17
    471c:	andspl	pc, r9, sp, lsl #17
    4720:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    4724:	andeq	lr, r8, r4, lsl #22
    4728:			; <UNDEFINED> instruction: 0xf8184643
    472c:			; <UNDEFINED> instruction: 0xf1bccb01
    4730:	svclt	0x00180f00
    4734:	svceq	0x007cf1bc
    4738:	strmi	sp, [r5], -fp, ror #3
    473c:			; <UNDEFINED> instruction: 0xf1bc461c
    4740:			; <UNDEFINED> instruction: 0xf43f0f00
    4744:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    4748:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    474c:	strbmi	r4, [r0], -r2, asr #12
    4750:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    4754:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    4758:	mulgt	r1, r4, r8
    475c:			; <UNDEFINED> instruction: 0xf1bc9b05
    4760:	andle	r0, r2, ip, ror pc
    4764:	svceq	0x0000f1bc
    4768:	ldrmi	sp, [ip], -lr, asr #3
    476c:	svceq	0x0000f1bc
    4770:	svcge	0x0010f43f
    4774:	andcs	lr, r0, #60555264	; 0x39c0000
    4778:	ldrmi	r9, [r0], -r4, lsl #18
    477c:			; <UNDEFINED> instruction: 0xf7ff4615
    4780:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    4784:	andcs	r8, r0, #16, 20	; 0x10000
    4788:	ldrmi	r3, [r0], -r1, lsl #10
    478c:			; <UNDEFINED> instruction: 0xf7ff4641
    4790:	adcsmi	pc, r5, #60672	; 0xed00
    4794:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4798:	eorcs	lr, r8, r0, lsr r7
    479c:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    47a0:	strmi	r2, [r5], -r0, lsl #4
    47a4:	andcs	r4, r1, r1, lsl #12
    47a8:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    47ac:	blcs	22860 <__assert_fail@plt+0x200fc>
    47b0:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    47b4:	andcs	r4, r0, #34603008	; 0x2100000
    47b8:			; <UNDEFINED> instruction: 0xf7ff2001
    47bc:			; <UNDEFINED> instruction: 0xe638fcd7
    47c0:	ldrmi	r4, [sl], -r9, lsr #18
    47c4:			; <UNDEFINED> instruction: 0xf1044618
    47c8:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    47cc:	streq	pc, [r3], #-452	; 0xfffffe3c
    47d0:	stc2l	7, cr15, [ip], {255}	; 0xff
    47d4:	blcs	1f3c80c <__assert_fail@plt+0x1f3a0a8>
    47d8:	andcs	sp, r0, #24
    47dc:	ldrmi	r4, [r0], -r9, asr #12
    47e0:	andscc	pc, r8, sp, lsl #17
    47e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    47e8:	andscc	pc, r9, sp, lsl #17
    47ec:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    47f0:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    47f4:			; <UNDEFINED> instruction: 0xf8184642
    47f8:	blcs	13404 <__assert_fail@plt+0x10ca0>
    47fc:	ldrmi	sp, [r4], -fp, ror #3
    4800:	stccc	8, cr15, [ip], {87}	; 0x57
    4804:			; <UNDEFINED> instruction: 0xf47f2b00
    4808:	strb	sl, [sl], r8, lsr #29
    480c:	blcs	16284 <__assert_fail@plt+0x13b20>
    4810:			; <UNDEFINED> instruction: 0x4644d0f5
    4814:	svclt	0x0000e7f4
    4818:	andeq	ip, r1, r2, lsl r9
    481c:			; <UNDEFINED> instruction: 0x000002b4
    4820:			; <UNDEFINED> instruction: 0x000096b2
    4824:	andeq	r9, r0, ip, ror r6
    4828:	andeq	sl, r0, r0, asr #32
    482c:	strdeq	r9, [r0], -r2
    4830:			; <UNDEFINED> instruction: 0x000095bc
    4834:			; <UNDEFINED> instruction: 0x000095b6
    4838:	andeq	sl, r0, r4, asr #1
    483c:	andeq	sl, r0, r2, asr #1
    4840:	andeq	r9, r0, r0, lsr #31
    4844:	andeq	r9, r0, ip, ror pc
    4848:	andeq	r9, r0, ip, asr #30
    484c:	andeq	sl, r0, r2, lsr #32
    4850:	strdeq	r9, [r0], -r4
    4854:	andeq	r9, r0, sl, lsl #30
    4858:	andeq	r9, r0, r2, asr r4
    485c:	andeq	r9, r0, r0, lsl #8
    4860:	andeq	r9, r0, lr, lsl lr
    4864:	andeq	r9, r0, sl, ror lr
    4868:	andeq	r9, r0, r2, lsl #28
    486c:	svcmi	0x00f0e92d
    4870:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    4874:	strmi	r8, [r4], -r2, lsl #22
    4878:			; <UNDEFINED> instruction: 0x56c8f8df
    487c:	addslt	r4, sp, sp, ror r4
    4880:	ldreq	pc, [r0, -r5, lsl #2]
    4884:	bge	42f4bc <__assert_fail@plt+0x42cd58>
    4888:			; <UNDEFINED> instruction: 0xf1059307
    488c:	andls	r0, r8, #32, 16	; 0x200000
    4890:	logeqs	f7, #5.0
    4894:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    4898:	cfmv64hrls	mvdx7, r3
    489c:	eor	pc, r4, sp, asr #17
    48a0:	andsgt	pc, r0, sp, asr #17
    48a4:	andeq	lr, pc, r6, lsl #17
    48a8:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    48ac:	mcrls	15, 0, sl, cr8, cr8, {0}
    48b0:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    48b4:	ldm	r8, {r0, r1, r2, r3}
    48b8:	cdpls	0, 0, cr0, cr9, cr15, {0}
    48bc:	andeq	lr, pc, r6, lsl #17
    48c0:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    48c4:	ldrdls	pc, [r0], -ip
    48c8:	andeq	lr, pc, r7, lsl #17
    48cc:	svceq	0x0000f1b9
    48d0:	cmnhi	ip, r0	; <UNPREDICTABLE>
    48d4:	movwls	r2, #21248	; 0x5300
    48d8:			; <UNDEFINED> instruction: 0x4699461d
    48dc:			; <UNDEFINED> instruction: 0xf10c9306
    48e0:	movwls	r0, #14864	; 0x3a10
    48e4:			; <UNDEFINED> instruction: 0x3660f8df
    48e8:			; <UNDEFINED> instruction: 0x8660f8df
    48ec:			; <UNDEFINED> instruction: 0xf8df447b
    48f0:	ldrbtmi	fp, [r8], #1632	; 0x660
    48f4:	bcc	44011c <__assert_fail@plt+0x43d9b8>
    48f8:			; <UNDEFINED> instruction: 0x3658f8df
    48fc:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    4900:	ands	r9, sp, sl, lsl #6
    4904:			; <UNDEFINED> instruction: 0x46384659
    4908:	bl	10c2904 <__assert_fail@plt+0x10c01a0>
    490c:			; <UNDEFINED> instruction: 0xf0002800
    4910:	mrc	0, 0, r8, cr8, cr7, {4}
    4914:			; <UNDEFINED> instruction: 0x46381a10
    4918:	bl	ec2914 <__assert_fail@plt+0xec01b0>
    491c:			; <UNDEFINED> instruction: 0xf0002800
    4920:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    4924:			; <UNDEFINED> instruction: 0xf7fd4638
    4928:	blls	17f600 <__assert_fail@plt+0x17ce9c>
    492c:	svclt	0x00082800
    4930:	movwls	r2, #21249	; 0x5301
    4934:	blcs	442aa4 <__assert_fail@plt+0x440340>
    4938:	stfeqd	f7, [r1], {5}
    493c:			; <UNDEFINED> instruction: 0x4665b19a
    4940:	stcvc	8, cr15, [ip], {90}	; 0x5a
    4944:	svccs	0x00004656
    4948:			; <UNDEFINED> instruction: 0x4641d0f4
    494c:			; <UNDEFINED> instruction: 0xf7fd4638
    4950:	stmdacs	r0, {r5, r8, r9, fp, sp, lr, pc}
    4954:			; <UNDEFINED> instruction: 0xf85ad1d6
    4958:	movwcs	r2, #6928	; 0x1b10
    495c:	stfeqd	f7, [r1], {5}
    4960:	bcs	29574 <__assert_fail@plt+0x26e10>
    4964:	blls	f9118 <__assert_fail@plt+0xf69b4>
    4968:			; <UNDEFINED> instruction: 0xf0002b00
    496c:			; <UNDEFINED> instruction: 0xf1b980cb
    4970:	tstle	ip, r0, lsl #30
    4974:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4978:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    497c:	blls	2295c8 <__assert_fail@plt+0x226e64>
    4980:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    4984:	stfeqd	f7, [r1], {12}
    4988:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    498c:	blls	1849d0 <__assert_fail@plt+0x18226c>
    4990:			; <UNDEFINED> instruction: 0xf8dfb963
    4994:	bls	1120bc <__assert_fail@plt+0x10f958>
    4998:	tstls	r5, #2063597568	; 0x7b000000
    499c:	bl	ab5c8 <__assert_fail@plt+0xa8e64>
    49a0:			; <UNDEFINED> instruction: 0xf10c150c
    49a4:	blgt	3c79b0 <__assert_fail@plt+0x3c524c>
    49a8:	andeq	lr, pc, r5, lsl #17
    49ac:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    49b0:	strcc	pc, [ip, #2271]!	; 0x8df
    49b4:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    49b8:	blls	2e9624 <__assert_fail@plt+0x2e6ec0>
    49bc:			; <UNDEFINED> instruction: 0x1c0ceb02
    49c0:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    49c4:	andcs	r0, r0, #15
    49c8:			; <UNDEFINED> instruction: 0x46204611
    49cc:	blx	15c29d0 <__assert_fail@plt+0x15c026c>
    49d0:	ldrdlt	pc, [r0], -r4
    49d4:			; <UNDEFINED> instruction: 0x901cf8d4
    49d8:			; <UNDEFINED> instruction: 0xf8db6863
    49dc:			; <UNDEFINED> instruction: 0xf8cd8000
    49e0:			; <UNDEFINED> instruction: 0xf1b8b00c
    49e4:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    49e8:	svclt	0x00189305
    49ec:			; <UNDEFINED> instruction: 0xf1b92201
    49f0:	svclt	0x00180f00
    49f4:	mrslt	r2, (UNDEF: 98)
    49f8:	ldrbeq	r6, [r2], r2, lsr #17
    49fc:	addhi	pc, sp, r0, lsl #2
    4a00:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4a04:			; <UNDEFINED> instruction: 0xf04f3704
    4a08:			; <UNDEFINED> instruction: 0xf1b80901
    4a0c:	rsbsle	r0, r2, r0, lsl #30
    4a10:	ldmdavs	sp!, {r0, r8, sp}
    4a14:	adcvs	r6, r5, #417792	; 0x66000
    4a18:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    4a1c:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    4a20:			; <UNDEFINED> instruction: 0x6123bf08
    4a24:	blls	f901c <__assert_fail@plt+0xf68b8>
    4a28:	andhi	pc, r0, r3, asr #17
    4a2c:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    4a30:			; <UNDEFINED> instruction: 0xf8c4601f
    4a34:	andslt	r9, sp, ip, lsl r0
    4a38:	blhi	bfd34 <__assert_fail@plt+0xbd5d0>
    4a3c:	svchi	0x00f0e8bd
    4a40:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a44:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4a48:	andle	r2, r7, sp, lsr #20
    4a4c:	bcs	1f2dc <__assert_fail@plt+0x1cb78>
    4a50:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    4a54:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    4a58:	ldrb	r6, [sl, r1, ror #4]
    4a5c:	bcs	b62c0c <__assert_fail@plt+0xb604a8>
    4a60:	bcs	38b3c <__assert_fail@plt+0x363d8>
    4a64:	bls	138e34 <__assert_fail@plt+0x1366d0>
    4a68:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    4a6c:	tstls	r7, r1, lsl r8
    4a70:	svceq	0x0000f1ba
    4a74:	subshi	pc, lr, #64	; 0x40
    4a78:			; <UNDEFINED> instruction: 0xf04f68a2
    4a7c:	bl	147a88 <__assert_fail@plt+0x145324>
    4a80:			; <UNDEFINED> instruction: 0xf8c4000c
    4a84:	ldreq	ip, [r2], r0, lsr #32
    4a88:			; <UNDEFINED> instruction: 0xf1409006
    4a8c:	stmdbls	r7, {r0, r2, r5, r7, pc}
    4a90:			; <UNDEFINED> instruction: 0xf0002900
    4a94:	bls	1251f4 <__assert_fail@plt+0x122a90>
    4a98:	strmi	r9, [r6], -r9, lsl #12
    4a9c:	ldrbmi	r9, [r5], -sl, lsl #10
    4aa0:	ldrmi	r9, [sl], r8, lsl #8
    4aa4:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    4aa8:	ldrtmi	fp, [r1], -r8, lsr #2
    4aac:	b	1c42aa8 <__assert_fail@plt+0x1c40344>
    4ab0:			; <UNDEFINED> instruction: 0xf0002800
    4ab4:			; <UNDEFINED> instruction: 0xf85480c9
    4ab8:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    4abc:	mvnsle	r2, r0, lsl #18
    4ac0:	strvs	lr, [r9, #-2525]	; 0xfffff623
    4ac4:	stcls	6, cr4, [r8], {83}	; 0x53
    4ac8:	stmdavc	r8!, {r0, r9, sp}^
    4acc:	eorvs	lr, r6, #62	; 0x3e
    4ad0:	bcs	22d80 <__assert_fail@plt+0x2061c>
    4ad4:	orrhi	pc, r5, r0, asr #32
    4ad8:	ldreq	r6, [r6, -r2, lsr #17]
    4adc:	adcshi	pc, sl, r0, lsl #2
    4ae0:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    4ae4:	addvc	pc, r0, #1107296256	; 0x42000000
    4ae8:	streq	pc, [r4, -r7, lsl #2]
    4aec:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4af0:	adcvs	r6, r2, r1, ror #4
    4af4:	movwcs	sp, #397	; 0x18d
    4af8:	ldrmi	r6, [r8], r3, lsr #2
    4afc:	movwcs	lr, #6035	; 0x1793
    4b00:	ldr	r9, [r7, -r6, lsl #6]
    4b04:	stfeqd	f7, [r2], {5}
    4b08:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4b0c:	movwls	r4, #54395	; 0xd47b
    4b10:	blgt	3eb734 <__assert_fail@plt+0x3e8fd0>
    4b14:	andeq	lr, pc, r6, lsl #17
    4b18:			; <UNDEFINED> instruction: 0xf04fe729
    4b1c:	ldrb	r0, [r7, -r0, lsl #18]!
    4b20:	rscscc	pc, pc, #79	; 0x4f
    4b24:			; <UNDEFINED> instruction: 0xf1082302
    4b28:			; <UNDEFINED> instruction: 0x370438ff
    4b2c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4b30:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    4b34:	ldrb	r2, [r6, -r4, lsl #6]!
    4b38:	stmdavs	r9, {r2, r8, fp, ip, pc}
    4b3c:	stmib	sp, {r3, r5, r7, fp, ip}^
    4b40:	stmdals	r6, {r1, r2, r8}
    4b44:	stmdbcs	r0, {fp, ip, sp, lr}
    4b48:	cmnhi	sp, r0	; <UNPREDICTABLE>
    4b4c:			; <UNDEFINED> instruction: 0xf04f9904
    4b50:	vstrls	s0, [r7, #-0]
    4b54:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    4b58:			; <UNDEFINED> instruction: 0xf10a3110
    4b5c:	vstrcs	s0, [r0, #-4]
    4b60:	adcmi	sp, r8, #105	; 0x69
    4b64:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4b68:	bne	2bf4ac <__assert_fail@plt+0x2bcd48>
    4b6c:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    4b70:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    4b74:	suble	r2, r6, r0, lsl #16
    4b78:			; <UNDEFINED> instruction: 0x612068a9
    4b7c:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    4b80:	bls	1b8c38 <__assert_fail@plt+0x1b64d4>
    4b84:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    4b88:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    4b8c:	bcs	22cdc <__assert_fail@plt+0x20578>
    4b90:	movwcs	fp, #3848	; 0xf08
    4b94:			; <UNDEFINED> instruction: 0xf0402b00
    4b98:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    4b9c:	suble	r2, ip, r0, lsl #20
    4ba0:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    4ba4:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    4ba8:	smladeq	sp, r8, r1, fp
    4bac:	cmnvs	r3, r8, asr #30
    4bb0:			; <UNDEFINED> instruction: 0xf108d421
    4bb4:			; <UNDEFINED> instruction: 0x370438ff
    4bb8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4bbc:			; <UNDEFINED> instruction: 0xf7ff4620
    4bc0:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    4bc4:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    4bc8:	ands	r9, r4, r5, lsl #6
    4bcc:			; <UNDEFINED> instruction: 0xf04f9e04
    4bd0:	stmib	sp, {r0, sl, fp}^
    4bd4:	ldr	r9, [r7, r5, lsl #18]
    4bd8:	ldr	r4, [r2, r2, ror #12]!
    4bdc:	cmnvs	r3, r1, lsl #4
    4be0:	blls	19d470 <__assert_fail@plt+0x19ad0c>
    4be4:	streq	pc, [r1], -r6
    4be8:	blcs	22d5c <__assert_fail@plt+0x205f8>
    4bec:	strcs	fp, [r1], -r8, lsl #30
    4bf0:			; <UNDEFINED> instruction: 0xf43f2e00
    4bf4:	movwcs	sl, #3864	; 0xf18
    4bf8:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4bfc:			; <UNDEFINED> instruction: 0xf1093704
    4c00:	eorvs	r0, r3, #16384	; 0x4000
    4c04:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    4c08:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    4c0c:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    4c10:	orrshi	pc, r2, r0
    4c14:	andcc	r6, r1, #11075584	; 0xa90000
    4c18:			; <UNDEFINED> instruction: 0xf0119806
    4c1c:	movwls	r0, #24448	; 0x5f80
    4c20:	andlt	pc, ip, sp, asr #17
    4c24:			; <UNDEFINED> instruction: 0xf06fbf14
    4c28:			; <UNDEFINED> instruction: 0xf06f0306
    4c2c:	lslvs	r0, r1, #6
    4c30:			; <UNDEFINED> instruction: 0x61236222
    4c34:			; <UNDEFINED> instruction: 0x460de7d5
    4c38:	streq	lr, [lr, -r7, ror #15]
    4c3c:	cmnvs	r2, lr, asr #30
    4c40:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    4c44:	ldrb	r6, [r6, r3, lsr #2]
    4c48:	ldrbmi	r2, [r3], -r1, lsl #12
    4c4c:	strtmi	r9, [sl], r8, lsl #24
    4c50:			; <UNDEFINED> instruction: 0xe7884632
    4c54:	teqcs	sp, lr, lsr #25
    4c58:	ldrtmi	r9, [r0], -r5, lsl #6
    4c5c:	bl	ff0c2c58 <__assert_fail@plt+0xff0c04f4>
    4c60:	andls	r9, r3, r5, lsl #22
    4c64:	eorsle	r2, lr, r0, lsl #16
    4c68:	movwcs	r9, #2563	; 0xa03
    4c6c:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    4c70:			; <UNDEFINED> instruction: 0xf0002b00
    4c74:	blls	1251e4 <__assert_fail@plt+0x122a80>
    4c78:	movwls	r6, #22555	; 0x581b
    4c7c:	blls	131a50 <__assert_fail@plt+0x12f2ec>
    4c80:	bleq	40dc4 <__assert_fail@plt+0x3e660>
    4c84:	movwls	r4, #26266	; 0x669a
    4c88:	ldrdeq	pc, [r4], -sl
    4c8c:	ldrtmi	fp, [r1], -r0, lsr #2
    4c90:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c94:	rsble	r2, sp, r0, lsl #16
    4c98:	svcpl	0x0010f85a
    4c9c:	bleq	810d0 <__assert_fail@plt+0x7e96c>
    4ca0:	mvnsle	r2, r0, lsl #26
    4ca4:			; <UNDEFINED> instruction: 0x46a34630
    4ca8:	bl	fe2c2ca4 <__assert_fail@plt+0xfe2c0540>
    4cac:			; <UNDEFINED> instruction: 0xa010f8dd
    4cb0:	strls	r9, [r7, -r5, lsl #24]
    4cb4:			; <UNDEFINED> instruction: 0xf8da4607
    4cb8:			; <UNDEFINED> instruction: 0xb1200004
    4cbc:			; <UNDEFINED> instruction: 0x4631463a
    4cc0:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    4cc4:			; <UNDEFINED> instruction: 0xf85ab1e0
    4cc8:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    4ccc:	mvnsle	r2, r0, lsl #24
    4cd0:	ldrbmi	r9, [ip], -r3, lsl #22
    4cd4:	blcs	2c8f8 <__assert_fail@plt+0x2a194>
    4cd8:	rschi	pc, r0, r0
    4cdc:	teqcs	sp, #12288	; 0x3000
    4ce0:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    4ce4:			; <UNDEFINED> instruction: 0xf06fb300
    4ce8:			; <UNDEFINED> instruction: 0x61a60201
    4cec:			; <UNDEFINED> instruction: 0xf1086122
    4cf0:			; <UNDEFINED> instruction: 0x370438ff
    4cf4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4cf8:	andlt	pc, ip, sp, asr #17
    4cfc:	ldr	r9, [r2], r5, lsl #6
    4d00:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    4d04:			; <UNDEFINED> instruction: 0x46a4463a
    4d08:			; <UNDEFINED> instruction: 0x465c011b
    4d0c:	bl	6c930 <__assert_fail@plt+0x6a1cc>
    4d10:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    4d14:			; <UNDEFINED> instruction: 0xf0002800
    4d18:	blcc	42516c <__assert_fail@plt+0x422a08>
    4d1c:	andshi	pc, r4, sp, asr #17
    4d20:			; <UNDEFINED> instruction: 0xf8cd440b
    4d24:	strls	r9, [r9, #-28]	; 0xffffffe4
    4d28:	strls	r4, [r8], #-1721	; 0xfffff947
    4d2c:			; <UNDEFINED> instruction: 0x461f4690
    4d30:	strmi	r4, [r4], -r5, ror #12
    4d34:	ldrdeq	pc, [r4], -fp
    4d38:			; <UNDEFINED> instruction: 0x4642b170
    4d3c:			; <UNDEFINED> instruction: 0xf7fd4631
    4d40:	stmdblt	r8, {r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    4d44:			; <UNDEFINED> instruction: 0xf04042ac
    4d48:			; <UNDEFINED> instruction: 0xf8db80c7
    4d4c:			; <UNDEFINED> instruction: 0xf8da2008
    4d50:	addsmi	r3, sl, #8
    4d54:	sbchi	pc, r0, r0, asr #32
    4d58:			; <UNDEFINED> instruction: 0xf10b6a3c
    4d5c:			; <UNDEFINED> instruction: 0x37100b10
    4d60:	mvnle	r2, r0, lsl #24
    4d64:	strmi	lr, [r8, #-2525]	; 0xfffff623
    4d68:			; <UNDEFINED> instruction: 0xf8dd464f
    4d6c:			; <UNDEFINED> instruction: 0xf8dd8014
    4d70:	ssatmi	r9, #12, ip
    4d74:	bcs	2b588 <__assert_fail@plt+0x28e24>
    4d78:			; <UNDEFINED> instruction: 0xf1bbd05d
    4d7c:			; <UNDEFINED> instruction: 0xf04f0f00
    4d80:	andsvc	r0, r3, sp, lsr r3
    4d84:	blls	13c310 <__assert_fail@plt+0x139bac>
    4d88:	blne	2ff6cc <__assert_fail@plt+0x2fcf68>
    4d8c:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    4d90:	svcmi	0x0000f5b3
    4d94:	sbcshi	pc, r0, r0
    4d98:	andeq	pc, r1, #72, 4	; 0x80000004
    4d9c:	mlasle	ip, r3, r2, r4
    4da0:	andeq	pc, r2, #72, 4	; 0x80000004
    4da4:			; <UNDEFINED> instruction: 0xf0004293
    4da8:	vhadd.s8	d24, d24, d10
    4dac:	addsmi	r0, r3, #805306368	; 0x30000000
    4db0:	blls	138f0c <__assert_fail@plt+0x1367a8>
    4db4:	andeq	lr, fp, #3072	; 0xc00
    4db8:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    4dbc:			; <UNDEFINED> instruction: 0x61236891
    4dc0:	eorle	r0, r0, fp, asr #14
    4dc4:	blcs	2b9d8 <__assert_fail@plt+0x29274>
    4dc8:	addshi	pc, r7, r0
    4dcc:	blcs	22f40 <__assert_fail@plt+0x207dc>
    4dd0:	bls	f8f74 <__assert_fail@plt+0xf6810>
    4dd4:	andcc	r4, r1, #32, 12	; 0x2000000
    4dd8:			; <UNDEFINED> instruction: 0xf966f7ff
    4ddc:	movwlt	lr, #2516	; 0x9d4
    4de0:	stcne	7, cr14, [lr], #532	; 0x214
    4de4:	movwls	r2, #20797	; 0x513d
    4de8:			; <UNDEFINED> instruction: 0xf7fd4630
    4dec:	blls	17f9e4 <__assert_fail@plt+0x17d280>
    4df0:	stmdacs	r0, {r0, r1, ip, pc}
    4df4:	svcge	0x0038f47f
    4df8:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    4dfc:	bcs	29618 <__assert_fail@plt+0x26eb4>
    4e00:	svcge	0x003df47f
    4e04:	blls	febc8 <__assert_fail@plt+0xfc464>
    4e08:	rsbsle	r2, r1, r0, lsl #22
    4e0c:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    4e10:	ldrdlt	pc, [r0], -r4
    4e14:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    4e18:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    4e1c:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    4e20:	andls	sp, r3, r7, asr #3
    4e24:	blx	1a42e28 <__assert_fail@plt+0x1a406c4>
    4e28:			; <UNDEFINED> instruction: 0xf7fd9803
    4e2c:	bls	1bf8e4 <__assert_fail@plt+0x1bd180>
    4e30:	andcc	r4, r1, #32, 12	; 0x2000000
    4e34:			; <UNDEFINED> instruction: 0xf1bbe6c3
    4e38:			; <UNDEFINED> instruction: 0xd1a40f00
    4e3c:	bleq	40f80 <__assert_fail@plt+0x3e81c>
    4e40:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4e44:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    4e48:			; <UNDEFINED> instruction: 0xf11be6df
    4e4c:			; <UNDEFINED> instruction: 0xd1220f02
    4e50:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    4e54:	ldrdlt	pc, [r0], -r4
    4e58:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    4e5c:	blls	13eb80 <__assert_fail@plt+0x13c41c>
    4e60:			; <UNDEFINED> instruction: 0xb1ab681b
    4e64:	mcrrmi	13, 4, r4, r1, cr0
    4e68:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    4e6c:	and	r4, r2, ip, ror r4
    4e70:	svccs	0x0010f856
    4e74:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    4e78:	rscsle	r2, r9, r0, lsl #20
    4e7c:			; <UNDEFINED> instruction: 0xf01068b0
    4e80:	mvnsle	r0, r0, asr #32
    4e84:	strtmi	r4, [r1], -fp, lsr #12
    4e88:			; <UNDEFINED> instruction: 0xf7ff9000
    4e8c:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    4e90:			; <UNDEFINED> instruction: 0xf7fd2000
    4e94:			; <UNDEFINED> instruction: 0xf1bbea78
    4e98:	strdle	r3, [pc, #255]	; 4f9f <__assert_fail@plt+0x283b>
    4e9c:	movwlt	lr, #2516	; 0x9d4
    4ea0:	streq	lr, [sp, -r1, lsr #14]
    4ea4:	movwcs	fp, #3915	; 0xf4b
    4ea8:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    4eac:			; <UNDEFINED> instruction: 0x61236163
    4eb0:			; <UNDEFINED> instruction: 0xf8d4bf4c
    4eb4:			; <UNDEFINED> instruction: 0xf8d4b000
    4eb8:	stmdavs	r3!, {ip, sp, pc}^
    4ebc:	andscs	lr, r0, r7, lsl r7
    4ec0:			; <UNDEFINED> instruction: 0xf9d0f7ff
    4ec4:	movwcs	r4, #2602	; 0xa2a
    4ec8:			; <UNDEFINED> instruction: 0x4601447a
    4ecc:			; <UNDEFINED> instruction: 0xf7ff4618
    4ed0:	andcs	pc, r0, sp, asr #18
    4ed4:	b	15c2ed0 <__assert_fail@plt+0x15c076c>
    4ed8:	strbmi	r9, [pc], -r3, lsl #22
    4edc:			; <UNDEFINED> instruction: 0x8014f8dd
    4ee0:	strls	lr, [r7], #-2525	; 0xfffff623
    4ee4:	adcsle	r2, r3, r0, lsl #22
    4ee8:	teqcs	sp, #12288	; 0x3000
    4eec:			; <UNDEFINED> instruction: 0xe7af7013
    4ef0:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    4ef4:	cmnvs	r2, r0, lsl #6
    4ef8:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4efc:	sbcsle	r2, r0, r0, lsl #20
    4f00:	blcs	b62f54 <__assert_fail@plt+0xb607f0>
    4f04:	strtmi	sp, [r0], -sl
    4f08:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4f0c:			; <UNDEFINED> instruction: 0xf8ccf7ff
    4f10:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    4f14:			; <UNDEFINED> instruction: 0xf109b300
    4f18:	strbt	r0, [r8], r1, lsl #18
    4f1c:	ldrble	r0, [r2, #1800]!	; 0x708
    4f20:	cmnvs	r3, r3, lsl #22
    4f24:	movwlt	lr, #2516	; 0x9d4
    4f28:	teqcs	sp, #235929600	; 0xe100000
    4f2c:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    4f30:	ldrb	fp, [r8], r0, lsl #6
    4f34:			; <UNDEFINED> instruction: 0xe6014652
    4f38:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    4f3c:	blx	15c2f40 <__assert_fail@plt+0x15c07dc>
    4f40:	ldr	r4, [r7, -fp, lsr #13]
    4f44:	andeq	ip, r1, ip, ror #17
    4f48:	muleq	r0, r0, r6
    4f4c:	andeq	r9, r0, lr, ror r6
    4f50:	andeq	sl, r0, ip, asr #23
    4f54:	andeq	r9, r0, sl, lsl #13
    4f58:	andeq	sl, r0, lr, asr #22
    4f5c:	andeq	r9, r0, r4, ror #11
    4f60:	ldrdeq	r9, [r0], -r2
    4f64:	andeq	r9, r0, r4, ror #8
    4f68:	andeq	r8, r0, lr, asr #24
    4f6c:	andeq	r9, r0, r0, asr #13
    4f70:	strdeq	r8, [r0], -r0
    4f74:	svcmi	0x00f0e92d
    4f78:	blhi	c0434 <__assert_fail@plt+0xbdcd0>
    4f7c:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    4f80:	sbclt	r4, r1, ip, ror r4
    4f84:			; <UNDEFINED> instruction: 0xf8df9300
    4f88:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    4f8c:	teqls	pc, #1769472	; 0x1b0000
    4f90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f94:	movwls	r9, #6988	; 0x1b4c
    4f98:			; <UNDEFINED> instruction: 0xf0002800
    4f9c:			; <UNDEFINED> instruction: 0x46928174
    4fa0:	beq	4407c8 <__assert_fail@plt+0x43e064>
    4fa4:			; <UNDEFINED> instruction: 0xf7fe9800
    4fa8:			; <UNDEFINED> instruction: 0xf8daff69
    4fac:	blcs	10fb4 <__assert_fail@plt+0xe850>
    4fb0:	tsthi	sp, r0	; <UNPREDICTABLE>
    4fb4:	bleq	410f8 <__assert_fail@plt+0x3e994>
    4fb8:	movwls	r2, #17152	; 0x4300
    4fbc:			; <UNDEFINED> instruction: 0x4698461c
    4fc0:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    4fc4:			; <UNDEFINED> instruction: 0xf8df3302
    4fc8:			; <UNDEFINED> instruction: 0xf64636a0
    4fcc:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    4fd0:	andls	r1, r5, #-1879048186	; 0x90000006
    4fd4:	movwls	r4, #25723	; 0x647b
    4fd8:			; <UNDEFINED> instruction: 0x3690f8df
    4fdc:	mcr	4, 0, r4, cr8, cr11, {3}
    4fe0:			; <UNDEFINED> instruction: 0xf1bb3a90
    4fe4:	eorle	r0, r8, r0, lsl #30
    4fe8:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    4fec:			; <UNDEFINED> instruction: 0xf10baa40
    4ff0:	bl	93ff4 <__assert_fail@plt+0x91890>
    4ff4:			; <UNDEFINED> instruction: 0xf8530383
    4ff8:			; <UNDEFINED> instruction: 0xf1b77cd8
    4ffc:	svclt	0x00183fff
    5000:			; <UNDEFINED> instruction: 0xd1242f0a
    5004:	svclt	0x001e1c7a
    5008:	ldrdcc	pc, [r0], -sl
    500c:			; <UNDEFINED> instruction: 0xf8ca3301
    5010:	stclne	0, cr3, [r3], #-0
    5014:	teqhi	r4, r0	; <UNPREDICTABLE>
    5018:	suble	r2, r6, r2, lsl #24
    501c:			; <UNDEFINED> instruction: 0xf0002c03
    5020:	stfcsd	f0, [r4], {56}	; 0x38
    5024:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    5028:			; <UNDEFINED> instruction: 0xf0003701
    502c:			; <UNDEFINED> instruction: 0xf04f816b
    5030:	strbmi	r0, [ip], -r0, lsl #18
    5034:	svceq	0x0000f1bb
    5038:	mrc	1, 0, sp, cr8, cr6, {6}
    503c:			; <UNDEFINED> instruction: 0xf7fd0a10
    5040:	strmi	lr, [r7], -r4, ror #22
    5044:	svccc	0x00fff1b7
    5048:	svccs	0x000abf18
    504c:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    5050:	orrlt	sp, r4, r7, asr #1
    5054:	sbcle	r2, r4, r1, lsl #24
    5058:	suble	r2, pc, r2, lsl #24
    505c:			; <UNDEFINED> instruction: 0xf0402c03
    5060:			; <UNDEFINED> instruction: 0xf03780b6
    5064:			; <UNDEFINED> instruction: 0xf000037f
    5068:			; <UNDEFINED> instruction: 0xf04f80a4
    506c:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    5070:	eorsvc	pc, r4, sp, lsl #17
    5074:			; <UNDEFINED> instruction: 0xf037e7b5
    5078:	andle	r0, fp, pc, ror r4
    507c:	svceq	0x0062f1b9
    5080:	addshi	pc, r0, r0, lsl #6
    5084:	blge	100e094 <__assert_fail@plt+0x100b930>
    5088:			; <UNDEFINED> instruction: 0xf109444b
    508c:			; <UNDEFINED> instruction: 0xf8030901
    5090:	str	r7, [r6, ip, asr #25]!
    5094:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5098:			; <UNDEFINED> instruction: 0xf8336803
    509c:	ldreq	r3, [sp], #23
    50a0:	svccs	0x0023d49f
    50a4:	strcs	sp, [r1], #-490	; 0xfffffe16
    50a8:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    50ac:	ldrmi	sl, [r9], #2880	; 0xb40
    50b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    50b4:			; <UNDEFINED> instruction: 0xf809682c
    50b8:	stccs	12, cr8, [r0], {204}	; 0xcc
    50bc:	cmphi	r7, r0	; <UNPREDICTABLE>
    50c0:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    50c4:	ldrtmi	fp, [r1], -r0, lsr #2
    50c8:	svc	0x0062f7fc
    50cc:	suble	r2, sl, r0, lsl #16
    50d0:	svcmi	0x0010f855
    50d4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    50d8:	mvnsle	r2, r0, lsl #24
    50dc:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    50e0:			; <UNDEFINED> instruction: 0x066b611c
    50e4:	svcge	0x000dd408
    50e8:	bne	fe440950 <__assert_fail@plt+0xfe43e1ec>
    50ec:			; <UNDEFINED> instruction: 0xf7fc4638
    50f0:			; <UNDEFINED> instruction: 0x4604ef50
    50f4:	cmple	r5, r0, lsl #16
    50f8:	ldrb	r4, [r2, -r1, lsr #13]!
    50fc:	ldrbeq	pc, [pc, #-55]!	; 50cd <__assert_fail@plt+0x2969>	; <UNPREDICTABLE>
    5100:			; <UNDEFINED> instruction: 0xf7fdd1bc
    5104:	stmdavs	r3, {r3, r5, r8, fp, sp, lr, pc}
    5108:			; <UNDEFINED> instruction: 0xf8334606
    510c:	ldreq	r3, [r8], #23
    5110:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    5114:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    5118:	ldrdls	pc, [r0], -r4
    511c:	stclpl	8, cr15, [ip], {3}
    5120:	svceq	0x0000f1b9
    5124:	subhi	pc, r0, #0
    5128:	ldrtmi	sl, [r0], sp, lsl #30
    512c:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    5130:	ldrtmi	fp, [r9], -r8, lsr #2
    5134:	svc	0x002cf7fc
    5138:			; <UNDEFINED> instruction: 0xf0002800
    513c:			; <UNDEFINED> instruction: 0xf854813f
    5140:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    5144:	mvnsle	r2, r0, lsl #28
    5148:			; <UNDEFINED> instruction: 0x464646b1
    514c:	ldrdhi	pc, [r8], -r4
    5150:			; <UNDEFINED> instruction: 0xf0189b00
    5154:			; <UNDEFINED> instruction: 0xf8c30f40
    5158:			; <UNDEFINED> instruction: 0xf0009010
    515c:			; <UNDEFINED> instruction: 0x46a8813c
    5160:	strtmi	r2, [r9], r1, lsl #8
    5164:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    5168:	blls	16b74 <__assert_fail@plt+0x14410>
    516c:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    5170:			; <UNDEFINED> instruction: 0xf47f611c
    5174:			; <UNDEFINED> instruction: 0xf012af5e
    5178:			; <UNDEFINED> instruction: 0xf0400307
    517c:	bls	258f0 <__assert_fail@plt+0x2318c>
    5180:	rsb	r6, sp, r3, asr r1
    5184:	blvs	17abd8c <__assert_fail@plt+0x17a9628>
    5188:	rsb	fp, r0, lr, lsl r9
    518c:	mcrcs	8, 0, r6, cr0, cr6, {1}
    5190:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    5194:			; <UNDEFINED> instruction: 0xf7fc4639
    5198:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    519c:			; <UNDEFINED> instruction: 0x4604d1f6
    51a0:	ldr	r4, [lr, -r1, lsr #13]
    51a4:			; <UNDEFINED> instruction: 0xf06f9a00
    51a8:			; <UNDEFINED> instruction: 0xf04f0303
    51ac:			; <UNDEFINED> instruction: 0x611334ff
    51b0:			; <UNDEFINED> instruction: 0xf7fde717
    51b4:	stmdavs	r3, {r4, r6, r7, fp, sp, lr, pc}
    51b8:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    51bc:			; <UNDEFINED> instruction: 0xf53f049a
    51c0:			; <UNDEFINED> instruction: 0xf04faf10
    51c4:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    51c8:	eorsvc	pc, r4, sp, lsl #17
    51cc:	stccs	7, cr14, [r4], {9}
    51d0:	svcge	0x0054f47f
    51d4:	strbmi	r9, [sp], -r2, lsl #20
    51d8:			; <UNDEFINED> instruction: 0xf0002a00
    51dc:	blls	e5490 <__assert_fail@plt+0xe2d2c>
    51e0:	ldrmi	r3, [r9, #2817]	; 0xb01
    51e4:			; <UNDEFINED> instruction: 0xf109d224
    51e8:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    51ec:	mrc	6, 0, lr, cr8, cr9, {7}
    51f0:			; <UNDEFINED> instruction: 0xf04f0a10
    51f4:			; <UNDEFINED> instruction: 0xf7fd0b03
    51f8:	strmi	lr, [r4], -r8, lsl #21
    51fc:	beq	440a64 <__assert_fail@plt+0x43e300>
    5200:			; <UNDEFINED> instruction: 0xf7fd940a
    5204:	strmi	lr, [r5], -r2, lsl #21
    5208:	beq	440a70 <__assert_fail@plt+0x43e30c>
    520c:			; <UNDEFINED> instruction: 0xf7fd950b
    5210:			; <UNDEFINED> instruction: 0x2dbbea7c
    5214:	stclcs	15, cr11, [pc], #32	; 523c <__assert_fail@plt+0x2ad8>
    5218:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    521c:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    5220:			; <UNDEFINED> instruction: 0xf044bf18
    5224:	andls	r0, ip, r1, lsl #8
    5228:			; <UNDEFINED> instruction: 0xf47f2c00
    522c:	strb	sl, [r1], r5, asr #29
    5230:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    5234:	movwls	r3, #13106	; 0x3332
    5238:			; <UNDEFINED> instruction: 0xf7fd4619
    523c:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
    5240:	bicshi	pc, r9, r0
    5244:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5248:	andls	r5, r2, r7, asr #10
    524c:			; <UNDEFINED> instruction: 0xf015e6c9
    5250:	svclt	0x00140f80
    5254:	streq	pc, [r6], #-111	; 0xffffff91
    5258:	streq	pc, [r1], #-111	; 0xffffff91
    525c:	tstvs	ip, r0, lsl #22
    5260:	strcs	pc, [ip], #-2271	; 0xfffff721
    5264:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    5268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    526c:	subsmi	r9, sl, pc, lsr fp
    5270:	bicshi	pc, fp, r0, asr #32
    5274:	sublt	r4, r1, r0, lsr #12
    5278:	blhi	c0574 <__assert_fail@plt+0xbde10>
    527c:	svchi	0x00f0e8bd
    5280:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    5284:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    5288:			; <UNDEFINED> instruction: 0xf7ff0100
    528c:	strmi	pc, [r4], -pc, ror #21
    5290:	blls	13f230 <__assert_fail@plt+0x13cacc>
    5294:	cmnle	r5, r0, lsl #22
    5298:	bl	ebea4 <__assert_fail@plt+0xe9740>
    529c:			; <UNDEFINED> instruction: 0xf8d81808
    52a0:	ldrbeq	r3, [sl, -r8]
    52a4:	bls	3981c <__assert_fail@plt+0x370b8>
    52a8:	ldmdbvs	r4, {r8, r9, sp}
    52ac:			; <UNDEFINED> instruction: 0xe7d76153
    52b0:	bicslt	r9, fp, r4, lsl #22
    52b4:	movwlt	r9, #15106	; 0x3b02
    52b8:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    52bc:			; <UNDEFINED> instruction: 0xf80049ed
    52c0:	ldrbtmi	r5, [r9], #-9
    52c4:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52c8:	teqlt	r0, r4, lsl #12
    52cc:	blpl	832d4 <__assert_fail@plt+0x80b70>
    52d0:	cdp2	0, 15, cr15, cr8, cr5, {0}
    52d4:	blcs	23468 <__assert_fail@plt+0x20d04>
    52d8:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    52dc:	mcr	7, 7, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    52e0:			; <UNDEFINED> instruction: 0xf06f9a00
    52e4:	ldrmi	r0, [ip], -r9, lsl #6
    52e8:			; <UNDEFINED> instruction: 0xe7b96113
    52ec:	bl	ebef8 <__assert_fail@plt+0xe9794>
    52f0:			; <UNDEFINED> instruction: 0xf8d81808
    52f4:	ldrbeq	r3, [pc, -r8]
    52f8:	blls	39808 <__assert_fail@plt+0x370a4>
    52fc:	streq	pc, [r5], #-111	; 0xffffff91
    5300:			; <UNDEFINED> instruction: 0xe7ad611c
    5304:	blvs	172bf0c <__assert_fail@plt+0x17297a8>
    5308:	strtmi	fp, [r0], -ip, lsr #2
    530c:			; <UNDEFINED> instruction: 0xf7fc6824
    5310:	stccs	14, cr14, [r0], {206}	; 0xce
    5314:	bls	39b00 <__assert_fail@plt+0x3739c>
    5318:	cdp	3, 1, cr2, cr8, cr0, {0}
    531c:	cmpvs	r3, #16, 20	; 0x10000
    5320:	mrc	7, 4, APSR_nzcv, cr6, cr12, {7}
    5324:	stmdacs	r0, {r2, r9, sl, lr}
    5328:	blls	39590 <__assert_fail@plt+0x36e2c>
    532c:	streq	pc, [r4], #-111	; 0xffffff91
    5330:			; <UNDEFINED> instruction: 0xe795611c
    5334:	svceq	0x0062f1b9
    5338:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    533c:			; <UNDEFINED> instruction: 0xf7fc2096
    5340:	strmi	lr, [r6], -sl, lsl #28
    5344:	stmdacs	r0, {r1, ip, pc}
    5348:	tsthi	pc, r0	; <UNPREDICTABLE>
    534c:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    5350:	mrc	7, 4, APSR_nzcv, cr8, cr12, {7}
    5354:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5358:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    535c:	strb	r9, [r0], -r3, lsl #4
    5360:	strtle	r0, [r0], #1819	; 0x71b
    5364:			; <UNDEFINED> instruction: 0xf06f9b00
    5368:	tstvs	ip, r2, lsl #8
    536c:	blls	7f154 <__assert_fail@plt+0x7c9f0>
    5370:	ldmvs	sp, {r5, r7, r9, sl, lr}
    5374:	strbteq	r9, [lr], -r0, lsl #22
    5378:			; <UNDEFINED> instruction: 0xf53f611c
    537c:			; <UNDEFINED> instruction: 0xe6b2aebd
    5380:	blcs	2bf90 <__assert_fail@plt+0x2982c>
    5384:	rscshi	pc, r5, r0
    5388:	ldrmi	r9, [sl], -r2, lsl #22
    538c:			; <UNDEFINED> instruction: 0xf8029b04
    5390:	stcls	0, cr3, [r2], {9}
    5394:			; <UNDEFINED> instruction: 0xf0054620
    5398:	stmdavc	r3!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    539c:	svclt	0x00182b22
    53a0:			; <UNDEFINED> instruction: 0xf0004622
    53a4:	stcls	0, cr8, [r0], {211}	; 0xd3
    53a8:	ldrdne	pc, [r8], -r8
    53ac:			; <UNDEFINED> instruction: 0xf7fe4620
    53b0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    53b4:	sbchi	pc, r4, r0
    53b8:	ldrb	r6, [r1, -r4, lsr #18]
    53bc:	strtmi	r6, [r9], r3, lsr #17
    53c0:	ldrbeq	r9, [r9], -r0, lsl #20
    53c4:	svclt	0x00446116
    53c8:	strtmi	r2, [r8], r1, lsl #8
    53cc:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    53d0:	strbmi	r2, [r8], r3, lsl #8
    53d4:	blls	37ebf0 <__assert_fail@plt+0x37c48c>
    53d8:	bls	171014 <__assert_fail@plt+0x16e8b0>
    53dc:			; <UNDEFINED> instruction: 0xf0004293
    53e0:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    53e4:			; <UNDEFINED> instruction: 0xf7fc4638
    53e8:			; <UNDEFINED> instruction: 0x4604edd4
    53ec:			; <UNDEFINED> instruction: 0xf0402800
    53f0:	cdp	0, 1, cr8, cr8, cr7, {7}
    53f4:			; <UNDEFINED> instruction: 0xf7fd0a10
    53f8:	ldmdavs	r3!, {r3, r7, r8, fp, sp, lr, pc}
    53fc:	stmdacs	sl, {r0, r3, sl, ip, pc}
    5400:			; <UNDEFINED> instruction: 0xf1b0bf18
    5404:			; <UNDEFINED> instruction: 0x46073fff
    5408:	strcs	fp, [sl, -r6, lsl #30]
    540c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5410:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5414:	movwhi	lr, #31181	; 0x79cd
    5418:			; <UNDEFINED> instruction: 0xf0379b08
    541c:			; <UNDEFINED> instruction: 0xf833027f
    5420:	vst4.8	{d3-d6}, [r3 :64], r7
    5424:	cmnle	sp, r0, lsl #6
    5428:	teqle	r9, r0, lsl #22
    542c:	ldrmi	r2, [ip], -r1, lsl #6
    5430:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    5434:			; <UNDEFINED> instruction: 0xf8029b07
    5438:	blcs	245e0 <__assert_fail@plt+0x21e7c>
    543c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    5440:	beq	440ca8 <__assert_fail@plt+0x43e544>
    5444:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5448:	strmi	r1, [r7], -r1, asr #24
    544c:	rscshi	pc, r9, r0
    5450:			; <UNDEFINED> instruction: 0xf000280a
    5454:			; <UNDEFINED> instruction: 0xf8dd80f6
    5458:	subeq	r9, r2, ip, lsl r0
    545c:	bpl	fe69f530 <__assert_fail@plt+0xfe69cdcc>
    5460:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    5464:			; <UNDEFINED> instruction: 0xf0402c63
    5468:			; <UNDEFINED> instruction: 0xf1b980e7
    546c:			; <UNDEFINED> instruction: 0xf0400f00
    5470:	cdp	0, 1, cr8, cr8, cr13, {7}
    5474:			; <UNDEFINED> instruction: 0xf7fd0a10
    5478:	mcrrne	9, 4, lr, r4, cr8	; <UNPREDICTABLE>
    547c:	sbcshi	pc, r7, r0
    5480:			; <UNDEFINED> instruction: 0xf000280a
    5484:	ldrdeq	r8, [r3], #-4
    5488:	andcs	r4, r0, #7340032	; 0x700000
    548c:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    5490:	ldreq	r5, [fp], #2771	; 0xad3
    5494:	adcshi	pc, r8, r0, asr #2
    5498:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    549c:	tstle	r7, r8, lsl #4
    54a0:	blcs	2c0c4 <__assert_fail@plt+0x29960>
    54a4:	sbcshi	pc, r2, r0, asr #32
    54a8:	beq	440d10 <__assert_fail@plt+0x43e5ac>
    54ac:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54b0:	movwls	r6, #34867	; 0x8833
    54b4:	svclt	0x0018280a
    54b8:	svccc	0x00fff1b0
    54bc:			; <UNDEFINED> instruction: 0xd1ab4607
    54c0:	strcs	r2, [sl, -r1, lsl #6]
    54c4:	str	r9, [r7, r7, lsl #6]!
    54c8:	andsls	pc, ip, sp, asr #17
    54cc:	movwls	r4, #34465	; 0x86a1
    54d0:	blvs	172c0d8 <__assert_fail@plt+0x1729974>
    54d4:	bl	f01dc <__assert_fail@plt+0xeda78>
    54d8:			; <UNDEFINED> instruction: 0xf04f0209
    54dc:			; <UNDEFINED> instruction: 0xf8020300
    54e0:	cmplt	r4, r8, ror #24
    54e4:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    54e8:	strbmi	r1, [r1], -r0, lsr #26
    54ec:	ldcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    54f0:	addsle	r2, r1, r0, lsl #16
    54f4:	stccs	8, cr6, [r0], {36}	; 0x24
    54f8:			; <UNDEFINED> instruction: 0xf109d1f6
    54fc:			; <UNDEFINED> instruction: 0xf7fc0008
    5500:	strmi	lr, [r1], sl, lsr #26
    5504:	suble	r2, r0, r0, lsl #16
    5508:			; <UNDEFINED> instruction: 0xf109a926
    550c:			; <UNDEFINED> instruction: 0xf7fc0004
    5510:	bls	40f38 <__assert_fail@plt+0x3e7d4>
    5514:			; <UNDEFINED> instruction: 0xf8c26b53
    5518:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    551c:	andcc	pc, r0, r9, asr #17
    5520:	ldrb	r9, [r9, -r8, lsl #4]!
    5524:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5528:	bicsle	r2, r1, r0, lsl #22
    552c:	movwcs	r4, #5658	; 0x161a
    5530:			; <UNDEFINED> instruction: 0xe77d461c
    5534:			; <UNDEFINED> instruction: 0xf57f0710
    5538:	blls	31194 <__assert_fail@plt+0x2ea30>
    553c:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    5540:			; <UNDEFINED> instruction: 0xf7fc9802
    5544:	blls	40c1c <__assert_fail@plt+0x3e4b8>
    5548:	pkhbt	r6, r9, ip, lsl #18
    554c:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    5550:	andcc	r4, r1, #20, 12	; 0x1400000
    5554:			; <UNDEFINED> instruction: 0xf43f2b00
    5558:	ldrmi	sl, [r0], -r6, lsr #30
    555c:			; <UNDEFINED> instruction: 0xf7fc9201
    5560:	bls	81228 <__assert_fail@plt+0x7eac4>
    5564:	blcs	89c5f8 <__assert_fail@plt+0x899e94>
    5568:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    556c:	strpl	r2, [fp], #-768	; 0xfffffd00
    5570:	blge	103f1dc <__assert_fail@plt+0x103ca78>
    5574:	ldrmi	sl, [r9], #2061	; 0x80d
    5578:			; <UNDEFINED> instruction: 0xf8099b02
    557c:			; <UNDEFINED> instruction: 0xf7fd3ccc
    5580:	ldrdls	lr, [r2], -sl
    5584:			; <UNDEFINED> instruction: 0xf47f2800
    5588:	blls	311a0 <__assert_fail@plt+0x2ea3c>
    558c:	streq	pc, [sl], #-111	; 0xffffff91
    5590:			; <UNDEFINED> instruction: 0xe665611c
    5594:	blcs	1ce7888 <__assert_fail@plt+0x1ce5124>
    5598:	svcge	0x0023f47f
    559c:	strtmi	r2, [r8], r1, lsl #6
    55a0:	strcs	r4, [r3], #-1705	; 0xfffff957
    55a4:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    55a8:			; <UNDEFINED> instruction: 0xf8d39b01
    55ac:	blls	255d4 <__assert_fail@plt+0x22e70>
    55b0:	svceq	0x0040f018
    55b4:	andsls	pc, r0, r3, asr #17
    55b8:	svcge	0x000df43f
    55bc:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    55c0:	blvs	172c1c8 <__assert_fail@plt+0x1729a64>
    55c4:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    55c8:			; <UNDEFINED> instruction: 0xf7fc4639
    55cc:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    55d0:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    55d4:	stccs	8, cr6, [r0], {36}	; 0x24
    55d8:	bls	39db4 <__assert_fail@plt+0x37650>
    55dc:	svceq	0x0080f018
    55e0:	strtmi	r4, [r8], r9, lsr #13
    55e4:			; <UNDEFINED> instruction: 0xf06fbf14
    55e8:			; <UNDEFINED> instruction: 0xf06f0306
    55ec:			; <UNDEFINED> instruction: 0xf04f0301
    55f0:			; <UNDEFINED> instruction: 0x611334ff
    55f4:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    55f8:	ldcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    55fc:			; <UNDEFINED> instruction: 0xf06f9a00
    5600:	ldrmi	r0, [ip], -sl, lsl #6
    5604:			; <UNDEFINED> instruction: 0xe62b6113
    5608:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    560c:	beq	440e74 <__assert_fail@plt+0x43e710>
    5610:			; <UNDEFINED> instruction: 0xf7fd270a
    5614:	movwcs	lr, #6266	; 0x187a
    5618:	tstcs	r4, #469762048	; 0x1c000000
    561c:	svccc	0x00fff1b0
    5620:	adcsmi	fp, r8, #24, 30	; 0x60
    5624:	svcge	0x0033f43f
    5628:			; <UNDEFINED> instruction: 0xf7fce72d
    562c:	andcs	lr, r1, #7040	; 0x1b80
    5630:	smladcs	sl, r4, r3, r2
    5634:	str	r9, [sl, -r7, lsl #4]!
    5638:			; <UNDEFINED> instruction: 0xf8cd4622
    563c:	strcc	r9, [r1], #-28	; 0xffffffe4
    5640:	andscs	lr, r4, #257949696	; 0xf600000
    5644:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5648:	str	r2, [r7, -sl, lsl #14]
    564c:	ldrdcc	pc, [r0], -sl
    5650:	stcls	6, cr4, [r9], {168}	; 0xa8
    5654:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5658:			; <UNDEFINED> instruction: 0xf8ca3301
    565c:	strb	r3, [r0], #0
    5660:	muleq	r1, r0, sp
    5664:			; <UNDEFINED> instruction: 0x000002b4
    5668:	andeq	r9, r0, ip, asr r5
    566c:	andeq	r9, r0, r4, asr r5
    5670:	andeq	fp, r1, sl, lsr #21
    5674:	andeq	r9, r0, r6, lsl #5
    5678:			; <UNDEFINED> instruction: 0x4604b530
    567c:	smlawblt	r8, r7, r0, fp
    5680:	suble	r2, ip, r1, lsl #16
    5684:	eorle	r2, r3, r2, lsl #16
    5688:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    568c:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    5690:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    5694:			; <UNDEFINED> instruction: 0x4601447d
    5698:	tstls	r5, sp
    569c:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    56a0:	andcs	r4, lr, r3, lsl #12
    56a4:			; <UNDEFINED> instruction: 0xf7fe9304
    56a8:	bmi	a44e24 <__assert_fail@plt+0xa426c0>
    56ac:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    56b0:	bmi	9e9eb8 <__assert_fail@plt+0x9e7754>
    56b4:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    56b8:	strpl	lr, [r2], #-2509	; 0xfffff633
    56bc:	andcs	r9, r1, r1
    56c0:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    56c4:	andlt	r2, r7, r1
    56c8:	ldrhtmi	lr, [r0], -sp
    56cc:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    56d0:			; <UNDEFINED> instruction: 0xf7fe202a
    56d4:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    56d8:	blcs	c636ec <__assert_fail@plt+0xc60f88>
    56dc:	eorcs	sp, r9, ip
    56e0:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    56e4:	movwcs	r4, #2587	; 0xa1b
    56e8:			; <UNDEFINED> instruction: 0x4601447a
    56ec:			; <UNDEFINED> instruction: 0xf7fe4618
    56f0:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    56f4:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    56f8:			; <UNDEFINED> instruction: 0xf7fe2028
    56fc:	andcs	pc, r0, #11456	; 0x2cc0
    5700:	strmi	r4, [r1], -r4, lsl #12
    5704:			; <UNDEFINED> instruction: 0xf7fe2001
    5708:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    570c:	rscle	r2, r6, r0, lsl #22
    5710:	andcs	r4, r0, #278528	; 0x44000
    5714:	ldrbtmi	r2, [r9], #-1
    5718:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    571c:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    5720:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    5724:	strmi	r2, [r5], -r0, lsl #4
    5728:	strtmi	r4, [r0], -r1, lsl #12
    572c:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    5730:			; <UNDEFINED> instruction: 0xb12b782b
    5734:	strtmi	r4, [r0], -r9, lsl #18
    5738:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    573c:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    5740:			; <UNDEFINED> instruction: 0xf7fc2002
    5744:	svclt	0x0000ee20
    5748:	andeq	r8, r0, r4, lsr #8
    574c:	andeq	r8, r0, r6, lsr #29
    5750:	andeq	r8, r0, r6, lsl pc
    5754:	ldrdeq	r8, [r0], -r0
    5758:	andeq	r8, r0, r2, lsr #7
    575c:	andeq	r8, r0, lr, ror r3
    5760:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    5764:			; <UNDEFINED> instruction: 0x47706058
    5768:	andeq	fp, r1, lr, ror fp
    576c:			; <UNDEFINED> instruction: 0x4604b510
    5770:			; <UNDEFINED> instruction: 0xf1b06800
    5774:	svclt	0x00183fff
    5778:	tstle	r9, r2, lsl #16
    577c:			; <UNDEFINED> instruction: 0xf7fc4620
    5780:	blmi	1809e0 <__assert_fail@plt+0x17e27c>
    5784:	rscscc	pc, pc, #79	; 0x4f
    5788:	ldrbtmi	r2, [fp], #-0
    578c:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    5790:	svc	0x00c8f7fc
    5794:	svclt	0x0000e7f2
    5798:	andeq	fp, r1, lr, lsl sl
    579c:			; <UNDEFINED> instruction: 0x4606b5f0
    57a0:	addlt	r4, r7, r0, asr sp
    57a4:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    57a8:	cmnlt	r3, fp, lsr #16
    57ac:			; <UNDEFINED> instruction: 0xf7fc2002
    57b0:	stmdavs	fp!, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    57b4:	andle	r4, r2, r3, lsl #5
    57b8:			; <UNDEFINED> instruction: 0xf7fc4618
    57bc:	blmi	12c0d04 <__assert_fail@plt+0x12be5a0>
    57c0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    57c4:	cmplt	lr, sl, lsl r0
    57c8:	blcs	b6389c <__assert_fail@plt+0xb61138>
    57cc:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    57d0:	teqle	r9, r0, lsl #22
    57d4:			; <UNDEFINED> instruction: 0xf7fc2002
    57d8:			; <UNDEFINED> instruction: 0xf7fcedc4
    57dc:			; <UNDEFINED> instruction: 0x4604ef9e
    57e0:			; <UNDEFINED> instruction: 0xf7fc2014
    57e4:	movwcs	lr, #2972	; 0xb9c
    57e8:			; <UNDEFINED> instruction: 0x4605461f
    57ec:	strvc	r6, [r3], #-4
    57f0:	stmib	r0, {r0, r1, r6, sp, lr}^
    57f4:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    57f8:	bmi	f4f000 <__assert_fail@plt+0xf4c89c>
    57fc:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    5800:	smlabtvs	r4, sp, r9, lr
    5804:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    5808:	andeq	lr, r3, r1, lsl r9
    580c:	andvs	lr, r2, #3358720	; 0x334000
    5810:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    5814:	strtmi	r0, [r8], -r3
    5818:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    581c:	eorsvs	ip, r4, ip, lsl #22
    5820:			; <UNDEFINED> instruction: 0xf7fc4479
    5824:	strmi	lr, [r4], -ip, ror #29
    5828:	subsle	r2, r5, r0, lsl #16
    582c:	andcs	r2, r1, #0, 6
    5830:			; <UNDEFINED> instruction: 0x46204619
    5834:	ldc	7, cr15, [r8, #-1008]	; 0xfffffc10
    5838:	andcs	r4, r0, #48, 22	; 0xc000
    583c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5840:	addsvs	r4, sl, r0, lsl #14
    5844:	ldcllt	0, cr11, [r0, #28]!
    5848:	andcs	r4, r6, #737280	; 0xb4000
    584c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5850:	svc	0x004ef7fc
    5854:	ldrtmi	r4, [r0], -r5, lsl #12
    5858:	ldc	7, cr15, [r2, #1008]!	; 0x3f0
    585c:	ldreq	pc, [r4], #-256	; 0xffffff00
    5860:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    5864:	strcs	fp, [r1, -r3, lsl #3]
    5868:			; <UNDEFINED> instruction: 0xf04f4620
    586c:			; <UNDEFINED> instruction: 0xf7fc34ff
    5870:			; <UNDEFINED> instruction: 0x4631eb56
    5874:	andscc	r4, r0, r5, lsl #12
    5878:	ldcl	7, cr15, [r2], {252}	; 0xfc
    587c:	adcvs	r2, pc, r0, lsl #6
    5880:	movwmi	lr, #2501	; 0x9c5
    5884:	ldr	r6, [r6, fp, ror #1]!
    5888:	andcs	r4, r9, #491520	; 0x78000
    588c:	smladxcs	r2, r0, r6, r4
    5890:			; <UNDEFINED> instruction: 0xf7fc4479
    5894:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    5898:	strtmi	sp, [r0], -r6, ror #1
    589c:	bl	fc3894 <__assert_fail@plt+0xfc1130>
    58a0:			; <UNDEFINED> instruction: 0x46054631
    58a4:			; <UNDEFINED> instruction: 0xf7fc3010
    58a8:	movwcs	lr, #3260	; 0xcbc
    58ac:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    58b0:	and	r3, r4, r2, lsl #6
    58b4:	stcl	7, cr15, [sl, #1008]	; 0x3f0
    58b8:	blcs	11f8cc <__assert_fail@plt+0x11d168>
    58bc:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    58c0:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    58c4:	ldrtmi	r4, [r0], -r1, asr #2
    58c8:	stcl	7, cr15, [r0], #1008	; 0x3f0
    58cc:	strmi	r1, [r4], -r3, asr #24
    58d0:	rscle	r6, pc, r8, lsr #32
    58d4:	str	r2, [lr, r0, lsl #14]
    58d8:			; <UNDEFINED> instruction: 0xf7fc2002
    58dc:	strmi	lr, [r4], -r2, asr #26
    58e0:	svclt	0x0000e7a4
    58e4:	andeq	fp, r1, r2, asr #22
    58e8:	andeq	fp, r1, r6, lsr #22
    58ec:			; <UNDEFINED> instruction: 0xffffff6b
    58f0:	andeq	r0, r0, r3, asr #13
    58f4:	andeq	fp, r1, lr, lsl #19
    58f8:	andeq	r8, r0, r0, asr #26
    58fc:	andeq	fp, r1, ip, lsr #21
    5900:	andeq	r8, r0, sl, lsl #26
    5904:	ldrdeq	r8, [r0], -r4
    5908:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    590c:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    5910:	strdlt	fp, [r9], r0
    5914:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5918:			; <UNDEFINED> instruction: 0xf04f9307
    591c:	eorsle	r0, lr, r0, lsl #6
    5920:			; <UNDEFINED> instruction: 0x46044e71
    5924:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    5928:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    592c:	cmple	r1, r0, lsl #22
    5930:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    5934:	tstmi	r8, #311296	; 0x4c000
    5938:	sbchi	pc, r5, r0, asr #32
    593c:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    5940:	movwmi	r6, #15987	; 0x3e73
    5944:	addhi	pc, r4, r0, asr #32
    5948:	blcs	1fd1c <__assert_fail@plt+0x1d5b8>
    594c:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    5950:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    5954:	ldrdcc	lr, [r3, -r2]
    5958:	movwmi	r6, #48720	; 0xbe50
    595c:	movwmi	r6, #14417	; 0x3851
    5960:	andle	r4, ip, fp, lsl #6
    5964:	stmvc	fp, {r0, r4, fp, sp, lr}
    5968:	strle	r0, [lr, #-2011]!	; 0xfffff825
    596c:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    5970:	eorle	r4, sl, #805306377	; 0x30000009
    5974:	mrrcne	8, 4, r6, r8, cr10
    5978:			; <UNDEFINED> instruction: 0x21206108
    597c:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    5980:	adchi	pc, r5, r0, lsl #4
    5984:			; <UNDEFINED> instruction: 0xf004e8df
    5988:	bleq	2c85bc <__assert_fail@plt+0x2c5e58>
    598c:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    5990:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    5994:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    5998:			; <UNDEFINED> instruction: 0xf7fc6819
    599c:	bmi	16409ec <__assert_fail@plt+0x163e288>
    59a0:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    59a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    59a8:	subsmi	r9, sl, r7, lsl #22
    59ac:	addhi	pc, sp, r0, asr #32
    59b0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    59b4:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    59b8:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    59bc:			; <UNDEFINED> instruction: 0xf106447e
    59c0:			; <UNDEFINED> instruction: 0xf7fc0014
    59c4:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    59c8:	strhtcs	lr, [r0], -r8
    59cc:	bl	d439c4 <__assert_fail@plt+0xd41260>
    59d0:	blmi	137f92c <__assert_fail@plt+0x137d1c8>
    59d4:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    59d8:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    59dc:	bl	ffc439d4 <__assert_fail@plt+0xffc41270>
    59e0:	blmi	12ff95c <__assert_fail@plt+0x12fd1f8>
    59e4:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    59e8:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    59ec:	bl	ffa439e4 <__assert_fail@plt+0xffa41280>
    59f0:	blmi	127f94c <__assert_fail@plt+0x127d1e8>
    59f4:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    59f8:	ldc	7, cr15, [lr], #1008	; 0x3f0
    59fc:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    5a00:	ldrtmi	r4, [r0], -r2, lsl #12
    5a04:	stcl	7, cr15, [r4], {252}	; 0xfc
    5a08:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    5a0c:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    5a10:	bmi	1121384 <__assert_fail@plt+0x111ec20>
    5a14:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    5a18:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    5a1c:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    5a20:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    5a24:	strle	r0, [pc, #-2010]	; 5252 <__assert_fail@plt+0x2aee>
    5a28:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    5a2c:	andle	r4, fp, #805306377	; 0x30000009
    5a30:	mrrcne	8, 4, r6, r8, cr10
    5a34:	teqcs	sl, r8, lsl #2
    5a38:			; <UNDEFINED> instruction: 0xe78854d1
    5a3c:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    5a40:	blcs	1fbb4 <__assert_fail@plt+0x1d450>
    5a44:	str	sp, [r2, sl, ror #3]
    5a48:			; <UNDEFINED> instruction: 0xf7fc203a
    5a4c:			; <UNDEFINED> instruction: 0xe77eeaf6
    5a50:	blcs	21524 <__assert_fail@plt+0x1edc0>
    5a54:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    5a58:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    5a5c:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    5a60:	andle	r6, fp, r6, lsr r8
    5a64:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    5a68:			; <UNDEFINED> instruction: 0xf7fc9105
    5a6c:	stmdbls	r5, {r1, r2, r7, sl, fp, sp, lr, pc}
    5a70:	strmi	r9, [r2], -r6, lsl #22
    5a74:			; <UNDEFINED> instruction: 0xf7fc4630
    5a78:	strb	lr, [r5, ip, lsl #25]
    5a7c:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    5a80:	strdls	lr, [r5, -r2]
    5a84:	bl	2c3a7c <__assert_fail@plt+0x2c1318>
    5a88:	stmdage	r6, {r0, r1, r9, sl, lr}
    5a8c:			; <UNDEFINED> instruction: 0xf7fc9306
    5a90:	stmdbls	r5, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    5a94:	strmi	r4, [r8], -r4, lsl #13
    5a98:	ldrdne	pc, [r0], -ip
    5a9c:	andcc	lr, r4, #220, 18	; 0x370000
    5aa0:	movwcc	r9, #4355	; 0x1103
    5aa4:	ldrdvc	pc, [r4], -ip
    5aa8:	rsbvc	pc, ip, #536870912	; 0x20000000
    5aac:	strls	r4, [r2, -r2, lsr #18]
    5ab0:			; <UNDEFINED> instruction: 0xf8dc4479
    5ab4:	strls	r7, [r1, -r8]
    5ab8:	ldrdvc	pc, [ip], -ip
    5abc:			; <UNDEFINED> instruction: 0xf7fc9700
    5ac0:	ldmdavs	r0!, {r3, r5, r6, sl, fp, sp, lr, pc}^
    5ac4:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    5ac8:			; <UNDEFINED> instruction: 0xf7fce777
    5acc:	blmi	70074c <__assert_fail@plt+0x6fdfe8>
    5ad0:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    5ad4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5ad8:			; <UNDEFINED> instruction: 0xf7fc6818
    5adc:			; <UNDEFINED> instruction: 0xe75eec5a
    5ae0:	andeq	fp, r1, r2, lsl #8
    5ae4:			; <UNDEFINED> instruction: 0x000002b4
    5ae8:	andeq	fp, r1, r2, asr #19
    5aec:			; <UNDEFINED> instruction: 0x0001b9b6
    5af0:	andeq	fp, r1, sl, lsr #19
    5af4:	muleq	r1, r6, r9
    5af8:	andeq	fp, r1, r4, asr r9
    5afc:	andeq	r8, r0, r2, lsr ip
    5b00:	andeq	fp, r1, lr, ror #6
    5b04:	andeq	fp, r1, ip, lsr #18
    5b08:	andeq	fp, r1, r2, lsl r9
    5b0c:	andeq	r8, r0, r0, ror #23
    5b10:	andeq	fp, r1, r2, lsl #18
    5b14:	andeq	r8, r0, r8, asr #23
    5b18:	strdeq	fp, [r1], -r4
    5b1c:	andeq	r8, r0, sl, lsr #23
    5b20:	ldrdeq	fp, [r1], -lr
    5b24:	ldrdeq	fp, [r1], -r4
    5b28:	andeq	fp, r1, sl, asr #17
    5b2c:	andeq	fp, r1, sl, lsr #17
    5b30:	andeq	r8, r0, r6, lsl fp
    5b34:	strdeq	r8, [r0], -r2
    5b38:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    5b3c:	andeq	fp, r1, r4, lsl r8
    5b40:	strdeq	r8, [r0], -sl
    5b44:	svcmi	0x00f0e92d
    5b48:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    5b4c:	strmi	r8, [r8], r2, lsl #22
    5b50:	addlt	r4, r5, ip, lsl r6
    5b54:			; <UNDEFINED> instruction: 0xf8dd9e10
    5b58:	andls	sl, r3, #68	; 0x44
    5b5c:	teqlt	lr, r1	; <illegal shifter operand>
    5b60:	mulls	r0, r6, r8
    5b64:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    5b68:			; <UNDEFINED> instruction: 0xf989fab9
    5b6c:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    5b70:	addlt	pc, r8, #14614528	; 0xdf0000
    5b74:			; <UNDEFINED> instruction: 0xf8db44fb
    5b78:	stmdacs	r0, {}	; <UNPREDICTABLE>
    5b7c:	rschi	pc, lr, r0
    5b80:	bl	19c3b78 <__assert_fail@plt+0x19c1414>
    5b84:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    5b88:	bcs	1fdf8 <__assert_fail@plt+0x1d694>
    5b8c:	svccs	0x0001bf18
    5b90:	rscshi	pc, r9, r0, asr #32
    5b94:			; <UNDEFINED> instruction: 0x46494b9b
    5b98:	andcs	r4, r0, #56, 12	; 0x3800000
    5b9c:	addsvs	r4, sl, fp, ror r4
    5ba0:	mrc2	7, 5, pc, cr2, cr15, {7}
    5ba4:	svceq	0x0000f1b9
    5ba8:	mcrcs	1, 0, sp, cr0, cr2, {2}
    5bac:	blls	fa0f8 <__assert_fail@plt+0xf7994>
    5bb0:			; <UNDEFINED> instruction: 0xf0002b00
    5bb4:	blmi	fe525fb4 <__assert_fail@plt+0xfe523850>
    5bb8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5bbc:			; <UNDEFINED> instruction: 0xf0402b00
    5bc0:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    5bc4:	ldrtmi	r4, [r8], -r9, asr #12
    5bc8:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    5bcc:	mrc2	7, 4, pc, cr12, cr15, {7}
    5bd0:	strcs	r4, [r1], -pc, lsl #17
    5bd4:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    5bd8:	eorshi	pc, r8, #14614528	; 0xdf0000
    5bdc:	b	ffc43bd4 <__assert_fail@plt+0xffc41470>
    5be0:	blcc	83c3c <__assert_fail@plt+0x814d8>
    5be4:	ldrbtmi	r6, [r8], #2081	; 0x821
    5be8:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    5bec:	blcs	37dc90 <__assert_fail@plt+0x37b52c>
    5bf0:	addshi	pc, sl, r0
    5bf4:			; <UNDEFINED> instruction: 0xf0002b0a
    5bf8:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    5bfc:			; <UNDEFINED> instruction: 0xf14007d2
    5c00:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    5c04:	addsmi	r6, r0, #9043968	; 0x8a0000
    5c08:	addhi	pc, r8, r0, lsl #1
    5c0c:	tstvs	sl, r2, asr #24
    5c10:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    5c14:	blcc	83c70 <__assert_fail@plt+0x8150c>
    5c18:	blcs	173218c <__assert_fail@plt+0x172fa28>
    5c1c:	mvnle	r6, r6, lsr #1
    5c20:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    5c24:	b	ff343c1c <__assert_fail@plt+0xff3414b8>
    5c28:	blcc	83c84 <__assert_fail@plt+0x81520>
    5c2c:	blcs	1fcb8 <__assert_fail@plt+0x1d554>
    5c30:	blmi	1eba404 <__assert_fail@plt+0x1eb7ca0>
    5c34:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5c38:			; <UNDEFINED> instruction: 0xf0002b00
    5c3c:	andcs	r8, sl, r3, lsl #1
    5c40:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c44:	andcs	r4, r0, #120832	; 0x1d800
    5c48:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    5c4c:			; <UNDEFINED> instruction: 0xe079609a
    5c50:			; <UNDEFINED> instruction: 0xf8df3601
    5c54:	ldrbtmi	fp, [fp], #464	; 0x1d0
    5c58:	ldrdpl	pc, [r0], -fp
    5c5c:	strtmi	fp, [r9], -ip, lsr #2
    5c60:			; <UNDEFINED> instruction: 0xf7fc4620
    5c64:			; <UNDEFINED> instruction: 0xf8dbeaae
    5c68:			; <UNDEFINED> instruction: 0xf1b85000
    5c6c:			; <UNDEFINED> instruction: 0xf0000f00
    5c70:			; <UNDEFINED> instruction: 0xf8df809a
    5c74:			; <UNDEFINED> instruction: 0x46b381b4
    5c78:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    5c7c:			; <UNDEFINED> instruction: 0xf10844f8
    5c80:	ldrbtmi	r0, [sl], #788	; 0x314
    5c84:	bcc	4414ac <__assert_fail@plt+0x43ed48>
    5c88:	ldrmi	lr, [r3, #32]!
    5c8c:	andcs	fp, r0, #8, 30
    5c90:			; <UNDEFINED> instruction: 0xf8d8d00b
    5c94:			; <UNDEFINED> instruction: 0xf8d80010
    5c98:	b	1409cb0 <__assert_fail@plt+0x140754c>
    5c9c:	andle	r0, r4, r1, lsl #4
    5ca0:	beq	441508 <__assert_fail@plt+0x43eda4>
    5ca4:	bl	fe343c9c <__assert_fail@plt+0xfe341538>
    5ca8:	bl	fe90ceb8 <__assert_fail@plt+0xfe90a754>
    5cac:	strtmi	r0, [r8], -fp, lsl #2
    5cb0:	tstls	r0, r1, lsl #2
    5cb4:			; <UNDEFINED> instruction: 0x4653495e
    5cb8:	andlt	pc, r4, sp, asr #17
    5cbc:	bleq	820d4 <__assert_fail@plt+0x7f970>
    5cc0:			; <UNDEFINED> instruction: 0xf7fc4479
    5cc4:	blmi	1700a64 <__assert_fail@plt+0x16fe300>
    5cc8:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5ccc:	ldrbmi	r2, [r8], -sl, lsl #2
    5cd0:	bl	fe243cc8 <__assert_fail@plt+0xfe241564>
    5cd4:	stmdacs	r0, {r2, r9, sl, lr}
    5cd8:			; <UNDEFINED> instruction: 0x4629d1d7
    5cdc:			; <UNDEFINED> instruction: 0xf7fc4658
    5ce0:	ldmdavc	r3!, {r4, r5, r6, r9, fp, sp, lr, pc}
    5ce4:			; <UNDEFINED> instruction: 0xf43f2b00
    5ce8:	ldrtmi	sl, [r0], -r2, ror #30
    5cec:	bl	1a43ce4 <__assert_fail@plt+0x1a41580>
    5cf0:			; <UNDEFINED> instruction: 0xf8104430
    5cf4:	blcs	294d00 <__assert_fail@plt+0x29259c>
    5cf8:	svcge	0x0059f43f
    5cfc:	andcs	r4, r1, #79872	; 0x13800
    5d00:	addsvs	r4, sl, fp, ror r4
    5d04:	bcs	2c518 <__assert_fail@plt+0x29db4>
    5d08:	mcrrmi	0, 6, sp, ip, cr5
    5d0c:	ldrbtmi	r2, [ip], #-10
    5d10:			; <UNDEFINED> instruction: 0xf7fc6821
    5d14:	movwcs	lr, #2450	; 0x992
    5d18:	ldrb	r6, [r2, -r3, lsr #1]
    5d1c:			; <UNDEFINED> instruction: 0xf7fc4618
    5d20:			; <UNDEFINED> instruction: 0xf8d8e98c
    5d24:	ldrb	r1, [r5, -r0]!
    5d28:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    5d2c:	b	1243d24 <__assert_fail@plt+0x12415c0>
    5d30:	strb	r6, [pc, -r1, lsr #16]!
    5d34:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    5d38:	b	10c3d30 <__assert_fail@plt+0x10c15cc>
    5d3c:	bllt	ee3df0 <__assert_fail@plt+0xee168c>
    5d40:	adcvs	r6, r3, r1, lsr #16
    5d44:	eorsle	r2, lr, r5, lsl #30
    5d48:	suble	r2, r8, r6, lsl #30
    5d4c:	andlt	r4, r5, r8, lsl #12
    5d50:	blhi	c104c <__assert_fail@plt+0xbe8e8>
    5d54:	svcmi	0x00f0e8bd
    5d58:	ldmlt	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d5c:			; <UNDEFINED> instruction: 0xf04f483a
    5d60:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    5d64:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    5d68:	ldrdeq	pc, [r0], -fp
    5d6c:			; <UNDEFINED> instruction: 0xf47f2800
    5d70:	blmi	db1994 <__assert_fail@plt+0xdaf230>
    5d74:	rscscs	pc, r1, #64, 4
    5d78:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    5d7c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5d80:			; <UNDEFINED> instruction: 0xf7fc4478
    5d84:	ldmdavs	r9, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    5d88:			; <UNDEFINED> instruction: 0xf7fc200a
    5d8c:	smlsd	r1, r6, r9, lr
    5d90:	ldrtmi	r4, [r8], -r9, asr #12
    5d94:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    5d98:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    5d9c:			; <UNDEFINED> instruction: 0xf7fc4478
    5da0:	stmdavs	r1!, {r4, r9, fp, sp, lr, pc}
    5da4:			; <UNDEFINED> instruction: 0x4652e736
    5da8:	ldrtmi	r4, [r1], -r8, lsr #12
    5dac:	ldm	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5db0:	blmi	abfc14 <__assert_fail@plt+0xabd4b0>
    5db4:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    5db8:	bicle	r6, r5, r9, lsl r8
    5dbc:			; <UNDEFINED> instruction: 0xb113689b
    5dc0:			; <UNDEFINED> instruction: 0xf7fc200a
    5dc4:	blmi	9c02b4 <__assert_fail@plt+0x9bdb50>
    5dc8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    5dcc:	ldm	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5dd0:			; <UNDEFINED> instruction: 0xf7fc2002
    5dd4:	svccs	0x0005ead8
    5dd8:			; <UNDEFINED> instruction: 0xd1b56819
    5ddc:	blmi	87fda4 <__assert_fail@plt+0x87d640>
    5de0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5de4:	blmi	8342b8 <__assert_fail@plt+0x831b54>
    5de8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    5dec:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5df0:	stc	7, cr15, [r4], {252}	; 0xfc
    5df4:			; <UNDEFINED> instruction: 0xf7fc200a
    5df8:	ldrb	lr, [r4, r0, lsr #18]!
    5dfc:	andeq	fp, r1, r4, ror r7
    5e00:	andeq	fp, r1, r2, ror #14
    5e04:	andeq	fp, r1, ip, asr #14
    5e08:	andeq	fp, r1, r0, lsr r7
    5e0c:	andeq	fp, r1, lr, lsl r7
    5e10:	andeq	r8, r0, r6, asr #20
    5e14:	andeq	fp, r1, r2, lsl #14
    5e18:	strdeq	r8, [r0], -lr
    5e1c:			; <UNDEFINED> instruction: 0x0001b6b4
    5e20:	andeq	fp, r1, r0, lsr #13
    5e24:	muleq	r1, r2, r6
    5e28:	andeq	fp, r1, ip, ror #12
    5e2c:	andeq	r9, r0, sl, lsl #25
    5e30:	andeq	r8, r0, r4, asr r9
    5e34:	andeq	fp, r1, r0, lsr #12
    5e38:	andeq	fp, r1, r8, ror #11
    5e3c:	ldrdeq	fp, [r1], -sl
    5e40:	strdeq	r8, [r0], -sl
    5e44:	strdeq	r8, [r0], -r2
    5e48:	andeq	r8, r0, sl, lsl #17
    5e4c:	andeq	r8, r0, r4, ror #19
    5e50:	andeq	r8, r0, r2, ror r8
    5e54:	andeq	r8, r0, r8, lsl #17
    5e58:	andeq	r8, r0, r0, lsl #17
    5e5c:	andeq	fp, r1, r2, lsr r5
    5e60:	andeq	fp, r1, r0, lsr #10
    5e64:	andeq	fp, r1, r8, lsl #10
    5e68:	andeq	fp, r1, r0, lsl #10
    5e6c:	movwcs	fp, #1038	; 0x40e
    5e70:	addlt	fp, r4, r0, lsr r5
    5e74:	ldrd	pc, [r8], #-143	; 0xffffff71
    5e78:			; <UNDEFINED> instruction: 0xf8dfac07
    5e7c:	ldrmi	ip, [sl], -r8, asr #32
    5e80:			; <UNDEFINED> instruction: 0xf85444fe
    5e84:	tstcs	r1, r4, lsl #22
    5e88:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5e8c:	ldrdgt	pc, [r0], -ip
    5e90:	andgt	pc, ip, sp, asr #17
    5e94:	stceq	0, cr15, [r0], {79}	; 0x4f
    5e98:	strpl	lr, [r0], #-2509	; 0xfffff633
    5e9c:			; <UNDEFINED> instruction: 0xf7ff9402
    5ea0:	bmi	2857ec <__assert_fail@plt+0x283088>
    5ea4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5ea8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5eac:	subsmi	r9, sl, r3, lsl #22
    5eb0:	andlt	sp, r4, r4, lsl #2
    5eb4:	ldrhtmi	lr, [r0], -sp
    5eb8:	ldrbmi	fp, [r0, -r3]!
    5ebc:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ec0:	muleq	r1, r0, lr
    5ec4:			; <UNDEFINED> instruction: 0x000002b4
    5ec8:	andeq	sl, r1, sl, ror #28
    5ecc:	svcmi	0x00f0e92d
    5ed0:			; <UNDEFINED> instruction: 0xf8df460d
    5ed4:	ldrmi	r1, [r6], -r4, asr #8
    5ed8:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5edc:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    5ee0:			; <UNDEFINED> instruction: 0xf8d06883
    5ee4:	strmi	r8, [r4], -r0
    5ee8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5eec:			; <UNDEFINED> instruction: 0xf04f922b
    5ef0:	blcs	66f8 <__assert_fail@plt+0x3f94>
    5ef4:	adcshi	pc, sp, r0
    5ef8:	svccc	0x00fff1b8
    5efc:			; <UNDEFINED> instruction: 0xf8dfd056
    5f00:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    5f04:	andhi	pc, r0, r3, asr #17
    5f08:	suble	r2, r2, r0, lsl #28
    5f0c:	and	r4, r2, r7, lsr r6
    5f10:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    5f14:			; <UNDEFINED> instruction: 0x463ad03d
    5f18:	strbmi	r4, [r0], -r9, lsr #12
    5f1c:	b	ff5c3f14 <__assert_fail@plt+0xff5c17b0>
    5f20:	ble	ffd4ff28 <__assert_fail@plt+0xffd4d7c4>
    5f24:	b	fe4c3f1c <__assert_fail@plt+0xfe4c17b8>
    5f28:	blcs	11ff3c <__assert_fail@plt+0x11d7d8>
    5f2c:	blmi	fff7a300 <__assert_fail@plt+0xfff77b9c>
    5f30:	svcvs	0x001b447b
    5f34:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    5f38:	eorle	r3, sl, r1, lsl #6
    5f3c:			; <UNDEFINED> instruction: 0xf7fc2002
    5f40:			; <UNDEFINED> instruction: 0xf7fcea10
    5f44:			; <UNDEFINED> instruction: 0xf7fcebea
    5f48:			; <UNDEFINED> instruction: 0xb1a8ebbe
    5f4c:	b	1fc3f44 <__assert_fail@plt+0x1fc17e0>
    5f50:	strmi	r7, [r5], -r3, lsr #24
    5f54:	blcs	df64 <__assert_fail@plt+0xb800>
    5f58:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    5f5c:	b	43f54 <__assert_fail@plt+0x417f0>
    5f60:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    5f64:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f68:			; <UNDEFINED> instruction: 0xf10449ef
    5f6c:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    5f70:	ldrtmi	r4, [r8], -r3, lsl #12
    5f74:	bl	fe1c3f6c <__assert_fail@plt+0xfe1c1808>
    5f78:	cmplt	r3, r3, ror #17
    5f7c:	mcrrne	8, 2, r6, r3, cr0
    5f80:			; <UNDEFINED> instruction: 0xf7fcd007
    5f84:	blmi	ffa80ecc <__assert_fail@plt+0xffa7e768>
    5f88:	rscscc	pc, pc, #79	; 0x4f
    5f8c:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    5f90:	bmi	ff9de000 <__assert_fail@plt+0xff9db89c>
    5f94:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    5f98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f9c:	subsmi	r9, sl, fp, lsr #22
    5fa0:			; <UNDEFINED> instruction: 0x81aef040
    5fa4:	eorlt	r4, sp, r0, lsr r6
    5fa8:	svchi	0x00f0e8bd
    5fac:			; <UNDEFINED> instruction: 0xf10049e1
    5fb0:	movwcs	r0, #1808	; 0x710
    5fb4:	sbcvs	r2, r3, r6, lsl #4
    5fb8:			; <UNDEFINED> instruction: 0x46384479
    5fbc:	bl	fe643fb4 <__assert_fail@plt+0xfe641850>
    5fc0:			; <UNDEFINED> instruction: 0x7da3b910
    5fc4:	cmple	sp, r0, lsl #22
    5fc8:	andcs	r4, r9, #3588096	; 0x36c000
    5fcc:			; <UNDEFINED> instruction: 0xf1044638
    5fd0:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    5fd4:	bl	fe343fcc <__assert_fail@plt+0xfe341868>
    5fd8:	ldrtmi	fp, [r8], r0, lsl #2
    5fdc:	mulge	r0, r8, r8
    5fe0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5fe4:	eorsls	pc, ip, sp, lsr #17
    5fe8:	svceq	0x0000f1ba
    5fec:	sbchi	pc, r9, r0, asr #32
    5ff0:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    5ff4:			; <UNDEFINED> instruction: 0x47986edb
    5ff8:	strmi	r7, [r0], r3, lsl #16
    5ffc:			; <UNDEFINED> instruction: 0xf0002800
    6000:	blcs	26590 <__assert_fail@plt+0x23e2c>
    6004:	addshi	pc, r8, r0
    6008:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    600c:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    6010:	addshi	pc, r2, r0, lsl #4
    6014:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    6018:	rsbcs	r4, fp, #68157440	; 0x4100000
    601c:			; <UNDEFINED> instruction: 0xf7fc4618
    6020:	stmibmi	r7, {r2, r6, r9, fp, sp, lr, pc}^
    6024:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    6028:	b	5c4020 <__assert_fail@plt+0x5c18bc>
    602c:	adcge	pc, r9, sp, lsl #17
    6030:	beq	f4246c <__assert_fail@plt+0xf3fd08>
    6034:			; <UNDEFINED> instruction: 0xf7fc4680
    6038:			; <UNDEFINED> instruction: 0xf100e9c4
    603c:	strbmi	r0, [r8], -r2, lsl #22
    6040:	mrscs	r2, R9_usr
    6044:	bl	64403c <__assert_fail@plt+0x6418d8>
    6048:	movwcc	r4, #5635	; 0x1603
    604c:	rsbsle	r6, r6, r0, lsr #32
    6050:			; <UNDEFINED> instruction: 0x4651465a
    6054:	bl	1d4404c <__assert_fail@plt+0x1d418e8>
    6058:			; <UNDEFINED> instruction: 0xf0003001
    605c:			; <UNDEFINED> instruction: 0xf8d480c5
    6060:			; <UNDEFINED> instruction: 0xf1b88000
    6064:			; <UNDEFINED> instruction: 0xf0003fff
    6068:	movwcs	r8, #339	; 0x153
    606c:	movwcs	r6, #4195	; 0x1063
    6070:	blmi	fed1e404 <__assert_fail@plt+0xfed1bca0>
    6074:	svccc	0x00fff1b8
    6078:			; <UNDEFINED> instruction: 0xf8c3447b
    607c:			; <UNDEFINED> instruction: 0xf43f8000
    6080:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    6084:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    6088:			; <UNDEFINED> instruction: 0xf7fc4648
    608c:	mulcc	r1, sl, r9
    6090:	svc	0x0060f7fb
    6094:	stmdacs	r0, {r7, r9, sl, lr}
    6098:	stcvc	0, cr13, [r3, #276]!	; 0x114
    609c:			; <UNDEFINED> instruction: 0xf0002b5b
    60a0:	strbmi	r8, [r9], -r5, asr #1
    60a4:	ldm	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60a8:			; <UNDEFINED> instruction: 0x4640213a
    60ac:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60b0:	eorsle	r2, fp, r0, lsl #16
    60b4:			; <UNDEFINED> instruction: 0xf1007843
    60b8:	blcc	c084c4 <__assert_fail@plt+0xc05d60>
    60bc:	bcs	272c2c <__assert_fail@plt+0x2704c8>
    60c0:			; <UNDEFINED> instruction: 0xf04fd834
    60c4:	and	r0, r4, sl, lsl #28
    60c8:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    60cc:	svccc	0x0080f5b3
    60d0:			; <UNDEFINED> instruction: 0xf819d22c
    60d4:			; <UNDEFINED> instruction: 0xf1a11f01
    60d8:	blx	17c69a0 <__assert_fail@plt+0x17c423c>
    60dc:			; <UNDEFINED> instruction: 0xf1bcfc82
    60e0:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    60e4:	svclt	0x00183900
    60e8:	blcs	e4f4 <__assert_fail@plt+0xbd90>
    60ec:	tstcs	r1, r8, lsl #30
    60f0:	blt	16f487c <__assert_fail@plt+0x16f2118>
    60f4:	andscc	pc, r2, sp, lsr #17
    60f8:			; <UNDEFINED> instruction: 0xf04fab05
    60fc:			; <UNDEFINED> instruction: 0xf10d0c02
    6100:	usatmi	r0, #1, r0, lsl #20
    6104:			; <UNDEFINED> instruction: 0xf04f461a
    6108:	andvc	r0, r1, r0, lsl fp
    610c:	stmib	sp, {r0, r2, r8, ip, pc}^
    6110:			; <UNDEFINED> instruction: 0xf8ad1106
    6114:			; <UNDEFINED> instruction: 0x4641c010
    6118:			; <UNDEFINED> instruction: 0xf7fb4648
    611c:	stmdacs	r1, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6120:			; <UNDEFINED> instruction: 0xf0004640
    6124:			; <UNDEFINED> instruction: 0xf7fb80ef
    6128:	and	lr, r5, r2, asr #31
    612c:			; <UNDEFINED> instruction: 0xf7fc2016
    6130:			; <UNDEFINED> instruction: 0x4640ea54
    6134:	svc	0x00baf7fb
    6138:	mvnscc	pc, #79	; 0x4f
    613c:	blmi	fe09e1d0 <__assert_fail@plt+0xfe09ba6c>
    6140:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    6144:	bcs	21db8 <__assert_fail@plt+0x1f654>
    6148:	adcshi	pc, r8, r0, asr #32
    614c:			; <UNDEFINED> instruction: 0xf8d4b393
    6150:			; <UNDEFINED> instruction: 0xf1b88000
    6154:	strdle	r3, [r8, pc]
    6158:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    615c:	andhi	pc, r0, r3, asr #17
    6160:			; <UNDEFINED> instruction: 0xf7fce6e5
    6164:	stmdavs	r2!, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    6168:	strmi	r9, [r7], -r3, lsl #4
    616c:			; <UNDEFINED> instruction: 0xf7fc6828
    6170:	ldmdbmi	r7!, {r1, r2, r6, r7, fp, sp, lr, pc}^
    6174:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    6178:	ldrtmi	r4, [r8], -r3, lsl #12
    617c:	b	fe0c4174 <__assert_fail@plt+0xfe0c1a10>
    6180:			; <UNDEFINED> instruction: 0x4640e6fa
    6184:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6188:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    618c:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    6190:	rsbcs	r4, fp, #68157440	; 0x4100000
    6194:			; <UNDEFINED> instruction: 0x81bcf8df
    6198:			; <UNDEFINED> instruction: 0xf10d4618
    619c:			; <UNDEFINED> instruction: 0xf7fc0a3c
    61a0:	movwcs	lr, #2436	; 0x984
    61a4:	adccc	pc, r9, sp, lsl #17
    61a8:	stmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61ac:			; <UNDEFINED> instruction: 0xf10044f8
    61b0:	strb	r0, [r4, -r2, lsl #22]
    61b4:			; <UNDEFINED> instruction: 0xf7fc2002
    61b8:			; <UNDEFINED> instruction: 0xf7fce8d4
    61bc:			; <UNDEFINED> instruction: 0xf7fceaae
    61c0:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    61c4:	svcge	0x004bf43f
    61c8:			; <UNDEFINED> instruction: 0xf7fc2002
    61cc:	strmi	lr, [r7], -sl, asr #17
    61d0:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61d4:			; <UNDEFINED> instruction: 0xf7fc6800
    61d8:	ldmdbmi	pc, {r1, r4, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    61dc:			; <UNDEFINED> instruction: 0x46024479
    61e0:			; <UNDEFINED> instruction: 0xf7fc4638
    61e4:			; <UNDEFINED> instruction: 0xe73aea50
    61e8:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    61ec:	svcvs	0x001b447b
    61f0:	rsble	r4, r9, r3, lsl r3
    61f4:			; <UNDEFINED> instruction: 0xf7fc6820
    61f8:	blmi	1680c58 <__assert_fail@plt+0x167e4f4>
    61fc:	rscscc	pc, pc, #79	; 0x4f
    6200:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    6204:	blcs	21e78 <__assert_fail@plt+0x1f714>
    6208:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    620c:	movwcs	fp, #6411	; 0x190b
    6210:	bmi	151e3a4 <__assert_fail@plt+0x151bc40>
    6214:	mvnscc	pc, pc, asr #32
    6218:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    621c:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    6220:	andsvs	r6, r9, r2, lsl pc
    6224:			; <UNDEFINED> instruction: 0xf47f2a00
    6228:	ldrt	sl, [r2], r7, lsr #29
    622c:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    6230:	svc	0x00f6f7fb
    6234:			; <UNDEFINED> instruction: 0x4640215d
    6238:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    623c:			; <UNDEFINED> instruction: 0xf43f2800
    6240:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    6244:			; <UNDEFINED> instruction: 0xf47f2b3a
    6248:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    624c:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    6250:	sbcslt	r3, sl, #48, 22	; 0xc000
    6254:			; <UNDEFINED> instruction: 0xf63f2a09
    6258:			; <UNDEFINED> instruction: 0xf04faf69
    625c:	and	r0, r5, sl, lsl #28
    6260:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    6264:	svccc	0x0080f5b3
    6268:	svcge	0x0060f4bf
    626c:	svcne	0x0001f819
    6270:	eorseq	pc, r0, #1073741864	; 0x40000028
    6274:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    6278:	svceq	0x0009f1bc
    627c:	blx	fecfca44 <__assert_fail@plt+0xfecfa2e0>
    6280:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    6284:	svclt	0x000c2900
    6288:	tstcs	r1, r1, lsl r6
    628c:			; <UNDEFINED> instruction: 0xf47f2900
    6290:			; <UNDEFINED> instruction: 0xf04faf4d
    6294:	blt	16c92c4 <__assert_fail@plt+0x16c6b60>
    6298:	beq	8426d4 <__assert_fail@plt+0x83ff70>
    629c:	strbtmi	sl, [r1], sl, lsl #20
    62a0:	bleq	7423e4 <__assert_fail@plt+0x73fc80>
    62a4:			; <UNDEFINED> instruction: 0xf8ad7001
    62a8:	tstls	r9, r2, lsr #32
    62ac:	smlabtne	sl, sp, r9, lr
    62b0:	smlabtne	ip, sp, r9, lr
    62b4:			; <UNDEFINED> instruction: 0xf8ad910e
    62b8:	str	ip, [ip, -r0, lsr #32]!
    62bc:	adcle	r2, r8, r0, lsl #22
    62c0:	ldrdhi	pc, [r0], -r4
    62c4:	mrcle	6, 7, lr, cr15, cr5, {6}
    62c8:			; <UNDEFINED> instruction: 0xf7fc2002
    62cc:			; <UNDEFINED> instruction: 0xf7fce84a
    62d0:			; <UNDEFINED> instruction: 0xf7fcea24
    62d4:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    62d8:	andcs	sp, r2, ip, lsl #1
    62dc:	stmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62e0:			; <UNDEFINED> instruction: 0xf7fc4681
    62e4:	stmdavs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    62e8:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62ec:			; <UNDEFINED> instruction: 0x4643491f
    62f0:			; <UNDEFINED> instruction: 0x46024479
    62f4:	andls	r4, r0, #72, 12	; 0x4800000
    62f8:			; <UNDEFINED> instruction: 0xf7fc463a
    62fc:	ldrb	lr, [r9, -r4, asr #19]!
    6300:	svc	0x0002f7fb
    6304:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6308:			; <UNDEFINED> instruction: 0xf7fb44f8
    630c:			; <UNDEFINED> instruction: 0xe696eed0
    6310:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    6314:			; <UNDEFINED> instruction: 0xe7766f1b
    6318:	andeq	sl, r1, r2, lsr lr
    631c:			; <UNDEFINED> instruction: 0x000002b4
    6320:	andeq	fp, r1, r6, lsr #5
    6324:			; <UNDEFINED> instruction: 0x0001b3b8
    6328:	andeq	r8, r0, r2, lsl r7
    632c:	andeq	fp, r1, sl, lsl r2
    6330:	andeq	sl, r1, sl, ror sp
    6334:	andeq	r8, r0, r0, lsr #11
    6338:	muleq	r0, r2, r5
    633c:	strdeq	fp, [r1], -r6
    6340:	andeq	r8, r0, r6, lsl #12
    6344:	andeq	fp, r1, r0, lsr r1
    6348:	andeq	fp, r1, r6, lsr #3
    634c:	andeq	fp, r1, lr, asr #32
    6350:	andeq	r8, r0, r6, lsr #10
    6354:	andeq	r9, r0, r0, ror #14
    6358:	andeq	r8, r0, r8, asr r4
    635c:	strdeq	fp, [r1], -ip
    6360:	andeq	fp, r1, r6, ror #1
    6364:	andeq	fp, r1, lr, asr #1
    6368:	andeq	sl, r1, sl, lsl #31
    636c:	andeq	r8, r0, r0, ror r3
    6370:	andeq	r9, r0, r4, lsl #12
    6374:	ldrdeq	sl, [r1], -r6
    6378:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    637c:	tstlt	r8, sl, asr pc
    6380:	ldrbvs	r2, [r9, -r0, lsl #2]
    6384:			; <UNDEFINED> instruction: 0x47704610
    6388:	andeq	sl, r1, lr, ror #30
    638c:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    6390:	movwcc	r6, #8019	; 0x1f53
    6394:			; <UNDEFINED> instruction: 0x47706753
    6398:	andeq	sl, r1, sl, asr pc
    639c:			; <UNDEFINED> instruction: 0xf04fb118
    63a0:			; <UNDEFINED> instruction: 0xf7ff31ff
    63a4:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    63a8:	mvnscc	pc, pc, asr #32
    63ac:			; <UNDEFINED> instruction: 0xf7ff4478
    63b0:	svclt	0x0000b9f5
    63b4:	andeq	r8, r0, r0, asr #4
    63b8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    63bc:			; <UNDEFINED> instruction: 0x477066d8
    63c0:	andeq	sl, r1, lr, lsr #30
    63c4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    63c8:			; <UNDEFINED> instruction: 0x47706698
    63cc:	andeq	sl, r1, r2, lsr #30
    63d0:			; <UNDEFINED> instruction: 0x460cb538
    63d4:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    63d8:	subcs	r4, pc, #1048576	; 0x100000
    63dc:			; <UNDEFINED> instruction: 0xf105447d
    63e0:			; <UNDEFINED> instruction: 0xf7fc0014
    63e4:	movwcs	lr, #2146	; 0x862
    63e8:	rsbcc	pc, r3, r5, lsl #17
    63ec:			; <UNDEFINED> instruction: 0xf0044b08
    63f0:			; <UNDEFINED> instruction: 0xf0040001
    63f4:			; <UNDEFINED> instruction: 0xf0040102
    63f8:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    63fc:	strvc	pc, [r0], #1028	; 0x404
    6400:	andne	lr, r3, r3, asr #19
    6404:			; <UNDEFINED> instruction: 0x671c665a
    6408:	svclt	0x0000bd38
    640c:	andeq	sl, r1, ip, lsl #30
    6410:	andeq	sl, r1, lr, ror #29
    6414:	blmi	432b7c <__assert_fail@plt+0x430418>
    6418:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    641c:	blcc	f030 <__assert_fail@plt+0xc8cc>
    6420:	movwcs	fp, #7960	; 0x1f18
    6424:	tstlt	r2, r3
    6428:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    642c:	blmi	2de440 <__assert_fail@plt+0x2dbcdc>
    6430:	mrcvs	4, 2, r4, cr11, cr11, {3}
    6434:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    6438:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    643c:	blmi	21e450 <__assert_fail@plt+0x21bcec>
    6440:	svcvs	0x001b447b
    6444:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    6448:	orrvc	pc, r0, #1124073472	; 0x43000000
    644c:	stmdami	r5, {r0, r1, sp, lr}
    6450:	andscc	r4, r4, r8, ror r4
    6454:	svclt	0x00004770
    6458:	ldrdeq	sl, [r1], -r0
    645c:			; <UNDEFINED> instruction: 0x0001aeb8
    6460:	andeq	sl, r1, r8, lsr #29
    6464:	muleq	r1, r8, lr
    6468:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    646c:			; <UNDEFINED> instruction: 0x4604447b
    6470:	cmplt	r0, r8, lsl r8
    6474:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6478:	svclt	0x00181c43
    647c:	adcmi	r2, r0, #67108864	; 0x4000000
    6480:	movwcs	fp, #3864	; 0xf18
    6484:	blmi	1f49b8 <__assert_fail@plt+0x1f2254>
    6488:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    648c:	svclt	0x00181c58
    6490:	adcmi	r2, r3, #1
    6494:	andcs	fp, r0, r8, lsl pc
    6498:	andcs	fp, r1, r0, lsl sp
    649c:	svclt	0x0000bd10
    64a0:	andeq	sl, r1, ip, ror lr
    64a4:	andeq	sl, r1, r0, lsr #26
    64a8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    64ac:	tstlt	r8, r8, lsl r8
    64b0:	ldmdblt	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64b4:	rscscc	pc, pc, pc, asr #32
    64b8:	svclt	0x00004770
    64bc:	andeq	sl, r1, lr, lsr lr
    64c0:	cfstr32mi	mvfx11, [ip], {16}
    64c4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    64c8:	ldfltd	f3, [r0, #-0]
    64cc:			; <UNDEFINED> instruction: 0xf04f480a
    64d0:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    64d4:			; <UNDEFINED> instruction: 0xf962f7ff
    64d8:	stmdacs	r0, {r5, fp, sp, lr}
    64dc:	blmi	1facb8 <__assert_fail@plt+0x1f8554>
    64e0:	eorvc	pc, r8, #1325400064	; 0x4f000000
    64e4:	stmdami	r7, {r1, r2, r8, fp, lr}
    64e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    64ec:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    64f0:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64f4:	andeq	sl, r1, r4, lsr #28
    64f8:	andeq	r8, r0, sl, lsl r1
    64fc:	andeq	r8, r0, r8, ror r2
    6500:	andeq	r8, r0, r6, lsl #2
    6504:	andeq	r8, r0, sl, lsl r1
    6508:	movwcs	fp, #1038	; 0x40e
    650c:	addlt	fp, r4, r0, lsr r5
    6510:	ldrd	pc, [r8], #-143	; 0xffffff71
    6514:			; <UNDEFINED> instruction: 0xf8dfac07
    6518:	ldrmi	ip, [sl], -r8, asr #32
    651c:			; <UNDEFINED> instruction: 0xf85444fe
    6520:	ldrmi	r5, [r9], -r4, lsl #22
    6524:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6528:	ldrdgt	pc, [r0], -ip
    652c:	andgt	pc, ip, sp, asr #17
    6530:	stceq	0, cr15, [r0], {79}	; 0x4f
    6534:	strpl	lr, [r0], #-2509	; 0xfffff633
    6538:			; <UNDEFINED> instruction: 0xf7ff9402
    653c:	bmi	285150 <__assert_fail@plt+0x2829ec>
    6540:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6548:	subsmi	r9, sl, r3, lsl #22
    654c:	andlt	sp, r4, r4, lsl #2
    6550:	ldrhtmi	lr, [r0], -sp
    6554:	ldrbmi	fp, [r0, -r3]!
    6558:	ldcl	7, cr15, [r6, #1004]	; 0x3ec
    655c:	strdeq	sl, [r1], -r4
    6560:			; <UNDEFINED> instruction: 0x000002b4
    6564:	andeq	sl, r1, lr, asr #15
    6568:	addlt	fp, r3, r0, lsl #10
    656c:	stmib	sp, {r8, r9, sp}^
    6570:	ldrmi	r1, [sl], -r0, lsl #4
    6574:			; <UNDEFINED> instruction: 0xf7ff4619
    6578:	andlt	pc, r3, r5, ror #21
    657c:	blx	1446fa <__assert_fail@plt+0x141f96>
    6580:	addlt	fp, r3, r0, lsr r5
    6584:			; <UNDEFINED> instruction: 0x460c4615
    6588:	movwls	r2, #4608	; 0x1200
    658c:			; <UNDEFINED> instruction: 0x46234611
    6590:			; <UNDEFINED> instruction: 0xf7ff9500
    6594:	ldrdlt	pc, [r3], -r7
    6598:	svclt	0x0000bd30
    659c:	svclt	0x0000e466
    65a0:	movwcs	fp, #1039	; 0x40f
    65a4:	addlt	fp, r5, r0, lsr r5
    65a8:	ldrd	pc, [ip], #-143	; 0xffffff71
    65ac:			; <UNDEFINED> instruction: 0xf8dfac08
    65b0:	ldrmi	ip, [sl], -ip, asr #32
    65b4:			; <UNDEFINED> instruction: 0xf85444fe
    65b8:	ldrmi	r5, [r9], -r4, lsl #22
    65bc:			; <UNDEFINED> instruction: 0xf85e2002
    65c0:			; <UNDEFINED> instruction: 0xf8dcc00c
    65c4:			; <UNDEFINED> instruction: 0xf8cdc000
    65c8:			; <UNDEFINED> instruction: 0xf04fc00c
    65cc:	stmib	sp, {sl, fp}^
    65d0:	strls	r5, [r2], #-1024	; 0xfffffc00
    65d4:	blx	fedc45d8 <__assert_fail@plt+0xfedc1e74>
    65d8:	blmi	218e04 <__assert_fail@plt+0x2166a0>
    65dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    65e0:	blls	e0650 <__assert_fail@plt+0xddeec>
    65e4:	qaddle	r4, sl, r4
    65e8:	pop	{r0, r2, ip, sp, pc}
    65ec:	andlt	r4, r4, r0, lsr r0
    65f0:			; <UNDEFINED> instruction: 0xf7fb4770
    65f4:	svclt	0x0000ed8a
    65f8:	andeq	sl, r1, ip, asr r7
    65fc:			; <UNDEFINED> instruction: 0x000002b4
    6600:	andeq	sl, r1, r4, lsr r7
    6604:	movwcs	fp, #1039	; 0x40f
    6608:	addlt	fp, r5, r0, lsr r5
    660c:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6610:			; <UNDEFINED> instruction: 0xf8dfac08
    6614:			; <UNDEFINED> instruction: 0x461ac05c
    6618:			; <UNDEFINED> instruction: 0xf85444fe
    661c:	ldrmi	r5, [r9], -r4, lsl #22
    6620:			; <UNDEFINED> instruction: 0xf85e2004
    6624:			; <UNDEFINED> instruction: 0xf8dcc00c
    6628:			; <UNDEFINED> instruction: 0xf8cdc000
    662c:			; <UNDEFINED> instruction: 0xf04fc00c
    6630:	stmib	sp, {sl, fp}^
    6634:	strls	r5, [r2], #-1024	; 0xfffffc00
    6638:	blx	fe14463c <__assert_fail@plt+0xfe141ed8>
    663c:	vpmax.s8	d20, d7, d13
    6640:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    6644:	addmi	r6, fp, #332	; 0x14c
    6648:	movwcc	fp, #8156	; 0x1fdc
    664c:	bmi	2a03a0 <__assert_fail@plt+0x29dc3c>
    6650:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6654:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6658:	subsmi	r9, sl, r3, lsl #22
    665c:	andlt	sp, r5, r4, lsl #2
    6660:	ldrhtmi	lr, [r0], -sp
    6664:	ldrbmi	fp, [r0, -r4]!
    6668:	stcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    666c:	strdeq	sl, [r1], -r8
    6670:			; <UNDEFINED> instruction: 0x000002b4
    6674:	andeq	sl, r1, r6, lsr #25
    6678:			; <UNDEFINED> instruction: 0x0001a6be
    667c:	movwcs	fp, #1039	; 0x40f
    6680:	addlt	fp, r5, r0, lsl #10
    6684:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    6688:			; <UNDEFINED> instruction: 0xf8dfac06
    668c:			; <UNDEFINED> instruction: 0x461ac030
    6690:			; <UNDEFINED> instruction: 0xf85444fe
    6694:	ldrmi	r5, [r9], -r4, lsl #22
    6698:			; <UNDEFINED> instruction: 0xf85e2005
    669c:			; <UNDEFINED> instruction: 0xf8dcc00c
    66a0:			; <UNDEFINED> instruction: 0xf8cdc000
    66a4:			; <UNDEFINED> instruction: 0xf04fc00c
    66a8:	stmib	sp, {sl, fp}^
    66ac:	strls	r5, [r2], #-1024	; 0xfffffc00
    66b0:	blx	12446b4 <__assert_fail@plt+0x1241f50>
    66b4:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66b8:	andeq	sl, r1, r0, lsl #13
    66bc:			; <UNDEFINED> instruction: 0x000002b4
    66c0:			; <UNDEFINED> instruction: 0x4604b510
    66c4:	cdp2	0, 12, cr15, cr0, cr0, {0}
    66c8:	strtmi	fp, [r1], -r8, lsr #2
    66cc:	ldmfd	sp!, {sp}
    66d0:			; <UNDEFINED> instruction: 0xf7ff4010
    66d4:			; <UNDEFINED> instruction: 0xf7fbb863
    66d8:	stmdavs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    66dc:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    66e0:	stmdami	r2, {r0, r9, sl, lr}
    66e4:			; <UNDEFINED> instruction: 0xf7ff4478
    66e8:	svclt	0x0000ffc9
    66ec:	andeq	r7, r0, r4, ror #31
    66f0:	movwcs	fp, #1039	; 0x40f
    66f4:	addlt	fp, r5, r0, lsl #10
    66f8:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    66fc:			; <UNDEFINED> instruction: 0xf8dfac06
    6700:			; <UNDEFINED> instruction: 0x461ac030
    6704:			; <UNDEFINED> instruction: 0xf85444fe
    6708:	ldrmi	r5, [r9], -r4, lsl #22
    670c:			; <UNDEFINED> instruction: 0xf85e2006
    6710:			; <UNDEFINED> instruction: 0xf8dcc00c
    6714:			; <UNDEFINED> instruction: 0xf8cdc000
    6718:			; <UNDEFINED> instruction: 0xf04fc00c
    671c:	stmib	sp, {sl, fp}^
    6720:	strls	r5, [r2], #-1024	; 0xfffffc00
    6724:	blx	3c4728 <__assert_fail@plt+0x3c1fc4>
    6728:	svc	0x00e8f7fb
    672c:	andeq	sl, r1, ip, lsl #12
    6730:			; <UNDEFINED> instruction: 0x000002b4
    6734:	movwcs	fp, #1039	; 0x40f
    6738:	addlt	fp, r5, r0, lsr r5
    673c:	ldrd	pc, [ip], #-143	; 0xffffff71
    6740:			; <UNDEFINED> instruction: 0xf8dfac08
    6744:	ldrmi	ip, [sl], -ip, asr #32
    6748:			; <UNDEFINED> instruction: 0xf85444fe
    674c:	ldrmi	r5, [r9], -r4, lsl #22
    6750:			; <UNDEFINED> instruction: 0xf85e2007
    6754:			; <UNDEFINED> instruction: 0xf8dcc00c
    6758:			; <UNDEFINED> instruction: 0xf8cdc000
    675c:			; <UNDEFINED> instruction: 0xf04fc00c
    6760:	stmib	sp, {sl, fp}^
    6764:	strls	r5, [r2], #-1024	; 0xfffffc00
    6768:			; <UNDEFINED> instruction: 0xf9ecf7ff
    676c:	blmi	218f98 <__assert_fail@plt+0x216834>
    6770:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6774:	blls	e07e4 <__assert_fail@plt+0xde080>
    6778:	qaddle	r4, sl, r4
    677c:	pop	{r0, r2, ip, sp, pc}
    6780:	andlt	r4, r4, r0, lsr r0
    6784:			; <UNDEFINED> instruction: 0xf7fb4770
    6788:	svclt	0x0000ecc0
    678c:	andeq	sl, r1, r8, asr #11
    6790:			; <UNDEFINED> instruction: 0x000002b4
    6794:	andeq	sl, r1, r0, lsr #11
    6798:	movwcs	fp, #1038	; 0x40e
    679c:	addlt	fp, r4, r0, lsr r5
    67a0:	ldrd	pc, [ip], #-143	; 0xffffff71
    67a4:			; <UNDEFINED> instruction: 0xf8dfac07
    67a8:	strmi	ip, [r2], -ip, asr #32
    67ac:			; <UNDEFINED> instruction: 0xf85444fe
    67b0:	ldrmi	r5, [r9], -r4, lsl #22
    67b4:			; <UNDEFINED> instruction: 0xf85e2007
    67b8:			; <UNDEFINED> instruction: 0xf8dcc00c
    67bc:			; <UNDEFINED> instruction: 0xf8cdc000
    67c0:			; <UNDEFINED> instruction: 0xf04fc00c
    67c4:	stmib	sp, {sl, fp}^
    67c8:	strls	r5, [r2], #-1024	; 0xfffffc00
    67cc:			; <UNDEFINED> instruction: 0xf9baf7ff
    67d0:	blmi	218ffc <__assert_fail@plt+0x216898>
    67d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    67d8:	blls	e0848 <__assert_fail@plt+0xde0e4>
    67dc:	qaddle	r4, sl, r4
    67e0:	pop	{r2, ip, sp, pc}
    67e4:	andlt	r4, r3, r0, lsr r0
    67e8:			; <UNDEFINED> instruction: 0xf7fb4770
    67ec:	svclt	0x0000ec8e
    67f0:	andeq	sl, r1, r4, ror #10
    67f4:			; <UNDEFINED> instruction: 0x000002b4
    67f8:	andeq	sl, r1, ip, lsr r5
    67fc:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6800:	ldrbtmi	fp, [ip], #1039	; 0x40f
    6804:	addlt	fp, r5, r0, lsr r5
    6808:	stcge	8, cr4, [r8], {18}
    680c:			; <UNDEFINED> instruction: 0xf8542300
    6810:	ldrmi	r5, [sl], -r4, lsl #22
    6814:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    6818:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    681c:			; <UNDEFINED> instruction: 0xf04f9003
    6820:	bne	ffa06828 <__assert_fail@plt+0xffa040c4>
    6824:	strpl	lr, [r0], #-2509	; 0xfffff633
    6828:	andcs	fp, r1, r8, lsl pc
    682c:			; <UNDEFINED> instruction: 0xf7ff9402
    6830:	bmi	284e5c <__assert_fail@plt+0x2826f8>
    6834:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6838:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    683c:	subsmi	r9, sl, r3, lsl #22
    6840:	andlt	sp, r5, r4, lsl #2
    6844:	ldrhtmi	lr, [r0], -sp
    6848:	ldrbmi	fp, [r0, -r4]!
    684c:	mrrc	7, 15, pc, ip, cr11	; <UNPREDICTABLE>
    6850:	andeq	sl, r1, lr, lsl #10
    6854:			; <UNDEFINED> instruction: 0x000002b4
    6858:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    685c:	andcs	r2, r1, r0, lsl #2
    6860:	bllt	144864 <__assert_fail@plt+0x142100>
    6864:			; <UNDEFINED> instruction: 0x460cb5f8
    6868:			; <UNDEFINED> instruction: 0x46054616
    686c:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    6870:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    6874:	pop	{r0, r3, r4, fp, lr}
    6878:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    687c:	svclt	0x00bef7ff
    6880:			; <UNDEFINED> instruction: 0xf8144817
    6884:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    6888:			; <UNDEFINED> instruction: 0xffb8f7ff
    688c:			; <UNDEFINED> instruction: 0xf1a62e01
    6890:	rscle	r0, pc, r2, lsl #6
    6894:	mrrcne	15, 1, r4, lr, cr3
    6898:	ldrbtmi	r4, [pc], #-1062	; 68a0 <__assert_fail@plt+0x413c>
    689c:	blne	848f4 <__assert_fail@plt+0x82190>
    68a0:			; <UNDEFINED> instruction: 0xf7ff4638
    68a4:	adcsmi	pc, r4, #684	; 0x2ac
    68a8:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    68ac:	ldfltp	f5, [r8, #904]!	; 0x388
    68b0:	stmdami	sp, {r0, r9, sl, lr}
    68b4:			; <UNDEFINED> instruction: 0xf7ff4478
    68b8:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    68bc:			; <UNDEFINED> instruction: 0xe7dfd0da
    68c0:	rscsle	r2, r4, r0, lsl #20
    68c4:			; <UNDEFINED> instruction: 0xf8144809
    68c8:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    68cc:			; <UNDEFINED> instruction: 0xff96f7ff
    68d0:			; <UNDEFINED> instruction: 0xf1a62e01
    68d4:	bicsle	r0, sp, r2, lsl #6
    68d8:	svclt	0x0000bdf8
    68dc:	andeq	r7, r0, lr, lsr r2
    68e0:	andeq	r7, r0, sl, ror #28
    68e4:	andeq	r7, r0, lr, asr #28
    68e8:	andeq	r7, r0, r0, lsr lr
    68ec:	andeq	r7, r0, r6, lsr #28
    68f0:	stmdami	r2, {r0, r9, sl, lr}
    68f4:			; <UNDEFINED> instruction: 0xf7ff4478
    68f8:	svclt	0x0000bf1d
    68fc:	andeq	r7, r0, r4, lsl #28
    6900:	strmi	fp, [fp], -r0, lsl #10
    6904:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    6908:			; <UNDEFINED> instruction: 0x46024614
    690c:	andcs	r4, r6, r9, ror r4
    6910:			; <UNDEFINED> instruction: 0xf7ff9400
    6914:			; <UNDEFINED> instruction: 0xf7fbfdf9
    6918:	svclt	0x0000eef2
    691c:	andeq	r7, r0, ip, lsl #28
    6920:	addlt	fp, r3, r0, lsl #10
    6924:	andne	lr, r0, #3358720	; 0x334000
    6928:	stmdbmi	r3, {r1, r9, sl, lr}
    692c:	ldrbtmi	r2, [r9], #-6
    6930:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    6934:	mcr	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6938:	andeq	r7, r0, sl, lsl #28
    693c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    6940:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    6944:	strtmi	fp, [r3], -ip, asr #2
    6948:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    694c:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    6950:	bl	1b44944 <__assert_fail@plt+0x1b421e0>
    6954:	stccs	0, cr6, [r0], {44}	; 0x2c
    6958:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    695c:	andeq	sl, r1, r0, lsr #20
    6960:	bcs	4e270 <__assert_fail@plt+0x4bb0c>
    6964:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    6968:	cmplt	r1, ip, lsl #12
    696c:	svclt	0x00182801
    6970:			; <UNDEFINED> instruction: 0xf7fb2002
    6974:			; <UNDEFINED> instruction: 0x4601ecf6
    6978:	pop	{r5, r9, sl, lr}
    697c:			; <UNDEFINED> instruction: 0xf7fb4010
    6980:	stmdacs	r1, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, pc}
    6984:	andcs	fp, r2, r8, lsl pc
    6988:	stcl	7, cr15, [sl], #1004	; 0x3ec
    698c:			; <UNDEFINED> instruction: 0x4010e8bd
    6990:	bllt	ffac4984 <__assert_fail@plt+0xffac2220>
    6994:	rscscc	pc, pc, pc, asr #32
    6998:	svclt	0x00004770
    699c:			; <UNDEFINED> instruction: 0x4604b538
    69a0:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    69a4:	teqlt	sp, sp, lsl r8
    69a8:	and	r4, r1, fp, lsr #12
    69ac:	tstlt	fp, fp, lsl r8
    69b0:	adcmi	r6, r2, #5898240	; 0x5a0000
    69b4:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    69b8:			; <UNDEFINED> instruction: 0xf7fb2008
    69bc:	stmdacs	r0, {r2, r3, r7, sl, fp, sp, lr, pc}
    69c0:	blmi	13adac <__assert_fail@plt+0x138648>
    69c4:	strpl	lr, [r0], #-2496	; 0xfffff640
    69c8:	andsvs	r4, r8, fp, ror r4
    69cc:	svclt	0x0000bd38
    69d0:			; <UNDEFINED> instruction: 0x0001a9be
    69d4:	muleq	r1, r8, r9
    69d8:	svclt	0x00004770
    69dc:			; <UNDEFINED> instruction: 0x46024b1e
    69e0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    69e4:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    69e8:	subsvs	r4, sl, lr, ror r4
    69ec:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    69f0:	cdp2	0, 15, cr15, cr0, cr6, {0}
    69f4:			; <UNDEFINED> instruction: 0xf0052000
    69f8:	ldrtmi	pc, [r0], -r5, lsl #24	; <UNPREDICTABLE>
    69fc:			; <UNDEFINED> instruction: 0xf7fb447d
    6a00:	biclt	lr, r0, r4, lsl #24
    6a04:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6a08:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    6a0c:	bl	fe0c4a00 <__assert_fail@plt+0xfe0c229c>
    6a10:			; <UNDEFINED> instruction: 0xf7fb2000
    6a14:	andcs	lr, r1, r6, lsr #25
    6a18:	stc	7, cr15, [r2], #1004	; 0x3ec
    6a1c:			; <UNDEFINED> instruction: 0xf7fb2002
    6a20:	ldmdami	r2, {r5, r7, sl, fp, sp, lr, pc}
    6a24:			; <UNDEFINED> instruction: 0xf7fd4478
    6a28:	blmi	485a8c <__assert_fail@plt+0x483328>
    6a2c:	pop	{r3, r5, r6, r7, fp, ip, lr}
    6a30:			; <UNDEFINED> instruction: 0xf7ff4070
    6a34:	stmdbmi	pc, {r0, r6, r7, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    6a38:	strmi	r2, [r4], -r5, lsl #4
    6a3c:			; <UNDEFINED> instruction: 0xf7fb4479
    6a40:			; <UNDEFINED> instruction: 0x4605eb5e
    6a44:			; <UNDEFINED> instruction: 0xf7fb4620
    6a48:	stmdbmi	fp, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6a4c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    6a50:	strtmi	r4, [r8], -r3, lsl #12
    6a54:	mrc2	7, 0, pc, cr2, cr15, {7}
    6a58:	andeq	sl, r1, lr, ror r9
    6a5c:	muleq	r0, r0, sp
    6a60:			; <UNDEFINED> instruction: 0xffffff4d
    6a64:	andeq	sl, r1, r4, lsl r3
    6a68:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6a6c:			; <UNDEFINED> instruction: 0xffffff39
    6a70:	andeq	r0, r0, r8, ror #5
    6a74:	andeq	r7, r0, r4, asr #26
    6a78:	andeq	r7, r0, r6, asr sp
    6a7c:	orrslt	r7, fp, #4390912	; 0x430000
    6a80:	blcs	1ca4c90 <__assert_fail@plt+0x1ca252c>
    6a84:	movwcs	fp, #3860	; 0xf14
    6a88:	orrvc	pc, r0, #1325400064	; 0x4f000000
    6a8c:	bcs	1df381c <__assert_fail@plt+0x1df10b8>
    6a90:	svclt	0x000878c2
    6a94:	orreq	pc, r0, #67	; 0x43
    6a98:	bcs	1e33768 <__assert_fail@plt+0x1e31004>
    6a9c:	svclt	0x00087902
    6aa0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    6aa4:	bcs	1cb36b4 <__assert_fail@plt+0x1cb0f50>
    6aa8:	svclt	0x00087942
    6aac:	nopeq	{67}	; 0x43
    6ab0:	bcs	1df3200 <__assert_fail@plt+0x1df0a9c>
    6ab4:	svclt	0x00087982
    6ab8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    6abc:	bcs	1e3314c <__assert_fail@plt+0x1e309e8>
    6ac0:	svclt	0x000879c2
    6ac4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    6ac8:	bcs	1cb3098 <__assert_fail@plt+0x1cb0934>
    6acc:	svclt	0x00087a02
    6ad0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    6ad4:	bcs	1df2fe4 <__assert_fail@plt+0x1df0880>
    6ad8:	svclt	0x00087a42
    6adc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    6ae0:	svclt	0x00082a78
    6ae4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6ae8:			; <UNDEFINED> instruction: 0x47704618
    6aec:	svclt	0x00004770
    6af0:	andcs	r4, r4, r0, lsr #20
    6af4:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    6af8:	addlt	fp, r9, r0, lsr r5
    6afc:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b00:	movwls	r6, #30747	; 0x781b
    6b04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b08:			; <UNDEFINED> instruction: 0xf7fb9101
    6b0c:	stmdbls	r1, {r1, r5, r8, r9, fp, sp, lr, pc}
    6b10:	andcs	fp, r0, #24, 2
    6b14:	stmib	sp, {r8, r9, sp}^
    6b18:	andcs	r2, r4, r4, lsl #6
    6b1c:	movwcs	r2, #512	; 0x200
    6b20:	movwcs	lr, #10701	; 0x29cd
    6b24:	b	16c4b18 <__assert_fail@plt+0x16c23b4>
    6b28:			; <UNDEFINED> instruction: 0xf7fbb148
    6b2c:	stmdavs	r3, {r4, r7, sl, fp, sp, lr, pc}
    6b30:	blcc	598348 <__assert_fail@plt+0x595be4>
    6b34:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    6b38:	andcs	fp, r1, r8, lsl #30
    6b3c:	bmi	3faf70 <__assert_fail@plt+0x3f880c>
    6b40:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6b44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b48:	subsmi	r9, sl, r7, lsl #22
    6b4c:	andlt	sp, r9, r1, lsl #2
    6b50:			; <UNDEFINED> instruction: 0xf7fbbd30
    6b54:	stmdbmi	sl, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    6b58:	andcs	r2, r0, r5, lsl #4
    6b5c:			; <UNDEFINED> instruction: 0xf7fb4479
    6b60:	strmi	lr, [r5], -lr, asr #21
    6b64:			; <UNDEFINED> instruction: 0xf7fb6820
    6b68:	strmi	lr, [r1], -sl, asr #23
    6b6c:			; <UNDEFINED> instruction: 0xf7ff4628
    6b70:	svclt	0x0000fd85
    6b74:	andeq	sl, r1, sl, lsl r2
    6b78:			; <UNDEFINED> instruction: 0x000002b4
    6b7c:	andeq	sl, r1, lr, asr #3
    6b80:	andeq	r7, r0, r4, asr ip
    6b84:	andcs	r4, r4, r2, lsl sl
    6b88:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    6b8c:	addlt	fp, r9, r0, lsl #10
    6b90:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b94:	movwls	r6, #30747	; 0x781b
    6b98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b9c:			; <UNDEFINED> instruction: 0xf7fb9101
    6ba0:	ldmdblt	r8!, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    6ba4:	movwcs	lr, #18909	; 0x49dd
    6ba8:	stmdbls	r1, {r2, sp}
    6bac:	movwcs	lr, #10701	; 0x29cd
    6bb0:	b	544ba4 <__assert_fail@plt+0x542440>
    6bb4:	blmi	1d93dc <__assert_fail@plt+0x1d6c78>
    6bb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6bbc:	blls	1e0c2c <__assert_fail@plt+0x1de4c8>
    6bc0:	qaddle	r4, sl, r3
    6bc4:	andlt	r2, r9, r1
    6bc8:	blx	144d46 <__assert_fail@plt+0x1425e2>
    6bcc:	b	fe744bc0 <__assert_fail@plt+0xfe74245c>
    6bd0:	andeq	sl, r1, r6, lsl #3
    6bd4:			; <UNDEFINED> instruction: 0x000002b4
    6bd8:	andeq	sl, r1, r8, asr r1
    6bdc:	andcs	r4, r1, #2048	; 0x800
    6be0:	andsvs	r4, sl, fp, ror r4
    6be4:	svclt	0x00004770
    6be8:	andeq	sl, r1, r8, lsl #15
    6bec:			; <UNDEFINED> instruction: 0x4604b538
    6bf0:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    6bf4:			; <UNDEFINED> instruction: 0xb12b686b
    6bf8:	andcs	r4, r8, #7168	; 0x1c00
    6bfc:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    6c00:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    6c04:	stmdane	r8!, {r3, r8, sp}^
    6c08:	stc	7, cr15, [r4, #-1004]!	; 0xfffffc14
    6c0c:	rsbvs	r2, fp, r1, lsl #6
    6c10:	svclt	0x0000e7f2
    6c14:	andeq	sl, r1, r6, ror r7
    6c18:	andeq	sl, r1, sl, ror #14
    6c1c:	tstcs	r4, sp, lsl #20
    6c20:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6c24:	addlt	fp, r3, r0, lsl #10
    6c28:			; <UNDEFINED> instruction: 0x466858d3
    6c2c:	movwls	r6, #6171	; 0x181b
    6c30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6c34:	stc	7, cr15, [lr, #-1004]	; 0xfffffc14
    6c38:	blmi	1d9460 <__assert_fail@plt+0x1d6cfc>
    6c3c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    6c40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c44:	subsmi	r9, sl, r1, lsl #22
    6c48:	andlt	sp, r3, r2, lsl #2
    6c4c:	blx	144dca <__assert_fail@plt+0x142666>
    6c50:	b	16c4c44 <__assert_fail@plt+0x16c24e0>
    6c54:	andeq	sl, r1, lr, ror #1
    6c58:			; <UNDEFINED> instruction: 0x000002b4
    6c5c:	ldrdeq	sl, [r1], -r4
    6c60:	blt	dc4c54 <__assert_fail@plt+0xdc24f0>
    6c64:	blmi	7994e0 <__assert_fail@plt+0x796d7c>
    6c68:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    6c6c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    6c70:	movwls	r6, #22555	; 0x581b
    6c74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6c78:			; <UNDEFINED> instruction: 0xf64db320
    6c7c:	vsubl.s8	q11, d20, d3
    6c80:	vqsub.s8	d19, d4, d11
    6c84:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    6c88:	blx	fe8884ce <__assert_fail@plt+0xfe885d6a>
    6c8c:	vst1.8	{d19-d22}, [pc], r0
    6c90:	stfges	f7, [r3, #-488]	; 0xfffffe18
    6c94:	ldceq	12, cr10, [r3], {1}
    6c98:	blx	1ab8a6 <__assert_fail@plt+0x1a9142>
    6c9c:	blx	478f2 <__assert_fail@plt+0x4518e>
    6ca0:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    6ca4:			; <UNDEFINED> instruction: 0xf7fbe008
    6ca8:	stmdavs	r3, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    6cac:	tstle	r9, r4, lsl #22
    6cb0:	muleq	r3, r5, r8
    6cb4:	andeq	lr, r3, r4, lsl #17
    6cb8:	strtmi	r4, [r0], -r9, lsr #12
    6cbc:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cc0:	blle	ffc10cc8 <__assert_fail@plt+0xffc0e564>
    6cc4:	blmi	1994e8 <__assert_fail@plt+0x196d84>
    6cc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ccc:	blls	160d3c <__assert_fail@plt+0x15e5d8>
    6cd0:	qaddle	r4, sl, r1
    6cd4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    6cd8:	b	5c4ccc <__assert_fail@plt+0x5c2568>
    6cdc:	andeq	sl, r1, r8, lsr #1
    6ce0:			; <UNDEFINED> instruction: 0x000002b4
    6ce4:	andeq	sl, r1, r8, asr #32
    6ce8:	svclt	0x00004770
    6cec:	svclt	0x00004770
    6cf0:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    6cf4:	blcs	20d68 <__assert_fail@plt+0x1e604>
    6cf8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    6cfc:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    6d00:			; <UNDEFINED> instruction: 0xd12a2b2d
    6d04:	blcs	9a4e18 <__assert_fail@plt+0x9a26b4>
    6d08:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    6d0c:			; <UNDEFINED> instruction: 0xf1a33002
    6d10:	stmdbcs	r9, {r4, r5, r8}
    6d14:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    6d18:			; <UNDEFINED> instruction: 0xf8144604
    6d1c:			; <UNDEFINED> instruction: 0xf1a33f01
    6d20:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    6d24:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    6d28:	ldfltd	f3, [r0], #-136	; 0xffffff78
    6d2c:	andcs	r4, sl, #26214400	; 0x1900000
    6d30:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d34:	andcs	r4, sl, #17825792	; 0x1100000
    6d38:			; <UNDEFINED> instruction: 0xf7fbbc30
    6d3c:			; <UNDEFINED> instruction: 0xf04fb93b
    6d40:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    6d44:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    6d48:			; <UNDEFINED> instruction: 0x4619b11a
    6d4c:			; <UNDEFINED> instruction: 0xf7fb220a
    6d50:			; <UNDEFINED> instruction: 0x4611b931
    6d54:			; <UNDEFINED> instruction: 0xf7fb220a
    6d58:			; <UNDEFINED> instruction: 0xf04fb92d
    6d5c:			; <UNDEFINED> instruction: 0x477030ff
    6d60:	andeq	sl, r1, r6, ror r6
    6d64:	blt	5c4d58 <__assert_fail@plt+0x5c25f4>
    6d68:	mvnsmi	lr, #737280	; 0xb4000
    6d6c:	strmi	r2, [r4], -r1, lsl #2
    6d70:			; <UNDEFINED> instruction: 0xf7fb2000
    6d74:	vmlsmi.f64	d30, d30, d22
    6d78:	andcc	r4, r1, lr, ror r4
    6d7c:	strcs	sp, [r0, -sl, rrx]
    6d80:	strmi	r2, [r8], -r1, lsl #2
    6d84:	bl	ff744d78 <__assert_fail@plt+0xff742614>
    6d88:	rsbsle	r3, r2, r1
    6d8c:	tstcs	r1, r0, lsl #10
    6d90:			; <UNDEFINED> instruction: 0xf7fb2002
    6d94:	ldrdcc	lr, [r1], -r6
    6d98:	blmi	11bae38 <__assert_fail@plt+0x11b86d4>
    6d9c:	svclt	0x00182d02
    6da0:			; <UNDEFINED> instruction: 0xf04f2f02
    6da4:	svclt	0x000c0900
    6da8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6dac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6db0:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6db4:	svccs	0x0001b19e
    6db8:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    6dbc:			; <UNDEFINED> instruction: 0xf1b9d035
    6dc0:	eorsle	r0, ip, r1, lsl #30
    6dc4:	svceq	0x0000f1b8
    6dc8:	bmi	efae00 <__assert_fail@plt+0xef869c>
    6dcc:	ldrtmi	r4, [r0], -r3, lsr #12
    6dd0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6dd4:	bl	fe044dc8 <__assert_fail@plt+0xfe042664>
    6dd8:			; <UNDEFINED> instruction: 0xf7fb2003
    6ddc:			; <UNDEFINED> instruction: 0xf1b8ead4
    6de0:	mvnsle	r0, r0, lsl #30
    6de4:	mvnshi	lr, #12386304	; 0xbd0000
    6de8:	bl	c44ddc <__assert_fail@plt+0xc42678>
    6dec:	blcs	260e00 <__assert_fail@plt+0x25e69c>
    6df0:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    6df4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6df8:	b	1244dec <__assert_fail@plt+0x1242688>
    6dfc:	suble	r2, r7, r2, lsl #16
    6e00:	mvnle	r2, r0, lsl #26
    6e04:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    6e08:	mcrcs	8, 0, r6, cr0, cr14, {0}
    6e0c:	svccs	0x0001d0e4
    6e10:	ssatmi	sp, #25, fp, asr #3
    6e14:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6e18:	strtmi	r4, [r3], -sl, lsr #20
    6e1c:	ldrtmi	r2, [r0], -r1, lsl #2
    6e20:			; <UNDEFINED> instruction: 0xf7fb447a
    6e24:	vstrcs	d14, [r1, #-360]	; 0xfffffe98
    6e28:	bmi	9fb554 <__assert_fail@plt+0x9f8df0>
    6e2c:	strtmi	r4, [r3], -r9, lsr #12
    6e30:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    6e34:	bl	1444e28 <__assert_fail@plt+0x14426c4>
    6e38:	svceq	0x0001f1b9
    6e3c:	bmi	8fb54c <__assert_fail@plt+0x8f8de8>
    6e40:	strtmi	r4, [r3], -r9, asr #12
    6e44:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    6e48:	bl	11c4e3c <__assert_fail@plt+0x11c26d8>
    6e4c:	svceq	0x0000f1b8
    6e50:			; <UNDEFINED> instruction: 0xe7c7d1bb
    6e54:	b	ffec4e48 <__assert_fail@plt+0xffec26e4>
    6e58:	blcs	260e6c <__assert_fail@plt+0x25e708>
    6e5c:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    6e60:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    6e64:	b	4c4e58 <__assert_fail@plt+0x4c26f4>
    6e68:	svclt	0x000c2800
    6e6c:	strcs	r2, [r2, -r1, lsl #14]
    6e70:			; <UNDEFINED> instruction: 0xf7fbe786
    6e74:	stmdavs	r3, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    6e78:	orrle	r2, r7, r9, lsl #22
    6e7c:	tstcs	r1, r5, lsl r8
    6e80:			; <UNDEFINED> instruction: 0xf7fb4478
    6e84:	stmdacs	r1, {r2, r9, fp, sp, lr, pc}
    6e88:	svclt	0x00184605
    6e8c:	ldrb	r2, [lr, -r2, lsl #10]!
    6e90:	svclt	0x00182d02
    6e94:	svclt	0x000c2f02
    6e98:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6e9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ea0:	orrsle	r2, ip, r0, lsl #26
    6ea4:			; <UNDEFINED> instruction: 0xf04f4b06
    6ea8:	ldmpl	r3!, {r0, r8, fp}^
    6eac:	usada8	r1, lr, r8, r6
    6eb0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    6eb4:			; <UNDEFINED> instruction: 0x000002b8
    6eb8:	andeq	r7, r0, r2, lsl #21
    6ebc:	ldrdeq	r7, [r0], -sl
    6ec0:	andeq	r0, r0, ip, asr #5
    6ec4:			; <UNDEFINED> instruction: 0x000079bc
    6ec8:	ldrdeq	r7, [r0], -r2
    6ecc:	andeq	r7, r0, r6, ror #19
    6ed0:	andeq	r7, r0, lr, ror #18
    6ed4:	andeq	r7, r0, r0, asr r9
    6ed8:	ldrbmi	fp, [r0, -r0, lsl #2]!
    6edc:	strmi	r4, [r2], -r3, lsl #18
    6ee0:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    6ee4:			; <UNDEFINED> instruction: 0xf7ff4478
    6ee8:	svclt	0x0000bb5b
    6eec:			; <UNDEFINED> instruction: 0x000079b2
    6ef0:	ldrdeq	r7, [r0], -r4
    6ef4:	bllt	fe6c4ee8 <__assert_fail@plt+0xfe6c2784>
    6ef8:			; <UNDEFINED> instruction: 0x4606b5f8
    6efc:	strmi	r4, [pc], -r8, lsr #26
    6f00:	bcs	180fc <__assert_fail@plt+0x15998>
    6f04:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    6f08:	bllt	1ad8760 <__assert_fail@plt+0x1ad5ffc>
    6f0c:			; <UNDEFINED> instruction: 0x46304639
    6f10:	b	4c4f04 <__assert_fail@plt+0x4c27a0>
    6f14:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    6f18:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    6f1c:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    6f20:			; <UNDEFINED> instruction: 0xf7fb681d
    6f24:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    6f28:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    6f2c:			; <UNDEFINED> instruction: 0xf005062d
    6f30:	addlt	r4, r0, #1065353216	; 0x3f800000
    6f34:	orrlt	r4, r3, #335544320	; 0x14000000
    6f38:	rscle	r2, ip, r0, lsl #26
    6f3c:	blx	ffec2f4c <__assert_fail@plt+0xffec07e8>
    6f40:	eorvs	r2, r3, r0, lsl #6
    6f44:	andcs	r4, r5, #24, 18	; 0x60000
    6f48:	ldrbtmi	r2, [r9], #-0
    6f4c:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f50:	strtmi	r4, [r8], -r4, lsl #12
    6f54:	bl	1344f48 <__assert_fail@plt+0x13427e4>
    6f58:			; <UNDEFINED> instruction: 0x4631463a
    6f5c:	strtmi	r4, [r0], -r3, lsl #12
    6f60:	blx	1444f66 <__assert_fail@plt+0x1442802>
    6f64:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    6f68:	blx	febc2f78 <__assert_fail@plt+0xfebc0814>
    6f6c:			; <UNDEFINED> instruction: 0x46304639
    6f70:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f74:	sbcle	r2, lr, r0, lsl #16
    6f78:			; <UNDEFINED> instruction: 0xf7fbe7d0
    6f7c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    6f80:	blmi	23b2ac <__assert_fail@plt+0x238b48>
    6f84:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6f88:	b	ec4f7c <__assert_fail@plt+0xec2818>
    6f8c:	sbcle	r2, r2, r0, lsl #16
    6f90:	addlt	r0, r0, #47185920	; 0x2d00000
    6f94:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    6f98:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    6f9c:	sbfx	sp, r2, #3, #27
    6fa0:	andeq	r9, r1, r0, lsl lr
    6fa4:	andeq	r0, r0, r0, ror #5
    6fa8:	andeq	r7, r0, lr, lsl #19
    6fac:			; <UNDEFINED> instruction: 0x4604b510
    6fb0:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    6fb4:	strmi	fp, [r8], -r3, asr #2
    6fb8:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    6fbc:	strtmi	r4, [r0], -r1, lsl #12
    6fc0:			; <UNDEFINED> instruction: 0x4010e8bd
    6fc4:	blt	1744fb8 <__assert_fail@plt+0x1742854>
    6fc8:	ldrmi	r4, [r9], -r0, lsr #12
    6fcc:			; <UNDEFINED> instruction: 0x4010e8bd
    6fd0:	blt	15c4fc4 <__assert_fail@plt+0x15c2860>
    6fd4:	stmialt	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fd8:			; <UNDEFINED> instruction: 0x4604b510
    6fdc:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    6fe0:	strmi	fp, [r8], -r3, asr #2
    6fe4:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    6fe8:	strtmi	r4, [r0], -r1, lsl #12
    6fec:			; <UNDEFINED> instruction: 0x4010e8bd
    6ff0:	bllt	16c4fe4 <__assert_fail@plt+0x16c2880>
    6ff4:	ldrmi	r4, [r9], -r0, lsr #12
    6ff8:			; <UNDEFINED> instruction: 0x4010e8bd
    6ffc:	bllt	1544ff0 <__assert_fail@plt+0x154288c>
    7000:	blmi	1719974 <__assert_fail@plt+0x1717210>
    7004:	push	{r1, r3, r4, r5, r6, sl, lr}
    7008:	strdlt	r4, [r7], r0
    700c:	pkhtbmi	r5, r1, r3, asr #17
    7010:	movwls	r6, #22555	; 0x581b
    7014:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7018:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    701c:	vadd.i8	d18, d0, d5
    7020:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    7024:	bl	25957c <__assert_fail@plt+0x256e18>
    7028:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    702c:			; <UNDEFINED> instruction: 0xf7fa4628
    7030:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7034:	addshi	pc, r3, r0, asr #32
    7038:	b	24502c <__assert_fail@plt+0x2428c8>
    703c:			; <UNDEFINED> instruction: 0xf8df4e4f
    7040:	tstcs	r8, r0, asr #2
    7044:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    7048:	ldrbtmi	r4, [fp], #1150	; 0x47e
    704c:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    7050:	bl	358a60 <__assert_fail@plt+0x3562fc>
    7054:			; <UNDEFINED> instruction: 0xf8da0001
    7058:	movwls	r3, #4096	; 0x1000
    705c:	b	ffec5050 <__assert_fail@plt+0xffec28ec>
    7060:	svcls	0x00039c02
    7064:			; <UNDEFINED> instruction: 0xf8dae010
    7068:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    706c:	blls	bb664 <__assert_fail@plt+0xb8f00>
    7070:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    7074:	strcs	r9, [r0, -r3, lsl #20]
    7078:	strls	r1, [r2], #-2276	; 0xfffff71c
    707c:	streq	lr, [r7, -r2, asr #22]
    7080:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    7084:	rsble	r9, fp, r3, lsl #14
    7088:	ldrtmi	r4, [r9], -r0, lsr #12
    708c:	movwcs	r2, #574	; 0x23e
    7090:	blx	ff4c30b0 <__assert_fail@plt+0xff4c094c>
    7094:	ldrtmi	r4, [r9], -r0, lsr #12
    7098:			; <UNDEFINED> instruction: 0xf8162300
    709c:	eorscs	ip, lr, #2
    70a0:	andgt	pc, r0, r5, lsl #17
    70a4:	blx	ff2430c4 <__assert_fail@plt+0xff240960>
    70a8:	movwcs	r2, #574	; 0x23e
    70ac:	strmi	r4, [ip], -r7, lsl #12
    70b0:	blx	ff0c30d0 <__assert_fail@plt+0xff0c096c>
    70b4:			; <UNDEFINED> instruction: 0x46214638
    70b8:			; <UNDEFINED> instruction: 0xf8162300
    70bc:	eorscs	ip, lr, #2
    70c0:	andgt	pc, r1, r5, lsl #17
    70c4:	blx	fee430e4 <__assert_fail@plt+0xfee40980>
    70c8:	movwcs	r2, #574	; 0x23e
    70cc:	strmi	r4, [ip], -r7, lsl #12
    70d0:	blx	fecc30f0 <__assert_fail@plt+0xfecc098c>
    70d4:			; <UNDEFINED> instruction: 0x46214638
    70d8:			; <UNDEFINED> instruction: 0xf8162300
    70dc:	eorscs	ip, lr, #2
    70e0:	andgt	pc, r2, r5, lsl #17
    70e4:	blx	fea43104 <__assert_fail@plt+0xfea409a0>
    70e8:	movwcs	r2, #574	; 0x23e
    70ec:	strmi	r4, [ip], -r7, lsl #12
    70f0:	blx	fe8c3110 <__assert_fail@plt+0xfe8c09ac>
    70f4:			; <UNDEFINED> instruction: 0x46214638
    70f8:			; <UNDEFINED> instruction: 0xf8162300
    70fc:	eorscs	ip, lr, #2
    7100:	andgt	pc, r3, r5, lsl #17
    7104:	blx	fe643124 <__assert_fail@plt+0xfe6409c0>
    7108:	movwcs	r2, #574	; 0x23e
    710c:	strmi	r4, [ip], -r7, lsl #12
    7110:	blx	fe4c3130 <__assert_fail@plt+0xfe4c09cc>
    7114:	ldrtmi	r2, [r8], -r0, lsl #6
    7118:			; <UNDEFINED> instruction: 0xf8164621
    711c:	eorscs	ip, lr, #2
    7120:	andgt	pc, r4, r5, lsl #17
    7124:	blx	fe243144 <__assert_fail@plt+0xfe2409e0>
    7128:	movwcs	r2, #574	; 0x23e
    712c:	blx	fe14314c <__assert_fail@plt+0xfe1409e8>
    7130:			; <UNDEFINED> instruction: 0x46484659
    7134:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    7138:			; <UNDEFINED> instruction: 0xff38f7ff
    713c:	orrsle	r2, r2, r0, lsl #16
    7140:			; <UNDEFINED> instruction: 0xf7fb9801
    7144:	strbmi	lr, [r8], -sl, asr #20
    7148:	blmi	299988 <__assert_fail@plt+0x297224>
    714c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7150:	blls	1611c0 <__assert_fail@plt+0x15ea5c>
    7154:	qaddle	r4, sl, r9
    7158:	pop	{r0, r1, r2, ip, sp, pc}
    715c:			; <UNDEFINED> instruction: 0x20168ff0
    7160:	b	ec5154 <__assert_fail@plt+0xec29f0>
    7164:	strb	r2, [pc, r0]!
    7168:	strb	r2, [sp, r0]!
    716c:	svc	0x00ccf7fa
    7170:	andeq	r9, r1, ip, lsl #26
    7174:			; <UNDEFINED> instruction: 0x000002b4
    7178:	ldrdeq	r7, [r0], -r2
    717c:	andeq	r7, r0, r8, asr #19
    7180:			; <UNDEFINED> instruction: 0x000078ba
    7184:	andeq	r9, r1, r4, asr #23
    7188:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    718c:	blt	fe845180 <__assert_fail@plt+0xfe842a1c>
    7190:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    7194:			; <UNDEFINED> instruction: 0xf7fae006
    7198:			; <UNDEFINED> instruction: 0xf7fbef8a
    719c:	stmdavs	r3, {r3, r4, r6, r8, fp, sp, lr, pc}
    71a0:	tstle	lr, r2, lsr #22
    71a4:			; <UNDEFINED> instruction: 0xf7fa1c68
    71a8:			; <UNDEFINED> instruction: 0x4629eed6
    71ac:	cmplt	r0, r4, lsl #12
    71b0:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71b4:	strmi	r0, [r3], -sp, rrx
    71b8:			; <UNDEFINED> instruction: 0x4620429c
    71bc:	ldrmi	sp, [r8], -fp, ror #3
    71c0:	movwcs	fp, #3384	; 0xd38
    71c4:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    71c8:			; <UNDEFINED> instruction: 0xf04fb5f8
    71cc:	svcmi	0x001f33ff
    71d0:	ldrbtmi	r6, [pc], #-3	; 71d8 <__assert_fail@plt+0x4a74>
    71d4:			; <UNDEFINED> instruction: 0x4605b191
    71d8:			; <UNDEFINED> instruction: 0xf7fb460c
    71dc:	mcrrne	8, 15, lr, r3, cr8
    71e0:	eorle	r4, r5, r6, lsl #12
    71e4:	vst1.8	{d20-d22}, [pc :128], r1
    71e8:			; <UNDEFINED> instruction: 0xf7fb6280
    71ec:	andcc	lr, r1, sl, lsr #18
    71f0:	eorvs	fp, lr, ip, lsl pc
    71f4:	andle	r2, fp, r0, lsl #8
    71f8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    71fc:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    7200:			; <UNDEFINED> instruction: 0x0624681c
    7204:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    7208:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    720c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    7210:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    7214:			; <UNDEFINED> instruction: 0xf7fb681d
    7218:			; <UNDEFINED> instruction: 0x4604e8f4
    721c:	strteq	fp, [sp], -r0, lsr #2
    7220:			; <UNDEFINED> instruction: 0xf005b284
    7224:	movwmi	r4, #16638	; 0x40fe
    7228:			; <UNDEFINED> instruction: 0xf7fb4630
    722c:			; <UNDEFINED> instruction: 0xe7e3ea7c
    7230:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    7234:			; <UNDEFINED> instruction: 0xf7fb681d
    7238:	strmi	lr, [r4], -r4, ror #17
    723c:	sbcsle	r2, fp, r0, lsl #16
    7240:	addlt	r0, r4, #47185920	; 0x2d00000
    7244:	rscsmi	pc, lr, r5
    7248:	ldrb	r4, [r5, r4, lsl #6]
    724c:	andeq	r9, r1, lr, lsr fp
    7250:	andeq	r0, r0, r0, ror #5
    7254:			; <UNDEFINED> instruction: 0xf04fb5f8
    7258:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    725c:	andvs	r4, r3, r6, lsl #12
    7260:	tstlt	r1, #124, 8	; 0x7c000000
    7264:			; <UNDEFINED> instruction: 0xf7fb4608
    7268:	strmi	lr, [r5], -r6, ror #20
    726c:	suble	r2, r8, r0, lsl #16
    7270:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7274:	strmi	r1, [r7], -r3, asr #24
    7278:			; <UNDEFINED> instruction: 0x212fd035
    727c:			; <UNDEFINED> instruction: 0xf7fb4628
    7280:			; <UNDEFINED> instruction: 0xb108e992
    7284:	andvc	r2, r3, r0, lsl #6
    7288:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    728c:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    7290:	ldrtmi	r4, [r8], -r0, lsl #4
    7294:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7298:	andsle	r3, r0, r1
    729c:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    72a0:	svc	0x0004f7fa
    72a4:			; <UNDEFINED> instruction: 0x46206037
    72a8:	blmi	7b6a90 <__assert_fail@plt+0x7b432c>
    72ac:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    72b0:			; <UNDEFINED> instruction: 0xf0040624
    72b4:			; <UNDEFINED> instruction: 0xf04444fe
    72b8:			; <UNDEFINED> instruction: 0x46200437
    72bc:	blmi	676aa4 <__assert_fail@plt+0x674340>
    72c0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    72c4:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72c8:			; <UNDEFINED> instruction: 0xb1204604
    72cc:	addlt	r0, r4, #56623104	; 0x3600000
    72d0:	rscsmi	pc, lr, r6
    72d4:	ldrtmi	r4, [r8], -r4, lsl #6
    72d8:	b	9452cc <__assert_fail@plt+0x942b68>
    72dc:			; <UNDEFINED> instruction: 0xf7fa4628
    72e0:	strtmi	lr, [r0], -r6, ror #29
    72e4:	blmi	3f6acc <__assert_fail@plt+0x3f4368>
    72e8:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    72ec:	stm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72f0:	stmdacs	r0, {r2, r9, sl, lr}
    72f4:			; <UNDEFINED> instruction: 0x0636d0f2
    72f8:			; <UNDEFINED> instruction: 0xf006b284
    72fc:	movwmi	r4, #16638	; 0x40fe
    7300:	blmi	2412b8 <__assert_fail@plt+0x23eb54>
    7304:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7308:	ldmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    730c:	stmdacs	r0, {r2, r9, sl, lr}
    7310:	strteq	sp, [fp], -r9, asr #1
    7314:			; <UNDEFINED> instruction: 0xf003b284
    7318:	tstmi	ip, #-134217725	; 0xf8000003
    731c:	svclt	0x0000e7c3
    7320:			; <UNDEFINED> instruction: 0x00019ab0
    7324:	andeq	r0, r0, r0, ror #5
    7328:	ldrbmi	r2, [r0, -r0]!
    732c:	mvnsmi	lr, sp, lsr #18
    7330:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    7334:	blmi	ef1740 <__assert_fail@plt+0xeeefdc>
    7338:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    733c:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    7340:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    7344:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    7348:			; <UNDEFINED> instruction: 0xf04f931d
    734c:	strls	r0, [r0, #-768]	; 0xfffffd00
    7350:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7354:			; <UNDEFINED> instruction: 0xf8bdbb80
    7358:	strmi	r3, [r4], -r4
    735c:	tstle	sp, r1, lsl #22
    7360:	blcs	adf68 <__assert_fail@plt+0xab804>
    7364:	blcs	1bbd7f0 <__assert_fail@plt+0x1bbb08c>
    7368:	mrcne	8, 2, sp, cr8, cr11, {1}
    736c:			; <UNDEFINED> instruction: 0xf7fa1e9d
    7370:			; <UNDEFINED> instruction: 0x4606edf2
    7374:	eorsle	r2, lr, r0, lsl #16
    7378:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    737c:			; <UNDEFINED> instruction: 0xf7fa462a
    7380:	ldrbpl	lr, [r4, #-3714]!	; 0xfffff17e
    7384:	blmi	9d9c30 <__assert_fail@plt+0x9d74cc>
    7388:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    738c:	blls	7613fc <__assert_fail@plt+0x75ec98>
    7390:	qsuble	r4, sl, lr
    7394:	andslt	r4, lr, r0, lsr r6
    7398:	ldrhhi	lr, [r0, #141]!	; 0x8d
    739c:	strbmi	r4, [r1], -r4, lsr #16
    73a0:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    73a4:			; <UNDEFINED> instruction: 0xf92ef7ff
    73a8:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    73ac:	strtmi	r4, [r6], -r1, asr #12
    73b0:			; <UNDEFINED> instruction: 0xf7ff4478
    73b4:	strb	pc, [r5, r7, lsr #18]!	; <UNPREDICTABLE>
    73b8:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    73bc:			; <UNDEFINED> instruction: 0xf7fb681c
    73c0:			; <UNDEFINED> instruction: 0xb120e820
    73c4:	addlt	r0, r0, #36, 12	; 0x2400000
    73c8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    73cc:			; <UNDEFINED> instruction: 0xf7fb4320
    73d0:			; <UNDEFINED> instruction: 0x4641e910
    73d4:	strmi	r2, [r2], -r0, lsl #12
    73d8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    73dc:			; <UNDEFINED> instruction: 0xf912f7ff
    73e0:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    73e4:	strbmi	r4, [r1], -sl, lsr #12
    73e8:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    73ec:			; <UNDEFINED> instruction: 0xf90af7ff
    73f0:			; <UNDEFINED> instruction: 0xf7fae7c8
    73f4:	blmi	442e24 <__assert_fail@plt+0x4406c0>
    73f8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    73fc:	stmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7400:	strteq	fp, [r4], -r0, lsr #2
    7404:			; <UNDEFINED> instruction: 0xf004b280
    7408:			; <UNDEFINED> instruction: 0x432044fe
    740c:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7410:	strmi	r4, [r2], -r1, asr #12
    7414:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    7418:			; <UNDEFINED> instruction: 0xf8f4f7ff
    741c:	svclt	0x0000e7b2
    7420:	ldrdeq	r9, [r1], -r6
    7424:			; <UNDEFINED> instruction: 0x000002b4
    7428:	andeq	r9, r1, ip, asr #19
    742c:	andeq	r9, r1, r8, lsl #19
    7430:	andeq	r7, r0, sl, lsl #11
    7434:	andeq	r7, r0, ip, lsr #11
    7438:	andeq	r0, r0, r0, ror #5
    743c:	andeq	r7, r0, r2, lsr r5
    7440:	andeq	r7, r0, r2, lsr #11
    7444:	andeq	r7, r0, r6, asr #11
    7448:			; <UNDEFINED> instruction: 0xf7fab508
    744c:	stmdacs	r0, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    7450:			; <UNDEFINED> instruction: 0x2000bfb8
    7454:			; <UNDEFINED> instruction: 0xf7fbdb02
    7458:	andcs	lr, r1, r6, ror #18
    745c:	svclt	0x0000bd08
    7460:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7464:	svclt	0x00004770
    7468:	andeq	r7, r0, lr, ror #11
    746c:	tstcs	r0, r8, lsr r5
    7470:			; <UNDEFINED> instruction: 0xff48f003
    7474:	strmi	r2, [r4], -r0, lsl #2
    7478:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    747c:			; <UNDEFINED> instruction: 0xff42f003
    7480:	strtmi	r4, [r0], -r5, lsl #12
    7484:			; <UNDEFINED> instruction: 0xf0034629
    7488:			; <UNDEFINED> instruction: 0x4603ff91
    748c:	ldrmi	r4, [sp], -r8, lsr #12
    7490:	mcr	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7494:			; <UNDEFINED> instruction: 0xf7fa4620
    7498:	blx	fed82cc8 <__assert_fail@plt+0xfed80564>
    749c:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    74a0:	svclt	0x0000bd38
    74a4:	andeq	r7, r0, r2, ror #11
    74a8:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    74ac:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    74b0:	teqlt	r4, r0, lsl r9
    74b4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    74b8:			; <UNDEFINED> instruction: 0xf7fa4620
    74bc:	movwcs	lr, #3576	; 0xdf8
    74c0:			; <UNDEFINED> instruction: 0xf7ff602b
    74c4:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    74c8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    74cc:			; <UNDEFINED> instruction: 0xf0044605
    74d0:	tstcs	r0, r5, asr #18	; <UNPREDICTABLE>
    74d4:			; <UNDEFINED> instruction: 0xf7fb4604
    74d8:	orrslt	lr, r8, lr, lsl #16
    74dc:	strtmi	r4, [r8], -pc, lsl #28
    74e0:	andcs	r4, r0, #245760	; 0x3c000
    74e4:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    74e8:			; <UNDEFINED> instruction: 0xf0046034
    74ec:	tstcs	r0, r7, lsr r9	; <UNPREDICTABLE>
    74f0:			; <UNDEFINED> instruction: 0xf7fb4604
    74f4:			; <UNDEFINED> instruction: 0xb128e800
    74f8:			; <UNDEFINED> instruction: 0xf7fa4620
    74fc:	ldmdavs	r4!, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    7500:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    7504:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    7508:			; <UNDEFINED> instruction: 0xf7fa6828
    750c:	ldrdvs	lr, [ip], -r0	; <UNPREDICTABLE>
    7510:	svclt	0x0000e7d0
    7514:	andeq	r9, r1, ip, asr #29
    7518:	muleq	r0, lr, r5
    751c:	muleq	r1, r4, lr
    7520:	andeq	r7, r0, lr, lsl #11
    7524:	andeq	r9, r1, r2, ror lr
    7528:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    752c:	strmi	fp, [r5], -ip, asr #2
    7530:	svc	0x0046f7fa
    7534:			; <UNDEFINED> instruction: 0xf8104428
    7538:	blcs	bd6544 <__assert_fail@plt+0xbd3de0>
    753c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    7540:	strtmi	sp, [r0], -r1
    7544:			; <UNDEFINED> instruction: 0x4628bd38
    7548:	svc	0x00cef7fa
    754c:			; <UNDEFINED> instruction: 0xf7fa4604
    7550:	mcrne	15, 2, lr, cr3, cr8, {1}
    7554:	addsmi	r4, ip, #587202560	; 0x23000000
    7558:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    755c:	stfnee	f2, [r0], #-0
    7560:	addmi	lr, r3, #2
    7564:	rscle	r7, ip, r9, lsl r0
    7568:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    756c:	rscsle	r2, r8, pc, lsr #20
    7570:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    7574:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7578:	svclt	0x00004770
    757c:	andeq	r7, r0, r6, ror #9
    7580:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    7584:			; <UNDEFINED> instruction: 0xf7fa4478
    7588:	lslslt	lr, r8, #29
    758c:	strmi	r7, [r4], -r3, lsl #16
    7590:			; <UNDEFINED> instruction: 0x4c0db91b
    7594:			; <UNDEFINED> instruction: 0x4620447c
    7598:			; <UNDEFINED> instruction: 0xf7ffbd10
    759c:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    75a0:			; <UNDEFINED> instruction: 0x4604bf18
    75a4:			; <UNDEFINED> instruction: 0xf7ff4620
    75a8:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    75ac:	blmi	1fbd80 <__assert_fail@plt+0x1f961c>
    75b0:	strtmi	r2, [r0], -r1, lsl #4
    75b4:	tstvc	sl, fp, ror r4
    75b8:	stcmi	13, cr11, [r5], {16}
    75bc:			; <UNDEFINED> instruction: 0x4620447c
    75c0:	svclt	0x0000bd10
    75c4:	andeq	r7, r0, r0, lsl #10
    75c8:	andeq	r7, r0, r8, asr #9
    75cc:	andeq	r9, r1, r4, asr #27
    75d0:	andeq	r7, r0, r0, lsr #9
    75d4:	tstlt	r0, r0, ror r5
    75d8:	strmi	r7, [r4], -r3, lsl #16
    75dc:			; <UNDEFINED> instruction: 0xf7ffb99b
    75e0:	strcs	pc, [r0, #-4047]	; 0xfffff031
    75e4:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    75e8:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    75ec:	ldcl	7, cr15, [lr, #-1000]	; 0xfffffc18
    75f0:	tstcs	r0, r0, lsr #12
    75f4:	cdp2	0, 8, cr15, cr6, cr3, {0}
    75f8:	strtmi	r4, [r8], -r3, lsl #12
    75fc:	pop	{r0, r1, r4, r5, r7, sp, lr}
    7600:			; <UNDEFINED> instruction: 0xf7fa4070
    7604:			; <UNDEFINED> instruction: 0xf7ffbd51
    7608:	cdpne	15, 0, cr15, cr5, cr15, {4}
    760c:	qadd16mi	fp, ip, r8
    7610:			; <UNDEFINED> instruction: 0xf7ff4620
    7614:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    7618:	blmi	fbdb4 <__assert_fail@plt+0xf9650>
    761c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7620:			; <UNDEFINED> instruction: 0xe7e0711a
    7624:	muleq	r1, r0, sp
    7628:	andeq	r9, r1, sl, asr sp
    762c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    7630:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    7634:	strtmi	fp, [r0], -ip, lsl #2
    7638:			; <UNDEFINED> instruction: 0xf7ffbd38
    763c:	strtmi	pc, [r1], -r1, lsr #31
    7640:	cdp2	0, 6, cr15, cr0, cr3, {0}
    7644:	adcvs	r4, r8, r4, lsl #12
    7648:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    764c:	andeq	r9, r1, r8, asr #26
    7650:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    7654:	blx	fec25abc <__assert_fail@plt+0xfec23358>
    7658:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    765c:	svclt	0x00004770
    7660:	andeq	r9, r1, r6, lsr #26
    7664:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7668:	svclt	0x00004770
    766c:	andeq	r6, r0, r6, lsl #30
    7670:	blmi	fe8da100 <__assert_fail@plt+0xfe8d799c>
    7674:	push	{r1, r3, r4, r5, r6, sl, lr}
    7678:	ldrshtlt	r4, [r0], r0
    767c:	pkhtbmi	r5, r9, r3, asr #17
    7680:	stcmi	6, cr4, [r0, #520]!	; 0x208
    7684:			; <UNDEFINED> instruction: 0x932f681b
    7688:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    768c:	andvs	r2, fp, r0, lsl #6
    7690:			; <UNDEFINED> instruction: 0xf7ff447d
    7694:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    7698:	rsbshi	pc, r0, #14614528	; 0xdf0000
    769c:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    76a0:	ldrbtmi	sl, [r8], #3844	; 0xf04
    76a4:			; <UNDEFINED> instruction: 0xf7fa3504
    76a8:	strbmi	lr, [r2], -lr, lsr #25
    76ac:	strtmi	r2, [r3], -pc, lsr #2
    76b0:	ldrtmi	r9, [r0], -r0
    76b4:	svc	0x003ef7fa
    76b8:			; <UNDEFINED> instruction: 0x4631463a
    76bc:			; <UNDEFINED> instruction: 0xf7fa2003
    76c0:	stmdblt	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    76c4:			; <UNDEFINED> instruction: 0xf4039b08
    76c8:			; <UNDEFINED> instruction: 0xf5b34370
    76cc:	andsle	r4, sp, r0, lsl #31
    76d0:	blmi	14582c <__assert_fail@plt+0x1430c8>
    76d4:	mvnle	r2, r0, lsl #24
    76d8:	ldrdcc	pc, [r0], -r9
    76dc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    76e0:	orreq	pc, r0, #67	; 0x43
    76e4:	andcc	pc, r0, r9, asr #17
    76e8:			; <UNDEFINED> instruction: 0xffa0f7ff
    76ec:	mrc	7, 7, APSR_nzcv, cr12, cr10, {7}
    76f0:	bmi	fe1d8f08 <__assert_fail@plt+0xfe1d67a4>
    76f4:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    76f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    76fc:	subsmi	r9, sl, pc, lsr #22
    7700:	rschi	pc, r7, r0, asr #32
    7704:	eorslt	r4, r0, r0, lsr #12
    7708:			; <UNDEFINED> instruction: 0x87f0e8bd
    770c:			; <UNDEFINED> instruction: 0xf7fa9c0a
    7710:	addmi	lr, r4, #31232	; 0x7a00
    7714:			; <UNDEFINED> instruction: 0xf8d9d008
    7718:			; <UNDEFINED> instruction: 0xf0433000
    771c:			; <UNDEFINED> instruction: 0xf8c90304
    7720:			; <UNDEFINED> instruction: 0xf1ba3000
    7724:	sbcsle	r0, fp, r0, lsl #30
    7728:			; <UNDEFINED> instruction: 0xf7fa4630
    772c:	stclne	14, cr14, [r3, #296]	; 0x128
    7730:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    7734:	ldrdcc	pc, [r0], -r9
    7738:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    773c:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    7740:	msreq	CPSR_fsxc, #192, 2	; 0x30
    7744:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    7748:			; <UNDEFINED> instruction: 0xf7fa4479
    774c:	ldrtmi	lr, [sl], -ip, asr #26
    7750:	andcs	r4, r3, r1, lsr r6
    7754:	svc	0x00b0f7fa
    7758:	cmple	r6, r0, lsl #16
    775c:			; <UNDEFINED> instruction: 0xf4039b08
    7760:			; <UNDEFINED> instruction: 0xf5b34370
    7764:	rsble	r4, sl, r0, lsl #31
    7768:	ldrdcc	pc, [r0], -r9
    776c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    7770:	andcc	pc, r0, r9, asr #17
    7774:	svceq	0x0000f1ba
    7778:	blmi	19fba48 <__assert_fail@plt+0x19f92e4>
    777c:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7780:	subsle	r2, r2, r0, lsl #22
    7784:	ldrdcc	pc, [r0], -r9
    7788:			; <UNDEFINED> instruction: 0xf043ac1e
    778c:			; <UNDEFINED> instruction: 0xf8c90320
    7790:			; <UNDEFINED> instruction: 0xf7ff3000
    7794:	andls	pc, r3, fp, asr #30
    7798:	mrc	7, 0, APSR_nzcv, cr2, cr10, {7}
    779c:	strtmi	r9, [r1], -r3, lsl #20
    77a0:	andcs	r4, r2, r3, lsl #12
    77a4:	mrc	7, 6, APSR_nzcv, cr2, cr10, {7}
    77a8:	cmncs	r8, r0, lsr #12
    77ac:	cdp2	0, 1, cr15, cr6, cr0, {0}
    77b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    77b4:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    77b8:	movwcs	r4, #1538	; 0x602
    77bc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    77c0:			; <UNDEFINED> instruction: 0xff9ef003
    77c4:	strtmi	r4, [r8], -r4, lsl #12
    77c8:	ldcl	7, cr15, [r0], #-1000	; 0xfffffc18
    77cc:	subsle	r2, r9, r0, lsl #24
    77d0:			; <UNDEFINED> instruction: 0x4621463a
    77d4:			; <UNDEFINED> instruction: 0xf7fa2003
    77d8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    77dc:			; <UNDEFINED> instruction: 0xf7fad041
    77e0:	stmdavs	r3, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    77e4:	blcs	99000 <__assert_fail@plt+0x9689c>
    77e8:			; <UNDEFINED> instruction: 0xf8d9d053
    77ec:			; <UNDEFINED> instruction: 0xf0433000
    77f0:			; <UNDEFINED> instruction: 0xf8c90301
    77f4:			; <UNDEFINED> instruction: 0xf1ba3000
    77f8:			; <UNDEFINED> instruction: 0xf47f0f00
    77fc:	qsub16mi	sl, r0, sl
    7800:	mrrc	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    7804:	ldrdcc	pc, [r0], -r9
    7808:			; <UNDEFINED> instruction: 0xf7fae76a
    780c:	stmdavs	r3, {r5, r9, sl, fp, sp, lr, pc}
    7810:	orrle	r2, pc, r2, lsl #22
    7814:	ldrtmi	r4, [r0], -r2, asr #18
    7818:			; <UNDEFINED> instruction: 0xf7ff4479
    781c:			; <UNDEFINED> instruction: 0xb1b8fbc7
    7820:	ldrdcc	pc, [r0], -r9
    7824:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    7828:			; <UNDEFINED> instruction: 0x4630e75a
    782c:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    7830:	stccs	6, cr4, [r0], {4}
    7834:	svcge	0x005df47f
    7838:	ldrdcc	pc, [r0], -r9
    783c:	stcls	7, cr14, [sl], {80}	; 0x50
    7840:	bl	ff845830 <__assert_fail@plt+0xff8430cc>
    7844:	orrle	r4, pc, r4, lsl #5
    7848:	ldreq	r9, [sl], r8, lsl #22
    784c:	ldr	sp, [r4, ip, lsl #3]
    7850:			; <UNDEFINED> instruction: 0x4631463a
    7854:			; <UNDEFINED> instruction: 0xf7fa2003
    7858:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    785c:	svcge	0x007ef43f
    7860:	blls	241608 <__assert_fail@plt+0x23eea4>
    7864:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7868:	svcmi	0x0080f5b3
    786c:			; <UNDEFINED> instruction: 0xf8d9d01b
    7870:			; <UNDEFINED> instruction: 0xf0433000
    7874:			; <UNDEFINED> instruction: 0xf8c90308
    7878:			; <UNDEFINED> instruction: 0xf1ba3000
    787c:			; <UNDEFINED> instruction: 0xf47f0f00
    7880:			; <UNDEFINED> instruction: 0xe7bcaf38
    7884:	ldrdcc	pc, [r0], -r9
    7888:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    788c:	andcc	pc, r0, r9, asr #17
    7890:			; <UNDEFINED> instruction: 0xf1bae726
    7894:	andle	r0, pc, r0, lsl #30
    7898:	ldrdcc	pc, [r0], -r9
    789c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    78a0:	andcc	pc, r0, r9, asr #17
    78a4:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    78a8:	bl	feb45898 <__assert_fail@plt+0xfeb43134>
    78ac:	bicsle	r4, lr, r5, lsl #5
    78b0:	ldreq	r9, [fp], r8, lsl #22
    78b4:			; <UNDEFINED> instruction: 0xe71cd1db
    78b8:			; <UNDEFINED> instruction: 0x4620491a
    78bc:			; <UNDEFINED> instruction: 0xf7ff4479
    78c0:	hvclt	4021	; 0xfb5
    78c4:	ldrdcc	pc, [r0], -r9
    78c8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    78cc:	andcc	pc, r0, r9, asr #17
    78d0:			; <UNDEFINED> instruction: 0xf7fae795
    78d4:			; <UNDEFINED> instruction: 0x463aec1a
    78d8:	andcs	r4, r3, r1, lsr r6
    78dc:	mcr	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    78e0:	adcle	r2, r6, r0, lsl #16
    78e4:	ldrdcc	pc, [r0], -r9
    78e8:	bcs	a1998 <__assert_fail@plt+0x9f234>
    78ec:			; <UNDEFINED> instruction: 0xf043bf14
    78f0:			; <UNDEFINED> instruction: 0xf0430301
    78f4:			; <UNDEFINED> instruction: 0xf8c90340
    78f8:	str	r3, [r0, r0]
    78fc:	muleq	r1, ip, r6
    7900:			; <UNDEFINED> instruction: 0x000002b4
    7904:			; <UNDEFINED> instruction: 0x000194bc
    7908:	strdeq	r7, [r0], -r6
    790c:	andeq	r7, r0, lr, ror #7
    7910:	andeq	r9, r1, sl, lsl r6
    7914:	andeq	r7, r0, ip, ror #6
    7918:	strdeq	r9, [r1], -ip
    791c:	ldrdeq	r7, [r0], -lr
    7920:	andeq	r7, r0, ip, ror #1
    7924:	andeq	r7, r0, r8, asr #32
    7928:	addlt	fp, r2, r0, lsl r5
    792c:	bmi	3da96c <__assert_fail@plt+0x3d8208>
    7930:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    7934:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    7938:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    793c:			; <UNDEFINED> instruction: 0xf04f9301
    7940:	mrslt	r0, (UNDEF: 120)
    7944:	blmi	29a178 <__assert_fail@plt+0x297a14>
    7948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    794c:	blls	619bc <__assert_fail@plt+0x5f258>
    7950:	qaddle	r4, sl, r6
    7954:	ldclt	0, cr11, [r0, #-8]
    7958:			; <UNDEFINED> instruction: 0xf7ff4669
    795c:	rscvs	pc, r0, r9, lsl #29
    7960:			; <UNDEFINED> instruction: 0xf7fae7f0
    7964:	svclt	0x0000ebd2
    7968:	andeq	r9, r1, r6, asr #20
    796c:	ldrdeq	r9, [r1], -ip
    7970:			; <UNDEFINED> instruction: 0x000002b4
    7974:	andeq	r9, r1, r8, asr #7
    7978:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    797c:	svclt	0x00004770
    7980:	andeq	r7, r0, r6, lsr #2
    7984:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7988:	svclt	0x00004770
    798c:	andeq	r7, r0, r6, lsr #2
    7990:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7994:	svclt	0x00004770
    7998:	andeq	r7, r0, sl, lsr #2
    799c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    79a0:	svclt	0x00004770
    79a4:	andeq	r7, r0, r2, asr #2
    79a8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    79ac:	svclt	0x00004770
    79b0:	andeq	r6, r0, r2, lsr #11
    79b4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    79b8:	svclt	0x00004770
    79bc:	andeq	r7, r0, lr, lsr r1
    79c0:	addlt	fp, r2, r0, lsl r5
    79c4:	bmi	51aa18 <__assert_fail@plt+0x5182b4>
    79c8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    79cc:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    79d0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    79d4:			; <UNDEFINED> instruction: 0xf04f9301
    79d8:	mrslt	r0, (UNDEF: 120)
    79dc:	blmi	3da224 <__assert_fail@plt+0x3d7ac0>
    79e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    79e4:	blls	61a54 <__assert_fail@plt+0x5f2f0>
    79e8:	tstle	r1, sl, asr r0
    79ec:	ldclt	0, cr11, [r0, #-8]
    79f0:	smlalttlt	r6, r0, r0, r8
    79f4:	andcs	r4, r0, #180224	; 0x2c000
    79f8:			; <UNDEFINED> instruction: 0xf0034479
    79fc:	blmi	2c6ac0 <__assert_fail@plt+0x2c435c>
    7a00:	tstvs	r8, fp, ror r4
    7a04:	strbtmi	lr, [r9], -sl, ror #15
    7a08:	mrc2	7, 1, pc, cr2, cr15, {7}
    7a0c:	ldrb	r6, [r1, r0, ror #1]!
    7a10:	bl	1ec5a00 <__assert_fail@plt+0x1ec329c>
    7a14:	andeq	r9, r1, lr, lsr #19
    7a18:	andeq	r9, r1, r4, asr #6
    7a1c:			; <UNDEFINED> instruction: 0x000002b4
    7a20:	andeq	r9, r1, r0, lsr r3
    7a24:	andeq	r7, r0, r0, lsl r1
    7a28:	andeq	r9, r1, r8, ror r9
    7a2c:	cfstr32mi	mvfx11, [pc], {16}
    7a30:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    7a34:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    7a38:			; <UNDEFINED> instruction: 0xf7fab96b
    7a3c:	rorvs	lr, ip, lr
    7a40:	blmi	2f6e88 <__assert_fail@plt+0x2f4724>
    7a44:	andmi	pc, sp, #64, 4
    7a48:	stmdami	fp, {r1, r3, r8, fp, lr}
    7a4c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7a50:			; <UNDEFINED> instruction: 0xf7fe4478
    7a54:	blmi	2877f0 <__assert_fail@plt+0x28508c>
    7a58:	andmi	pc, lr, #64, 4
    7a5c:	stmdami	r9, {r3, r8, fp, lr}
    7a60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7a64:			; <UNDEFINED> instruction: 0xf7fe4478
    7a68:	svclt	0x0000ff5b
    7a6c:	andeq	r9, r1, r8, asr #18
    7a70:	andeq	r7, r0, r0, asr r2
    7a74:	andeq	r7, r0, r6, asr #1
    7a78:	ldrdeq	r7, [r0], -ip
    7a7c:	andeq	r7, r0, ip, lsr r2
    7a80:	strheq	r7, [r0], -r2
    7a84:	andeq	r7, r0, r4, ror #1
    7a88:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    7a8c:	andcs	r4, r1, #162816	; 0x27c00
    7a90:	cmpvs	sl, fp, ror r4
    7a94:	vadd.i8	d2, d0, d11
    7a98:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    7a9c:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    7aa0:	eoreq	r0, sl, r6, lsr #32
    7aa4:	subseq	r0, r0, sp, lsr r0
    7aa8:	rsbseq	r0, r6, r3, rrx
    7aac:	addseq	r0, fp, r9, lsl #1
    7ab0:	sbceq	r0, r1, lr, lsr #1
    7ab4:	blmi	fe587aec <__assert_fail@plt+0xfe585388>
    7ab8:	blvs	ff618cac <__assert_fail@plt+0xff616548>
    7abc:			; <UNDEFINED> instruction: 0xf0002800
    7ac0:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    7ac4:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    7ac8:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    7acc:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7ad0:	blcs	192e0 <__assert_fail@plt+0x16b7c>
    7ad4:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    7ad8:	ldrmi	r4, [r8], -pc, lsl #19
    7adc:			; <UNDEFINED> instruction: 0xf0034479
    7ae0:	blmi	fe3c73dc <__assert_fail@plt+0xfe3c4c78>
    7ae4:	bicsvs	r4, r8, fp, ror r4
    7ae8:	pop	{r3, r8, sl, fp, ip, sp, pc}
    7aec:	andcs	r4, r0, r8
    7af0:	blmi	fe300e60 <__assert_fail@plt+0xfe2fe6fc>
    7af4:	bvs	618ce8 <__assert_fail@plt+0x616584>
    7af8:	mvnle	r2, r0, lsl #16
    7afc:			; <UNDEFINED> instruction: 0x4602699b
    7b00:			; <UNDEFINED> instruction: 0xf0002b00
    7b04:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    7b08:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7b0c:	cdp2	0, 2, cr15, cr6, cr3, {0}
    7b10:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    7b14:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    7b18:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    7b1c:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    7b20:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    7b24:	blcs	19334 <__assert_fail@plt+0x16bd0>
    7b28:	adchi	pc, r0, r0
    7b2c:	ldrmi	r4, [r8], -r0, lsl #19
    7b30:			; <UNDEFINED> instruction: 0xf0034479
    7b34:	blmi	2007388 <__assert_fail@plt+0x2004c24>
    7b38:	subsvs	r4, r8, #2063597568	; 0x7b000000
    7b3c:	blmi	1fb6f64 <__assert_fail@plt+0x1fb4800>
    7b40:	bvs	fe618d34 <__assert_fail@plt+0xfe6165d0>
    7b44:			; <UNDEFINED> instruction: 0xd1bc2800
    7b48:			; <UNDEFINED> instruction: 0x4602699b
    7b4c:			; <UNDEFINED> instruction: 0xf0002b00
    7b50:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    7b54:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7b58:	cdp2	0, 0, cr15, cr0, cr3, {0}
    7b5c:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    7b60:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    7b64:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    7b68:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    7b6c:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    7b70:	blcs	19380 <__assert_fail@plt+0x16c1c>
    7b74:	addshi	pc, sp, r0
    7b78:			; <UNDEFINED> instruction: 0x46184973
    7b7c:			; <UNDEFINED> instruction: 0xf0034479
    7b80:	blmi	1cc733c <__assert_fail@plt+0x1cc4bd8>
    7b84:	tstvs	r8, #2063597568	; 0x7b000000
    7b88:	blmi	1c76fb0 <__assert_fail@plt+0x1c7484c>
    7b8c:	blvs	1618d80 <__assert_fail@plt+0x161661c>
    7b90:	orrsle	r2, r6, r0, lsl #16
    7b94:			; <UNDEFINED> instruction: 0x4602699b
    7b98:			; <UNDEFINED> instruction: 0xf0002b00
    7b9c:	stmdbmi	sp!, {r0, r1, r7, pc}^
    7ba0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7ba4:	ldc2l	0, cr15, [sl, #12]
    7ba8:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    7bac:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    7bb0:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    7bb4:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    7bb8:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    7bbc:	blcs	193cc <__assert_fail@plt+0x16c68>
    7bc0:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    7bc4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7bc8:	stc2l	0, cr15, [r8, #12]
    7bcc:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    7bd0:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    7bd4:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    7bd8:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    7bdc:	svcge	0x0071f47f
    7be0:			; <UNDEFINED> instruction: 0x4602699b
    7be4:	suble	r2, pc, r0, lsl #22
    7be8:	ldrmi	r4, [r8], -r0, ror #18
    7bec:			; <UNDEFINED> instruction: 0xf0034479
    7bf0:	blmi	18072cc <__assert_fail@plt+0x1804b68>
    7bf4:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    7bf8:	blmi	17b7020 <__assert_fail@plt+0x17b48bc>
    7bfc:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    7c00:			; <UNDEFINED> instruction: 0xf47f2800
    7c04:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    7c08:	blcs	19418 <__assert_fail@plt+0x16cb4>
    7c0c:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    7c10:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7c14:	stc2	0, cr15, [r2, #12]!
    7c18:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    7c1c:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    7c20:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    7c24:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    7c28:	svcge	0x004bf47f
    7c2c:			; <UNDEFINED> instruction: 0x4602699b
    7c30:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    7c34:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7c38:	ldc2	0, cr15, [r0, #12]
    7c3c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    7c40:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    7c44:			; <UNDEFINED> instruction: 0x4602699b
    7c48:	suble	r2, r0, r0, lsl #22
    7c4c:	ldrmi	r4, [r8], -pc, asr #18
    7c50:			; <UNDEFINED> instruction: 0xf0034479
    7c54:	blmi	13c7268 <__assert_fail@plt+0x13c4b04>
    7c58:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    7c5c:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    7c60:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    7c64:			; <UNDEFINED> instruction: 0xf0034478
    7c68:			; <UNDEFINED> instruction: 0xe7e7fd79
    7c6c:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    7c70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7c74:	ldc2l	0, cr15, [r2, #-12]!
    7c78:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    7c7c:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    7c80:			; <UNDEFINED> instruction: 0xf0034478
    7c84:	strb	pc, [r7, fp, ror #26]	; <UNPREDICTABLE>
    7c88:	stmdami	r9, {r3, r6, r8, fp, lr}^
    7c8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7c90:	stc2l	0, cr15, [r4, #-12]!
    7c94:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    7c98:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    7c9c:			; <UNDEFINED> instruction: 0xf0034478
    7ca0:			; <UNDEFINED> instruction: 0xe75bfd5d
    7ca4:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    7ca8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7cac:	ldc2l	0, cr15, [r6, #-12]
    7cb0:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    7cb4:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    7cb8:			; <UNDEFINED> instruction: 0xf0034478
    7cbc:	strb	pc, [r0, -pc, asr #26]!	; <UNPREDICTABLE>
    7cc0:	stmdami	r3, {r1, r6, r8, fp, lr}^
    7cc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7cc8:	stc2l	0, cr15, [r8, #-12]
    7ccc:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    7cd0:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    7cd4:			; <UNDEFINED> instruction: 0xf0034478
    7cd8:	ldr	pc, [ip, r1, asr #26]!
    7cdc:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    7ce0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7ce4:	ldc2	0, cr15, [sl, #-12]!
    7ce8:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    7cec:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    7cf0:			; <UNDEFINED> instruction: 0xf0034478
    7cf4:			; <UNDEFINED> instruction: 0xe6f4fd33
    7cf8:	vpmin.s8	d20, d0, d28
    7cfc:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    7d00:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7d04:			; <UNDEFINED> instruction: 0xf7fe3214
    7d08:	svclt	0x0000fdfb
    7d0c:	andeq	r9, r1, r8, ror #17
    7d10:	andeq	r9, r1, r0, asr #17
    7d14:			; <UNDEFINED> instruction: 0x000198b2
    7d18:	andeq	r7, r0, r4, lsl #1
    7d1c:	muleq	r1, r4, r8
    7d20:	andeq	r9, r1, r4, lsl #17
    7d24:	andeq	r7, r0, r6, ror r0
    7d28:	andeq	r9, r1, r6, ror #16
    7d2c:	andeq	r9, r1, lr, asr r8
    7d30:	andeq	r7, r0, r0, rrx
    7d34:	andeq	r9, r1, r0, asr #16
    7d38:	andeq	r9, r1, r8, lsr r8
    7d3c:	andeq	r7, r0, lr, asr #32
    7d40:	andeq	r9, r1, sl, lsl r8
    7d44:	andeq	r9, r1, r2, lsl r8
    7d48:	andeq	r7, r0, ip, rrx
    7d4c:	strdeq	r9, [r1], -r4
    7d50:	andeq	r9, r1, ip, ror #15
    7d54:	andeq	r7, r0, r6, ror r0
    7d58:	andeq	r9, r1, lr, asr #15
    7d5c:	andeq	r9, r1, r6, asr #15
    7d60:	andeq	r7, r0, r6, rrx
    7d64:	andeq	r9, r1, sl, lsr #15
    7d68:	andeq	r9, r1, r2, lsr #15
    7d6c:	andeq	r7, r0, r8, asr r0
    7d70:	andeq	r9, r1, r4, lsl #15
    7d74:	andeq	r9, r1, ip, ror r7
    7d78:	andeq	r7, r0, r2, rrx
    7d7c:	andeq	r9, r1, lr, asr r7
    7d80:	andeq	r9, r1, r6, asr r7
    7d84:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    7d88:	andeq	r9, r1, sl, lsr r7
    7d8c:	andeq	r6, r0, r8, ror #31
    7d90:	andeq	r9, r1, r0, lsr #14
    7d94:	andeq	r6, r0, r6, ror pc
    7d98:	andeq	r6, r0, r8, asr #28
    7d9c:	andeq	r6, r0, r8, lsr #30
    7da0:	ldrdeq	r6, [r0], -lr
    7da4:	andeq	r7, r0, r6
    7da8:	ldrdeq	r6, [r0], -r0
    7dac:	ldrdeq	r6, [r0], -r4
    7db0:	andeq	r6, r0, r2, asr #27
    7db4:	andeq	r6, r0, r2, lsr #30
    7db8:	andeq	r6, r0, r0, lsl lr
    7dbc:	andeq	r6, r0, ip, ror pc
    7dc0:	andeq	r6, r0, r6, lsr #27
    7dc4:	andeq	r6, r0, lr, asr #30
    7dc8:	strdeq	r6, [r0], -r4
    7dcc:	andeq	r6, r0, ip, ror #30
    7dd0:	andeq	r6, r0, sl, lsl #27
    7dd4:	andeq	r6, r0, sl, ror #30
    7dd8:	andeq	r6, r0, ip, ror sp
    7ddc:	andeq	r6, r0, r4, lsr #29
    7de0:	andeq	r6, r0, sl, asr #27
    7de4:	andeq	r6, r0, r6, lsl #29
    7de8:	andeq	r6, r0, r0, ror #26
    7dec:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    7df0:	andeq	r6, r0, r2, lsl lr
    7df4:			; <UNDEFINED> instruction: 0xf7ff2001
    7df8:	svclt	0x0000bb57
    7dfc:			; <UNDEFINED> instruction: 0x461db5f8
    7e00:	ldrmi	r4, [r6], -pc, lsl #12
    7e04:	eorcs	r4, r8, #4, 12	; 0x400000
    7e08:			; <UNDEFINED> instruction: 0xf7fa2100
    7e0c:	strtmi	lr, [r8], -r2, asr #22
    7e10:	strvc	lr, [r3], -r4, asr #19
    7e14:	stmdavc	r8!, {r0, r2, r3, r5, r7, r8, ip, sp, pc}
    7e18:	stmdbmi	lr, {r5, r7, r8, ip, sp, pc}
    7e1c:	strtmi	r2, [r8], -r4, lsl #4
    7e20:			; <UNDEFINED> instruction: 0xf7fa4479
    7e24:	ldmdblt	r0!, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    7e28:	bicmi	pc, lr, #64, 4
    7e2c:	vsubl.s8	q9, d0, d16
    7e30:	strhtvs	r0, [r2], -r7
    7e34:	strtmi	r6, [r8], -r3, ror #3
    7e38:	ldcl	7, cr15, [ip], #-1000	; 0xfffffc18
    7e3c:			; <UNDEFINED> instruction: 0xb1206160
    7e40:			; <UNDEFINED> instruction: 0xbdf86a60
    7e44:	eorvs	r2, r3, r0, lsl r3
    7e48:			; <UNDEFINED> instruction: 0xf7fabdf8
    7e4c:	addlt	lr, r0, #892928	; 0xda000
    7e50:	lfmlt	f6, 2, [r8, #384]!	; 0x180
    7e54:	andeq	r6, r0, r4, lsr #29
    7e58:			; <UNDEFINED> instruction: 0x4611b112
    7e5c:	bllt	1745e4c <__assert_fail@plt+0x17436e8>
    7e60:	ldclt	7, cr15, [lr], #-1000	; 0xfffffc18
    7e64:	andcs	r4, r0, #19922944	; 0x1300000
    7e68:	svclt	0x0000e7c8
    7e6c:			; <UNDEFINED> instruction: 0x460a4613
    7e70:	strb	r2, [r3, r0, lsl #2]
    7e74:	svcmi	0x00f0e92d
    7e78:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    7e7c:	bmi	fe66aa8c <__assert_fail@plt+0xfe668328>
    7e80:	ldrbtmi	r4, [sl], #-2969	; 0xfffff467
    7e84:	ldrdge	pc, [r4], -r0	; <UNPREDICTABLE>
    7e88:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    7e8c:	movwls	r6, #22555	; 0x581b
    7e90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e94:	svceq	0x0000f1ba
    7e98:			; <UNDEFINED> instruction: 0x4604d111
    7e9c:	stmiblt	pc!, {r0, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
    7ea0:	stmdbvs	r0, {r0, r3, r4, r6, r8, ip, sp, pc}
    7ea4:			; <UNDEFINED> instruction: 0xf0002800
    7ea8:			; <UNDEFINED> instruction: 0xf7fa810a
    7eac:	stmdacc	r0, {r5, r6, r8, fp, sp, lr, pc}
    7eb0:	andcs	fp, r1, r8, lsl pc
    7eb4:			; <UNDEFINED> instruction: 0xf0402800
    7eb8:			; <UNDEFINED> instruction: 0xf04f80d3
    7ebc:	bmi	fe2ca6c4 <__assert_fail@plt+0xfe2c7f60>
    7ec0:	ldrbtmi	r4, [sl], #-2953	; 0xfffff477
    7ec4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ec8:	subsmi	r9, sl, r5, lsl #22
    7ecc:	rscshi	pc, lr, r0, asr #32
    7ed0:	andlt	r4, r7, r0, asr r6
    7ed4:	blhi	c31d0 <__assert_fail@plt+0xc0a6c>
    7ed8:	svchi	0x00f0e8bd
    7edc:	ldrbeq	r6, [r8, r3, lsl #16]
    7ee0:	stmdbvs	r2!, {r0, r1, r3, r5, sl, ip, lr, pc}^
    7ee4:	stmmi	r2, {r1, r4, r5, r8, r9, ip, sp, pc}
    7ee8:	andne	lr, r3, #212, 18	; 0x350000
    7eec:			; <UNDEFINED> instruction: 0xf7ff4478
    7ef0:			; <UNDEFINED> instruction: 0x3001ffb3
    7ef4:	adcshi	pc, r4, r0
    7ef8:	andne	lr, r3, #212, 18	; 0x350000
    7efc:			; <UNDEFINED> instruction: 0xf7ff6960
    7f00:	andcc	pc, r1, fp, lsr #31
    7f04:	adchi	pc, ip, r0
    7f08:	ldmib	r4, {r1, r3, r4, r5, r6, fp, lr}^
    7f0c:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
    7f10:			; <UNDEFINED> instruction: 0xffa2f7ff
    7f14:			; <UNDEFINED> instruction: 0xf0003001
    7f18:	stmdavs	r3!, {r0, r1, r5, r7, pc}
    7f1c:	strle	r0, [r9, #-1689]	; 0xfffff967
    7f20:	ldmib	r4, {r0, r2, r4, r5, r6, fp, lr}^
    7f24:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
    7f28:			; <UNDEFINED> instruction: 0xff96f7ff
    7f2c:			; <UNDEFINED> instruction: 0xf0003001
    7f30:	stmdavs	r3!, {r0, r1, r2, r4, r7, pc}
    7f34:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7f38:	ldmib	r4, {r0, r1, r5, sp, lr}^
    7f3c:			; <UNDEFINED> instruction: 0xf1b99801
    7f40:	vpmax.f32	d0, d0, d3
    7f44:	blge	e8260 <__assert_fail@plt+0xe5afc>
    7f48:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    7f4c:	ldrmi	r4, [r8], -sl, asr #12
    7f50:	bcc	fe443778 <__assert_fail@plt+0xfe441014>
    7f54:	cdp	3, 0, cr2, cr8, cr4, {0}
    7f58:			; <UNDEFINED> instruction: 0xf7fa1a10
    7f5c:	stmdavs	r3!, {r2, r6, r8, fp, sp, lr, pc}
    7f60:	svclt	0x0058069a
    7f64:			; <UNDEFINED> instruction: 0xf100197f
    7f68:	blmi	19281c4 <__assert_fail@plt+0x1925a60>
    7f6c:	cdpmi	13, 6, cr3, cr4, cr1, {0}
    7f70:	ldrbtmi	r3, [fp], #-3841	; 0xfffff0ff
    7f74:	andge	pc, r4, sp, asr #17
    7f78:			; <UNDEFINED> instruction: 0x469b447e
    7f7c:			; <UNDEFINED> instruction: 0xf815ab06
    7f80:	strbmi	r2, [fp], #-3841	; 0xfffff0ff
    7f84:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    7f88:	svceq	0x0002f1b9
    7f8c:	stccs	8, cr15, [ip], {3}
    7f90:			; <UNDEFINED> instruction: 0xf89ddd47
    7f94:			; <UNDEFINED> instruction: 0xf10dc00d
    7f98:			; <UNDEFINED> instruction: 0xf89d0a11
    7f9c:			; <UNDEFINED> instruction: 0xf10d100c
    7fa0:			; <UNDEFINED> instruction: 0xf89d0914
    7fa4:	b	13c7fe4 <__assert_fail@plt+0x13c5880>
    7fa8:	smlabbeq	sl, ip, r3, r0
    7fac:	teqeq	ip, #3	; <UNPREDICTABLE>
    7fb0:	eorseq	pc, r0, #2
    7fb4:	orrsne	lr, r0, #274432	; 0x43000
    7fb8:	andsne	lr, ip, #270336	; 0x42000
    7fbc:	eorseq	pc, pc, r0
    7fc0:	orrseq	lr, r1, r6, lsl #22
    7fc4:	ldrtmi	r4, [r3], #-1074	; 0xfffffbce
    7fc8:			; <UNDEFINED> instruction: 0x0c00eb06
    7fcc:	ldr	pc, [r0], #-2194	; 0xfffff76e
    7fd0:	ldreq	pc, [r0], #-2193	; 0xfffff76f
    7fd4:	ldrcs	pc, [r0], #-2195	; 0xfffff76d
    7fd8:			; <UNDEFINED> instruction: 0xf89c6921
    7fdc:			; <UNDEFINED> instruction: 0xf88d3410
    7fe0:			; <UNDEFINED> instruction: 0xf88de011
    7fe4:			; <UNDEFINED> instruction: 0xf88d2012
    7fe8:	movtlt	r3, #4115	; 0x1013
    7fec:	stmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ff0:	ldrdle	r4, [r6], -r1
    7ff4:	bleq	86064 <__assert_fail@plt+0x83900>
    7ff8:			; <UNDEFINED> instruction: 0xf7fa6921
    7ffc:	ldrbmi	lr, [r1, #2340]	; 0x924
    8000:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8004:	ldm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8008:			; <UNDEFINED> instruction: 0xf108bb50
    800c:			; <UNDEFINED> instruction: 0xf1b80801
    8010:	stcle	15, cr0, [r4, #-60]	; 0xffffffc4
    8014:	ldrbeq	r6, [fp], r3, lsr #16
    8018:			; <UNDEFINED> instruction: 0xf04fd534
    801c:			; <UNDEFINED> instruction: 0xf04f0800
    8020:	adcmi	r0, pc, #0, 18
    8024:	mnf<illegal precision>p	f5, #2.0
    8028:			; <UNDEFINED> instruction: 0x464a1a90
    802c:	beq	443894 <__assert_fail@plt+0x441130>
    8030:	ldrdge	pc, [r4], -sp
    8034:	stmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8038:	stmdals	r1, {r2, r6, r7, r8, fp, sp, lr, pc}
    803c:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    8040:	b	ff8c6030 <__assert_fail@plt+0xff8c38cc>
    8044:	ldrdle	r4, [r6], -r1
    8048:	bleq	860b8 <__assert_fail@plt+0x83954>
    804c:			; <UNDEFINED> instruction: 0xf7fa68e1
    8050:	ldrbmi	lr, [r1, #2780]	; 0xadc
    8054:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    8058:	svc	0x00faf7f9
    805c:	sbcsle	r2, r4, r0, lsl #16
    8060:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8064:	blx	7e25f8 <__assert_fail@plt+0x7dfe94>
    8068:			; <UNDEFINED> instruction: 0xf8c4fa80
    806c:	blcs	30104 <__assert_fail@plt+0x2d9a0>
    8070:	svcge	0x0025f43f
    8074:			; <UNDEFINED> instruction: 0xf7fa4618
    8078:	movwcs	lr, #2074	; 0x81a
    807c:	ldrdge	pc, [r4], -r4	; <UNPREDICTABLE>
    8080:	ldr	r6, [ip, -r3, ror #2]
    8084:	ldrbmi	r6, [r8], -r2, lsr #18
    8088:			; <UNDEFINED> instruction: 0xf7ff68e1
    808c:	andcc	pc, r1, r5, ror #29
    8090:	strb	sp, [r5, r3, asr #3]!
    8094:	strtmi	r4, [pc], #-2075	; 809c <__assert_fail@plt+0x5938>
    8098:	strtmi	r6, [sl], -r1, ror #19
    809c:			; <UNDEFINED> instruction: 0xf8124478
    80a0:			; <UNDEFINED> instruction: 0xf3c16b01
    80a4:	rsbsmi	r4, r3, r7, lsl #6
    80a8:	bl	18b98 <__assert_fail@plt+0x16434>
    80ac:	ldmdbvs	fp, {r0, r1, r7, r8, r9}
    80b0:	smlabbcs	r1, r3, sl, lr
    80b4:			; <UNDEFINED> instruction: 0xf021d1f3
    80b8:	mvnvs	r4, pc, ror r1
    80bc:	stmiavs	r0!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    80c0:	svc	0x009af7f9
    80c4:	svclt	0x00183800
    80c8:	ldrbt	r2, [r3], r1
    80cc:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80d0:	rsccs	r4, pc, #13312	; 0x3400
    80d4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    80d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    80dc:			; <UNDEFINED> instruction: 0xf7fa4478
    80e0:	svclt	0x0000eb42
    80e4:	andeq	r8, r1, lr, lsl #29
    80e8:			; <UNDEFINED> instruction: 0x000002b4
    80ec:	andeq	r8, r1, lr, asr #28
    80f0:	andeq	r5, r0, r8, ror #18
    80f4:			; <UNDEFINED> instruction: 0x00006dbe
    80f8:	muleq	r0, r2, fp
    80fc:	andeq	r5, r0, r6, asr #22
    8100:	andeq	r6, r0, ip, lsl #27
    8104:	andeq	r6, r0, r8, ror #24
    8108:	andeq	r6, r0, ip, lsr #24
    810c:	strdeq	r6, [r0], -sl
    8110:	andeq	r6, r0, r0, lsl ip
    8114:	blmi	fe91aba8 <__assert_fail@plt+0xfe918444>
    8118:	push	{r1, r3, r4, r5, r6, sl, lr}
    811c:	strdlt	r4, [r4], r0
    8120:	ldmpl	r3, {r0, r2, r6, r9, fp, sp, lr}^
    8124:	movwls	r6, #14363	; 0x381b
    8128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    812c:	cmnle	fp, r0, lsl #26
    8130:	strmi	r6, [r4], -r7, lsl #16
    8134:	strble	r0, [sp, #-2046]!	; 0xfffff802
    8138:			; <UNDEFINED> instruction: 0x8601e9d0
    813c:	svceq	0x0003f1b8
    8140:	msrhi	SP_svc, r0
    8144:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
    8148:	strbmi	r2, [r2], -r4, lsl #6
    814c:	andeq	lr, r3, sp, lsl #22
    8150:	stmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8154:	svceq	0x0000f1b8
    8158:			; <UNDEFINED> instruction: 0xf89dd073
    815c:			; <UNDEFINED> instruction: 0xf1b83004
    8160:	bmi	fe48bd6c <__assert_fail@plt+0xfe489608>
    8164:	bl	99354 <__assert_fail@plt+0x96bf0>
    8168:	b	13c87bc <__assert_fail@plt+0x13c6058>
    816c:			; <UNDEFINED> instruction: 0xf0031303
    8170:			; <UNDEFINED> instruction: 0xf8910330
    8174:			; <UNDEFINED> instruction: 0xf0000410
    8178:			; <UNDEFINED> instruction: 0xf89d808a
    817c:	teqcs	sp, r5
    8180:	andne	pc, fp, sp, lsl #17
    8184:	b	10c8470 <__assert_fail@plt+0x10c5d0c>
    8188:			; <UNDEFINED> instruction: 0xf0011317
    818c:	ldrmi	r0, [r3], #-316	; 0xfffffec4
    8190:			; <UNDEFINED> instruction: 0xf893440a
    8194:			; <UNDEFINED> instruction: 0xf8921410
    8198:			; <UNDEFINED> instruction: 0xf88d3410
    819c:			; <UNDEFINED> instruction: 0xf88d1009
    81a0:	stmdbvs	r1!, {r1, r3, ip, sp}
    81a4:	streq	pc, [r9, -sp, lsl #2]
    81a8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    81ac:	subsle	r2, r6, r0, lsl #18
    81b0:	stmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81b4:	andle	r4, r6, r7, asr #10
    81b8:	bleq	8621c <__assert_fail@plt+0x83ab8>
    81bc:			; <UNDEFINED> instruction: 0xf7fa6921
    81c0:	strbmi	lr, [r7, #-2114]	; 0xfffff7be
    81c4:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    81c8:	svc	0x00bcf7f9
    81cc:	cmple	r7, r0, lsl #16
    81d0:	stmdavs	r7!, {r0, r9, sl, ip, sp}
    81d4:	ldcle	14, cr2, [r4, #-60]!	; 0xffffffc4
    81d8:			; <UNDEFINED> instruction: 0xf14006f8
    81dc:	ldrteq	r8, [sl], sl, asr #1
    81e0:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r6, sl, ip, lr, pc}^
    81e4:	ldmdami	r2!, {r0, r1, r5, r6, r7, r8, ip, sp, pc}^
    81e8:	andne	lr, r3, #212, 18	; 0x350000
    81ec:			; <UNDEFINED> instruction: 0xf7ff4478
    81f0:	andcc	pc, r1, r3, lsr lr	; <UNPREDICTABLE>
    81f4:	ldmib	r4, {r2, r6, ip, lr, pc}^
    81f8:	stmdbvs	r0!, {r0, r1, r9, ip}^
    81fc:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    8200:	eorsle	r3, sp, r1
    8204:	ldmib	r4, {r0, r1, r3, r5, r6, fp, lr}^
    8208:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
    820c:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    8210:	eorsle	r3, r5, r1
    8214:	tstlt	r8, r0, ror #18
    8218:	svc	0x0048f7f9
    821c:	cmnvs	r3, r0, lsl #6
    8220:	rsbvs	r2, r5, #0, 6
    8224:	movwcc	lr, #14788	; 0x39c4
    8228:	blmi	17dabbc <__assert_fail@plt+0x17d8458>
    822c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8230:	blls	e22a0 <__assert_fail@plt+0xdfb3c>
    8234:			; <UNDEFINED> instruction: 0xf040405a
    8238:	strtmi	r8, [r8], -r6, lsr #1
    823c:	pop	{r2, ip, sp, pc}
    8240:	fltcsdz	f0, r8
    8244:	ldrbteq	sp, [r9], fp, asr #1
    8248:	ldmdami	ip, {r0, r3, r6, r7, sl, ip, lr, pc}^
    824c:	andne	lr, r3, #212, 18	; 0x350000
    8250:			; <UNDEFINED> instruction: 0xf7ff4478
    8254:	andcc	pc, r1, r1, lsl #28
    8258:	stmdavs	r7!, {r1, r4, ip, lr, pc}
    825c:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8260:	ldmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8264:	andle	r4, r6, r7, asr #10
    8268:	bleq	862cc <__assert_fail@plt+0x83b68>
    826c:			; <UNDEFINED> instruction: 0xf7fa68e1
    8270:	strbmi	lr, [r7, #-2508]	; 0xfffff634
    8274:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    8278:	mcr	7, 7, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    827c:	adcle	r2, r7, r0, lsl #16
    8280:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8284:	stmdbvs	r0!, {r0, r2, r7, r9, ip, sp, pc}^
    8288:	bicle	r2, r5, r0, lsl #16
    828c:	ldrmi	lr, [r3], #-1992	; 0xfffff838
    8290:	eorspl	pc, sp, #70254592	; 0x4300000
    8294:	andcs	pc, sl, sp, lsr #17
    8298:	ldrcc	pc, [r0], #-2195	; 0xfffff76d
    829c:	andcc	pc, r9, sp, lsl #17
    82a0:	stmdami	r7, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    82a4:	andne	lr, r3, #212, 18	; 0x350000
    82a8:			; <UNDEFINED> instruction: 0xf7ff4478
    82ac:	stmibvs	r0!, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    82b0:			; <UNDEFINED> instruction: 0xf3c04b44
    82b4:			; <UNDEFINED> instruction: 0xf88d2607
    82b8:	bleq	602d4 <__assert_fail@plt+0x5db70>
    82bc:			; <UNDEFINED> instruction: 0xf001447b
    82c0:	stmibeq	r2, {r4, r5, r8}
    82c4:	tstne	r6, r1, asr #20
    82c8:	ldrmi	fp, [r9], #-710	; 0xfffffd3a
    82cc:	eorseq	pc, ip, #2
    82d0:	addsne	lr, r6, #270336	; 0x42000
    82d4:	ldreq	pc, [pc, -r6]!
    82d8:	ldrne	pc, [r0], #-2193	; 0xfffff76f
    82dc:	ldrmi	r4, [pc], #-1050	; 82e4 <__assert_fail@plt+0x5b80>
    82e0:	andmi	pc, r7, r0, asr #7
    82e4:	ldrgt	pc, [r0], #-2194	; 0xfffff76e
    82e8:	andne	pc, r9, sp, lsl #17
    82ec:	orrseq	lr, r0, #3072	; 0xc00
    82f0:	ldrcs	pc, [r0], #-2199	; 0xfffff769
    82f4:	stmdbvs	r1!, {r0, r1, r8, r9, sl, fp, sp, pc}
    82f8:	andeq	pc, r4, sp, lsl #17
    82fc:	andvs	pc, r6, sp, lsl #17
    8300:	streq	pc, [r9], -sp, lsl #2
    8304:	ldreq	pc, [r0], #-2195	; 0xfffff76d
    8308:	andgt	pc, sl, sp, lsl #17
    830c:	andcs	pc, fp, sp, lsl #17
    8310:			; <UNDEFINED> instruction: 0xf7f9b1e9
    8314:	adcsmi	lr, r7, #152, 30	; 0x260
    8318:			; <UNDEFINED> instruction: 0xf816d006
    831c:	stmdbvs	r1!, {r0, r8, r9, fp}
    8320:	svc	0x0090f7f9
    8324:	ldrhle	r4, [r8, #39]!	; 0x27
    8328:			; <UNDEFINED> instruction: 0xf7f96920
    832c:	stmdacs	r0, {r2, r3, r8, r9, sl, fp, sp, lr, pc}
    8330:	stmdavs	r3!, {r1, r2, r5, r7, r8, ip, lr, pc}
    8334:			; <UNDEFINED> instruction: 0xf53f06db
    8338:	stmdami	r3!, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
    833c:	andne	lr, r3, #212, 18	; 0x350000
    8340:			; <UNDEFINED> instruction: 0xf7ff4478
    8344:	andcc	pc, r1, r9, lsl #27
    8348:	svcge	0x004bf47f
    834c:	stmiavs	r1!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    8350:	ldmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8354:			; <UNDEFINED> instruction: 0xd00642b7
    8358:	bleq	863b8 <__assert_fail@plt+0x83c54>
    835c:			; <UNDEFINED> instruction: 0xf7fa68e1
    8360:	adcsmi	lr, r7, #84, 18	; 0x150000
    8364:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    8368:	mrc	7, 3, APSR_nzcv, cr2, cr9, {7}
    836c:	rscle	r2, r0, r0, lsl #16
    8370:	ldmdami	r6, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    8374:	andne	lr, r3, #212, 18	; 0x350000
    8378:			; <UNDEFINED> instruction: 0xf7ff4478
    837c:	andcc	pc, r1, sp, ror #26
    8380:	svcge	0x006bf47f
    8384:			; <UNDEFINED> instruction: 0xf7f9e77c
    8388:	blmi	483e90 <__assert_fail@plt+0x48172c>
    838c:	subne	pc, r1, #64, 4
    8390:	ldmdami	r1, {r4, r8, fp, lr}
    8394:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8398:	orrvs	pc, sl, #12582912	; 0xc00000
    839c:			; <UNDEFINED> instruction: 0xf7fa4478
    83a0:	svclt	0x0000e9e2
    83a4:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    83a8:			; <UNDEFINED> instruction: 0x000002b4
    83ac:	andeq	r6, r0, r0, lsr #23
    83b0:	andeq	r6, r0, ip, lsl #22
    83b4:	andeq	r6, r0, r2, asr #21
    83b8:	andeq	r8, r1, r4, ror #21
    83bc:	andeq	r5, r0, r8, ror #16
    83c0:	andeq	r6, r0, ip, asr #20
    83c4:	andeq	r6, r0, r8, asr #20
    83c8:	andeq	r5, r0, r8, ror r7
    83cc:	andeq	r5, r0, r0, asr #14
    83d0:	andeq	r6, r0, r0, ror r9
    83d4:	andeq	r6, r0, lr, lsr r9
    83d8:	andeq	r6, r0, r0, asr r9
    83dc:	svcmi	0x00f0e92d
    83e0:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
    83e4:			; <UNDEFINED> instruction: 0xf1b8b083
    83e8:	tstls	r1, r8, lsl #30
    83ec:	sbchi	pc, sl, r0, lsl #1
    83f0:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    83f4:	bicmi	pc, sp, #76, 12	; 0x4c00000
    83f8:	bicmi	pc, ip, #204, 12	; 0xcc00000
    83fc:	blx	fe8d9e0a <__assert_fail@plt+0xfe8d76a6>
    8400:	ldmeq	fp, {r3, r8, r9, sp}
    8404:	strmi	r0, [r3], #-152	; 0xffffff68
    8408:	movweq	lr, #15272	; 0x3ba8
    840c:	blcs	99474 <__assert_fail@plt+0x96d10>
    8410:	movwcs	fp, #3980	; 0xf8c
    8414:	bl	d1020 <__assert_fail@plt+0xce8bc>
    8418:			; <UNDEFINED> instruction: 0xf7f90040
    841c:			; <UNDEFINED> instruction: 0x4603ed9c
    8420:	stmdacs	r0, {ip, pc}
    8424:	adchi	pc, sl, r0
    8428:	svceq	0x0004f1b8
    842c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    8430:			; <UNDEFINED> instruction: 0xf1094c89
    8434:	movwcc	r0, #33029	; 0x8105
    8438:			; <UNDEFINED> instruction: 0xf811447c
    843c:			; <UNDEFINED> instruction: 0xf1a86c04
    8440:			; <UNDEFINED> instruction: 0xf8110805
    8444:			; <UNDEFINED> instruction: 0xf1b80c02
    8448:			; <UNDEFINED> instruction: 0xf8110f04
    844c:	strmi	ip, [r9], r5, lsl #24
    8450:	stccs	8, cr15, [r3], {17}
    8454:	strne	lr, [r6, #-2639]	; 0xfffff5b1
    8458:	stcvc	8, cr15, [r1], {17}
    845c:	ldreq	pc, [r0, #-5]
    8460:			; <UNDEFINED> instruction: 0x0e8cea4f
    8464:	beq	ff042da8 <__assert_fail@plt+0xff040644>
    8468:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
    846c:	subeq	lr, r2, #323584	; 0x4f000
    8470:	cdpeq	0, 1, cr15, cr12, cr14, {0}
    8474:	andseq	pc, lr, #2
    8478:	beq	6444a8 <__assert_fail@plt+0x641d44>
    847c:	vfnmane.f32	s28, s12, s28
    8480:	sbcsne	lr, r0, #270336	; 0x42000
    8484:	bne	1602db4 <__assert_fail@plt+0x1600650>
    8488:	vldmiaeq	ip, {s29-s107}
    848c:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
    8490:	addeq	pc, r4, r0, asr #7
    8494:	ldreq	pc, [pc, -r7]
    8498:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    849c:			; <UNDEFINED> instruction: 0xf814469b
    84a0:			; <UNDEFINED> instruction: 0xf101e00e
    84a4:	stfpls	f0, [r6, #20]!
    84a8:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    84ac:	stcpl	13, cr5, [r2], #404	; 0x194
    84b0:			; <UNDEFINED> instruction: 0xf8145c20
    84b4:	stclpl	0, cr10, [r7, #40]!	; 0x28
    84b8:	ldcgt	8, cr15, [r0], {3}
    84bc:	stc	8, cr15, [pc], {3}
    84c0:	stcvs	8, cr15, [lr], {3}
    84c4:	stcpl	8, cr15, [sp], {3}
    84c8:	stccs	8, cr15, [ip], {3}
    84cc:	stceq	8, cr15, [fp], {3}
    84d0:	stcge	8, cr15, [sl], {3}
    84d4:	stcvc	8, cr15, [r9], {3}
    84d8:			; <UNDEFINED> instruction: 0xf108d8af
    84dc:			; <UNDEFINED> instruction: 0xf1b838ff
    84e0:	vmax.f32	d0, d0, d3
    84e4:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    84e8:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
    84ec:			; <UNDEFINED> instruction: 0xf8990287
    84f0:			; <UNDEFINED> instruction: 0xf10b6000
    84f4:			; <UNDEFINED> instruction: 0xf8990007
    84f8:			; <UNDEFINED> instruction: 0xf8995001
    84fc:	adcseq	r2, r4, r2
    8500:			; <UNDEFINED> instruction: 0xf8994b56
    8504:			; <UNDEFINED> instruction: 0x012f1003
    8508:	ldreq	pc, [ip], #-4
    850c:	b	1119700 <__assert_fail@plt+0x1116f9c>
    8510:			; <UNDEFINED> instruction: 0xf0071495
    8514:	vorr.i32	d16, #-805306368	; 0xd0000000
    8518:	b	11c9a30 <__assert_fail@plt+0x11c72cc>
    851c:	subseq	r1, r2, r2, lsl r7
    8520:			; <UNDEFINED> instruction: 0xf81308f6
    8524:			; <UNDEFINED> instruction: 0xf002c005
    8528:	sbceq	r0, sp, lr, lsl r2
    852c:	sbcsne	lr, r1, #270336	; 0x42000
    8530:	ldreq	pc, [r8, #-5]
    8534:	orreq	pc, r4, r1, asr #7
    8538:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    853c:	ldcpl	13, cr5, [lr, #112]	; 0x70
    8540:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
    8544:			; <UNDEFINED> instruction: 0xf88b5c5b
    8548:			; <UNDEFINED> instruction: 0xf88b4001
    854c:			; <UNDEFINED> instruction: 0xf88b6000
    8550:			; <UNDEFINED> instruction: 0xf88bc002
    8554:			; <UNDEFINED> instruction: 0xf88b7003
    8558:			; <UNDEFINED> instruction: 0xf88be004
    855c:			; <UNDEFINED> instruction: 0xf88b2006
    8560:	blls	5457c <__assert_fail@plt+0x51e18>
    8564:	bicmi	pc, sp, ip, asr #12
    8568:	bicmi	pc, ip, ip, asr #13
    856c:	movwcc	r2, #16896	; 0x4200
    8570:	blx	fe864582 <__assert_fail@plt+0xfe861e1e>
    8574:	stmdbls	r0, {r0, r1, r8, r9, ip}
    8578:	strbpl	r0, [sl], #2203	; 0x89b
    857c:	andlt	r9, r3, r0, lsl #16
    8580:	svchi	0x00f0e8bd
    8584:	svc	0x0062f7f9
    8588:	andls	r2, r0, #0, 4
    858c:	andvs	r2, r3, r6, lsl r3
    8590:	andlt	r9, r3, r0, lsl #16
    8594:	svchi	0x00f0e8bd
    8598:	mulcs	r0, r9, r8
    859c:	blmi	c19f04 <__assert_fail@plt+0xc177a0>
    85a0:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
    85a4:			; <UNDEFINED> instruction: 0xf00108d2
    85a8:	ldfpls	f0, [sl], {28}
    85ac:			; <UNDEFINED> instruction: 0xf8005c5b
    85b0:			; <UNDEFINED> instruction: 0xf88b2b02
    85b4:	ldrb	r3, [r4, r1]
    85b8:	mulmi	r0, r9, r8
    85bc:	andeq	pc, r4, fp, lsl #2
    85c0:	mulcs	r1, r9, r8
    85c4:	adceq	r4, r1, r7, lsr #22
    85c8:	tsteq	r5, r4, ror #17
    85cc:	tsteq	ip, r1	; <UNPREDICTABLE>
    85d0:	b	10597c4 <__assert_fail@plt+0x1057060>
    85d4:			; <UNDEFINED> instruction: 0xf0051192
    85d8:	vorr.i32	d16, #10485760	; 0x00a00000
    85dc:	lfmpl	f0, 2, [lr], {68}	; 0x44
    85e0:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
    85e4:			; <UNDEFINED> instruction: 0xf88b5c9b
    85e8:			; <UNDEFINED> instruction: 0xf88b6001
    85ec:			; <UNDEFINED> instruction: 0xf88b4000
    85f0:			; <UNDEFINED> instruction: 0xf88b1003
    85f4:	ldr	r3, [r4, r2]!
    85f8:	mulne	r1, r9, r8
    85fc:	andeq	pc, r5, fp, lsl #2
    8600:	mulvs	r0, r9, r8
    8604:	mulcs	r2, r9, r8
    8608:	blmi	5c8a40 <__assert_fail@plt+0x5c62dc>
    860c:			; <UNDEFINED> instruction: 0xf00400b5
    8610:	b	1109658 <__assert_fail@plt+0x1106ef4>
    8614:			; <UNDEFINED> instruction: 0xf0051412
    8618:	subseq	r0, r2, ip, lsl r5
    861c:	b	1159810 <__assert_fail@plt+0x11570ac>
    8620:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
    8624:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
    8628:	andseq	pc, lr, #2
    862c:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
    8630:	ldcpl	13, cr5, [sl], {157}	; 0x9d
    8634:			; <UNDEFINED> instruction: 0xf88b5c5b
    8638:			; <UNDEFINED> instruction: 0xf88b7001
    863c:			; <UNDEFINED> instruction: 0xf88b5000
    8640:			; <UNDEFINED> instruction: 0xf88b4003
    8644:			; <UNDEFINED> instruction: 0xf88b2004
    8648:	str	r3, [sl, r2]
    864c:	ldrdlt	pc, [r0], -sp
    8650:	ldrbmi	lr, [r8], -r3, asr #14
    8654:	svclt	0x0000e785
    8658:	andeq	r6, r0, ip, lsr #26
    865c:	andeq	r6, r0, r8, asr ip
    8660:	andeq	r6, r0, r2, asr #23
    8664:	muleq	r0, r4, fp
    8668:	andeq	r6, r0, r8, asr #22
    866c:	mrcne	5, 2, fp, cr7, cr8, {7}
    8670:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
    8674:	teqmi	ip, r4, lsr r8
    8678:	svclt	0x000c2900
    867c:			; <UNDEFINED> instruction: 0xf0042400
    8680:	stmdblt	ip, {r0, sl}
    8684:	ldcllt	0, cr2, [r8]
    8688:	strbeq	r6, [r9, #-2057]	; 0xfffff7f7
    868c:			; <UNDEFINED> instruction: 0x461dd5fa
    8690:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}^
    8694:	ldrmi	fp, [r1], -r3, lsr #2
    8698:	ldrmi	r4, [r8, sl, lsr #12]
    869c:	rscsle	r2, r1, r0, lsl #16
    86a0:			; <UNDEFINED> instruction: 0x4629b11d
    86a4:			; <UNDEFINED> instruction: 0xf7fd2007
    86a8:	andcs	pc, r1, r9, ror pc	; <UNPREDICTABLE>
    86ac:	svclt	0x0000bdf8
    86b0:	andeq	r8, r1, lr, asr #26
    86b4:			; <UNDEFINED> instruction: 0x4605b530
    86b8:	addlt	r4, r7, lr, lsl ip
    86bc:	ldrbtmi	r4, [ip], #-2078	; 0xfffff7e2
    86c0:	ldrmi	r5, [r4], -r0, lsr #16
    86c4:	andls	r6, r5, r0, lsl #16
    86c8:	andeq	pc, r0, pc, asr #32
    86cc:	ldmdavc	r2, {r1, r4, r8, ip, sp, pc}
    86d0:			; <UNDEFINED> instruction: 0x4614b95a
    86d4:	blmi	61af40 <__assert_fail@plt+0x6187dc>
    86d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    86dc:	blls	16274c <__assert_fail@plt+0x15ffe8>
    86e0:	qsuble	r4, sl, r4
    86e4:	andlt	r4, r7, r0, lsr #12
    86e8:	stmiblt	fp, {r4, r5, r8, sl, fp, ip, sp, pc}^
    86ec:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
    86f0:	ldmdbmi	r4, {r0, r1, r3, r9, sl, lr}
    86f4:	strls	sl, [r0], #-2052	; 0xfffff7fc
    86f8:			; <UNDEFINED> instruction: 0xf7f94479
    86fc:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    8700:	movwcs	sp, #2833	; 0xb11
    8704:	strtmi	r9, [r8], -r4, lsl #18
    8708:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    870c:	stmib	sp, {r1, r8, r9, ip, sp}^
    8710:			; <UNDEFINED> instruction: 0xf7f93300
    8714:			; <UNDEFINED> instruction: 0x4604edb6
    8718:			; <UNDEFINED> instruction: 0xf7f99804
    871c:	ldrb	lr, [r9, r8, asr #25]
    8720:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    8724:			; <UNDEFINED> instruction: 0xf7f9e7e4
    8728:	addlt	lr, r4, #108, 28	; 0x6c0
    872c:			; <UNDEFINED> instruction: 0xf7f9e7d2
    8730:	svclt	0x0000ecec
    8734:	andeq	r8, r1, r2, asr r6
    8738:			; <UNDEFINED> instruction: 0x000002b4
    873c:	andeq	r8, r1, r8, lsr r6
    8740:	andeq	r7, r0, lr, lsl r2
    8744:	muleq	r0, r4, sl
    8748:	andeq	r6, r0, r2, ror #20
    874c:			; <UNDEFINED> instruction: 0x460eb570
    8750:			; <UNDEFINED> instruction: 0x4604491c
    8754:	ldrmi	r2, [r0], -r0, lsl #6
    8758:	eorvs	r4, r3, r9, ror r4
    875c:			; <UNDEFINED> instruction: 0xf7f94615
    8760:	orrlt	lr, r8, r8, lsl ip
    8764:			; <UNDEFINED> instruction: 0x46284918
    8768:			; <UNDEFINED> instruction: 0xf7f94479
    876c:	bllt	c437bc <__assert_fail@plt+0xc41058>
    8770:			; <UNDEFINED> instruction: 0x46304916
    8774:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    8778:	stc2l	0, cr15, [lr, #8]!
    877c:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
    8780:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    8784:	lfmlt	f3, 3, [r0, #-512]!	; 0xfffffe00
    8788:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    878c:	andcs	r4, r0, #48, 12	; 0x3000000
    8790:	stc2l	0, cr15, [r2, #8]!
    8794:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8798:	strdcs	sp, [r0, -r2]
    879c:			; <UNDEFINED> instruction: 0xf992f004
    87a0:	strtmi	r4, [r8], -r3, lsl #12
    87a4:			; <UNDEFINED> instruction: 0xf7f96023
    87a8:	stmdavs	r0!, {r1, r7, sl, fp, sp, lr, pc}
    87ac:	rscle	r2, r7, r0, lsl #16
    87b0:	mvnscc	pc, pc, asr #32
    87b4:	blx	3c47cc <__assert_fail@plt+0x3c2068>
    87b8:	mvnle	r2, r0, lsl #16
    87bc:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    87c0:			; <UNDEFINED> instruction: 0xe7e34479
    87c4:	andeq	r7, r0, r0, lsr #2
    87c8:	andeq	r5, r0, r4, asr #14
    87cc:	andeq	r6, r0, r2, asr #20
    87d0:	andeq	r6, r0, r2, lsl sl
    87d4:	andeq	r6, r0, r8, lsl sl
    87d8:	svcmi	0x00f0e92d
    87dc:	ldmdbpl	pc!, {r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    87e0:	blhi	c3c9c <__assert_fail@plt+0xc1538>
    87e4:	blvs	fe106120 <__assert_fail@plt+0xfe1039bc>
    87e8:	bcc	1006100 <__assert_fail@plt+0x100399c>
    87ec:	vmov.i32	d20, #251658240	; 0x0f000000
    87f0:	movwcs	r0, #26971	; 0x695b
    87f4:	blcc	70530c <__assert_fail@plt+0x702ba8>
    87f8:	beq	1345300 <__assert_fail@plt+0x1342b9c>
    87fc:	cdp	0, 0, cr11, cr8, cr3, {4}
    8800:	pkhbtmi	r0, r8, r0, lsl #20
    8804:	vmin.s8	d20, d0, d6
    8808:	strcs	r3, [r0, #-1233]	; 0xfffffb2f
    880c:	ands	r9, r5, r0, lsl #6
    8810:	strtmi	r4, [r5], #-1568	; 0xfffff9e0
    8814:	blx	9c6814 <__assert_fail@plt+0x9c40b0>
    8818:	ldrmi	r2, [sl], -r0, lsl #6
    881c:	ldrtmi	r4, [r8], -r1, asr #12
    8820:			; <UNDEFINED> instruction: 0xf7f90064
    8824:	vrecps.f32	d30, d20, d10
    8828:	vmlal.s<illegal width 8>	q9, d0, d0[0]
    882c:	addsmi	r0, r4, #-268435456	; 0xf0000000
    8830:	ldrmi	fp, [r4], -r8, lsr #31
    8834:	mvnlt	r4, r3, lsl #12
    8838:	cfstr32le	mvfx4, [r9], #-340	; 0xfffffeac
    883c:	movweq	lr, #23465	; 0x5ba9
    8840:	rscle	r2, r5, r0, lsl #28
    8844:	andcc	pc, r3, #175104	; 0x2ac00
    8848:	bl	fec6ec50 <__assert_fail@plt+0xfec6c4ec>
    884c:	b	13dc69c <__assert_fail@plt+0x13d9f38>
    8850:	ldclle	3, cr4, [sp, #584]	; 0x248
    8854:	andcs	r4, r5, #278528	; 0x44000
    8858:	stmib	sp, {sp}^
    885c:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
    8860:	mcrr	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
    8864:	vnmls.f64	d9, d8, d1
    8868:			; <UNDEFINED> instruction: 0x461a1a10
    886c:	mrc2	7, 4, pc, cr8, cr13, {7}
    8870:	cmnlt	lr, lr, asr #15
    8874:	andcs	r4, r5, #163840	; 0x28000
    8878:	ldrbtmi	r9, [r9], #-0
    887c:	ldc	7, cr15, [lr], #-996	; 0xfffffc1c
    8880:	bne	4440e8 <__assert_fail@plt+0x441984>
    8884:	mcr2	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    8888:	andcs	r9, r1, #14336	; 0x3800
    888c:	blls	208fc <__assert_fail@plt+0x1e198>
    8890:	andlt	r4, r3, r8, lsl r6
    8894:	blhi	c3b90 <__assert_fail@plt+0xc142c>
    8898:	svchi	0x00f0e8bd
    889c:	muleq	r0, sl, r9
    88a0:	andeq	r6, r0, sl, lsr #19
    88a4:			; <UNDEFINED> instruction: 0x4605b538
    88a8:	strmi	r4, [ip], -sp, lsl #16
    88ac:			; <UNDEFINED> instruction: 0xf7f94478
    88b0:	strdlt	lr, [r0, r4]
    88b4:	tstcs	r0, sl, lsl #4
    88b8:	bl	1fc68a4 <__assert_fail@plt+0x1fc4140>
    88bc:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    88c0:	blmi	260928 <__assert_fail@plt+0x25e1c4>
    88c4:	stmdami	r9, {r0, r3, r5, r9, sl, lr}
    88c8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    88cc:	pop	{r2, r3, r4, r6, sp, lr}
    88d0:			; <UNDEFINED> instruction: 0xf7f94038
    88d4:	blmi	1b77e8 <__assert_fail@plt+0x1b5084>
    88d8:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
    88dc:			; <UNDEFINED> instruction: 0xe7f0601a
    88e0:	muleq	r0, r8, r9
    88e4:	andeq	r8, r1, r2, lsl #22
    88e8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    88ec:			; <UNDEFINED> instruction: 0xfffffd9f
    88f0:	andeq	r8, r1, r6, ror #21
    88f4:	stmdacs	r0, {r0, r1, r8, r9, fp, lr}
    88f8:	svclt	0x0008447b
    88fc:	andsvs	r2, r8, r0, lsl #1
    8900:	svclt	0x00004770
    8904:	andeq	r8, r1, r8, asr #21
    8908:	ldrbmi	lr, [r0, sp, lsr #18]!
    890c:	bmi	1b9a358 <__assert_fail@plt+0x1b97bf4>
    8910:	ldrmi	fp, [sl], r4, lsl #1
    8914:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
    8918:			; <UNDEFINED> instruction: 0xf10d9e0c
    891c:	strmi	r0, [r5], -r4, lsl #16
    8920:			; <UNDEFINED> instruction: 0x466f58d3
    8924:	movwls	r6, #14363	; 0x381b
    8928:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    892c:	movwls	r2, #768	; 0x300
    8930:	ldrtmi	r4, [r8], -r1, asr #12
    8934:	cdp2	0, 14, cr15, cr14, cr0, {0}
    8938:	movtlt	r4, #34308	; 0x8604
    893c:	strtmi	r2, [r1], -r0, lsl #4
    8940:			; <UNDEFINED> instruction: 0xf0004630
    8944:			; <UNDEFINED> instruction: 0x4602ffb7
    8948:	rscsle	r2, r1, r0, lsl #16
    894c:	orrslt	r9, r9, r1, lsl #18
    8950:	strtmi	r2, [r8], -r0, lsl #6
    8954:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    8958:	stccs	6, cr4, [r0], {4}
    895c:	bmi	173cd04 <__assert_fail@plt+0x173a5a0>
    8960:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    8964:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8968:	subsmi	r9, sl, r3, lsl #22
    896c:	adchi	pc, sl, r0, asr #32
    8970:	andlt	r4, r4, r0, lsr #12
    8974:			; <UNDEFINED> instruction: 0x87f0e8bd
    8978:	movwcs	r4, #5665	; 0x1621
    897c:			; <UNDEFINED> instruction: 0xf7ff4628
    8980:	addlt	pc, r3, #2448	; 0x990
    8984:	blcs	feb9a19c <__assert_fail@plt+0xfeb97a38>
    8988:	stccs	0, cr13, [r0], {210}	; 0xd2
    898c:	ubfx	sp, r0, #1, #7
    8990:			; <UNDEFINED> instruction: 0x46304950
    8994:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
    8998:			; <UNDEFINED> instruction: 0xff8cf000
    899c:	tstlt	r8, r6, lsl #12
    89a0:	blcs	2f5b0 <__assert_fail@plt+0x2ce4c>
    89a4:	strcs	fp, [r0], -r8, lsl #30
    89a8:	strmi	r2, [r8], -r0, lsl #2
    89ac:	ldcl	7, cr15, [r4, #996]	; 0x3e4
    89b0:	stmdacs	r0, {r2, r9, sl, lr}
    89b4:			; <UNDEFINED> instruction: 0xf7f9d042
    89b8:			; <UNDEFINED> instruction: 0x4607eebe
    89bc:	rsbsle	r2, sp, r0, lsl #16
    89c0:	andcs	r4, r0, r5, asr #18
    89c4:			; <UNDEFINED> instruction: 0xf7f94479
    89c8:			; <UNDEFINED> instruction: 0xf1b9edc8
    89cc:	suble	r0, r8, r0, lsl #30
    89d0:	strbmi	r4, [sl], -r2, asr #18
    89d4:	strtmi	r2, [r8], -r0, lsl #6
    89d8:			; <UNDEFINED> instruction: 0xf7ff4479
    89dc:	strmi	pc, [r4], -fp, ror #28
    89e0:	andcs	r4, r0, r9, lsr r6
    89e4:	ldc	7, cr15, [r8, #996]!	; 0x3e4
    89e8:			; <UNDEFINED> instruction: 0xf7f94638
    89ec:			; <UNDEFINED> instruction: 0x2c00eb60
    89f0:			; <UNDEFINED> instruction: 0x2100d1b5
    89f4:			; <UNDEFINED> instruction: 0xf7f92005
    89f8:			; <UNDEFINED> instruction: 0x4607edb0
    89fc:			; <UNDEFINED> instruction: 0xf7f9b120
    8a00:			; <UNDEFINED> instruction: 0x4607ee9a
    8a04:	subsle	r2, r9, r0, lsl #16
    8a08:	andcs	r4, r5, r5, lsr r9
    8a0c:			; <UNDEFINED> instruction: 0xf7f94479
    8a10:			; <UNDEFINED> instruction: 0xf1baeda4
    8a14:	eorsle	r0, r1, r0, lsl #30
    8a18:			; <UNDEFINED> instruction: 0x46524932
    8a1c:	movwcs	r4, #1576	; 0x628
    8a20:			; <UNDEFINED> instruction: 0xf7ff4479
    8a24:	strmi	pc, [r4], -r7, asr #28
    8a28:	addsle	r2, r8, r0, lsl #30
    8a2c:	andcs	r4, r5, r9, lsr r6
    8a30:	ldc	7, cr15, [r2, #996]	; 0x3e4
    8a34:			; <UNDEFINED> instruction: 0xf7f94638
    8a38:			; <UNDEFINED> instruction: 0xe790eb3a
    8a3c:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    8a40:	stc	7, cr15, [sl, #996]	; 0x3e4
    8a44:	svceq	0x0000f1b9
    8a48:	stmdbmi	r8!, {r3, r5, ip, lr, pc}
    8a4c:	strbmi	r4, [sl], -r3, lsr #12
    8a50:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8a54:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    8a58:	stccs	6, cr4, [r0], {4}
    8a5c:	svcge	0x007ff47f
    8a60:	cdpcs	7, 0, cr14, cr0, cr7, {6}
    8a64:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    8a68:	stmdbmi	r1!, {r4, ip, lr, pc}
    8a6c:	strbmi	r4, [fp], -r2, lsl #12
    8a70:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8a74:	mrc2	7, 0, pc, cr14, cr15, {7}
    8a78:	ldr	r4, [r1, r4, lsl #12]!
    8a7c:	svclt	0x00182e00
    8a80:	svclt	0x00082800
    8a84:	sbcle	r4, pc, r4, asr r6	; <UNPREDICTABLE>
    8a88:	strb	r4, [r5, r2, lsl #13]
    8a8c:	ldrtmi	r4, [r9], -r8, asr #12
    8a90:	stcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    8a94:			; <UNDEFINED> instruction: 0xf7f94638
    8a98:	str	lr, [sl, sl, lsl #22]!
    8a9c:	svclt	0x00182800
    8aa0:	adcle	r2, r6, r0, lsl #28
    8aa4:			; <UNDEFINED> instruction: 0x46024913
    8aa8:	strtmi	r4, [r8], -fp, asr #12
    8aac:			; <UNDEFINED> instruction: 0xf7ff4479
    8ab0:	strmi	pc, [r4], -r1, lsl #28
    8ab4:			; <UNDEFINED> instruction: 0xf47f2c00
    8ab8:			; <UNDEFINED> instruction: 0xe79aaf52
    8abc:	stc	7, cr15, [r0], #996	; 0x3e4
    8ac0:	strb	fp, [ip, -r4, lsl #5]
    8ac4:	bl	846ab0 <__assert_fail@plt+0x84434c>
    8ac8:	strdeq	r8, [r1], -sl
    8acc:			; <UNDEFINED> instruction: 0x000002b4
    8ad0:	andeq	r8, r1, lr, lsr #7
    8ad4:			; <UNDEFINED> instruction: 0x000068be
    8ad8:	andeq	r6, r0, r8, asr #30
    8adc:	muleq	r0, r0, r8
    8ae0:	andeq	r6, r0, r0, lsl #30
    8ae4:	andeq	r6, r0, ip, lsr r8
    8ae8:	andeq	r6, r0, lr, asr #29
    8aec:	andeq	r6, r0, r6, lsl r8
    8af0:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8af4:			; <UNDEFINED> instruction: 0x000067bc
    8af8:	svcmi	0x00f0e92d
    8afc:	ldclmi	6, cr4, [r5], #24
    8b00:	ldmmi	r5!, {r0, r1, r4, r7, ip, sp, pc}^
    8b04:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    8b08:	blge	883284 <__assert_fail@plt+0x880b20>
    8b0c:	stmdapl	r0!, {r0, r2, r4, r9, sl, lr}
    8b10:	stmdavs	r0, {sl, sp}
    8b14:			; <UNDEFINED> instruction: 0xf04f9011
    8b18:	movwls	r0, #16384	; 0x4000
    8b1c:	stmdage	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
    8b20:	strls	r6, [r9], #-52	; 0xffffffcc
    8b24:	blls	76d740 <__assert_fail@plt+0x76afdc>
    8b28:			; <UNDEFINED> instruction: 0xf7f99306
    8b2c:			; <UNDEFINED> instruction: 0x4604ec38
    8b30:			; <UNDEFINED> instruction: 0xf0402800
    8b34:			; <UNDEFINED> instruction: 0xf7fe8097
    8b38:	stmibmi	r8!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    8b3c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    8b40:	blx	fedc4b52 <__assert_fail@plt+0xfedc23ee>
    8b44:	stmdacs	r0, {r7, r9, sl, lr}
    8b48:	sbcshi	pc, fp, r0
    8b4c:	strmi	r4, [r1], -r3, lsr #12
    8b50:	stmdals	r8, {r1, r5, r9, sl, lr}
    8b54:	mcr	7, 0, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    8b58:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    8b5c:	blcs	387c4 <__assert_fail@plt+0x36060>
    8b60:			; <UNDEFINED> instruction: 0xf0004681
    8b64:			; <UNDEFINED> instruction: 0xb11d8093
    8b68:	blcs	26c1c <__assert_fail@plt+0x244b8>
    8b6c:	adchi	pc, fp, r0, asr #32
    8b70:			; <UNDEFINED> instruction: 0xf04f2001
    8b74:			; <UNDEFINED> instruction: 0xf7fe0900
    8b78:			; <UNDEFINED> instruction: 0xf8cdff87
    8b7c:			; <UNDEFINED> instruction: 0x4605901c
    8b80:	blcs	2f804 <__assert_fail@plt+0x2d0a0>
    8b84:	adcshi	pc, r0, r0, asr #32
    8b88:	svceq	0x0000f1ba
    8b8c:	bmi	ff53cba8 <__assert_fail@plt+0xff53a444>
    8b90:	movwcs	r4, #1624	; 0x658
    8b94:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
    8b98:			; <UNDEFINED> instruction: 0xf7fe47d0
    8b9c:	tstcs	r0, r7, asr #26	; <UNPREDICTABLE>
    8ba0:	blx	ff6c4bb2 <__assert_fail@plt+0xff6c244e>
    8ba4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    8ba8:	rschi	pc, r9, r0
    8bac:			; <UNDEFINED> instruction: 0xf7f92000
    8bb0:	stmdacs	r0, {r2, r5, r9, fp, sp, lr, pc}
    8bb4:	rscshi	pc, pc, r0, asr #32
    8bb8:	blmi	ff2db6e8 <__assert_fail@plt+0xff2d8f84>
    8bbc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8bc0:	ldrbtmi	r2, [fp], #-2571	; 0xfffff5f5
    8bc4:			; <UNDEFINED> instruction: 0xf1b9930d
    8bc8:			; <UNDEFINED> instruction: 0xf0000f00
    8bcc:	movwcs	r8, #20631	; 0x5097
    8bd0:			; <UNDEFINED> instruction: 0xf8cd2204
    8bd4:	ldmdage	r2, {r3, r4, r5, ip, pc}
    8bd8:	bl	1b2f0 <__assert_fail@plt+0x18b8c>
    8bdc:	bl	95ec <__assert_fail@plt+0x6e88>
    8be0:	ldrbtmi	r0, [r9], #-899	; 0xfffffc7d
    8be4:			; <UNDEFINED> instruction: 0xf8422400
    8be8:			; <UNDEFINED> instruction: 0xf8431c1c
    8bec:			; <UNDEFINED> instruction: 0xf7fe4c1c
    8bf0:			; <UNDEFINED> instruction: 0xf8dffd1d
    8bf4:	ldrbtmi	fp, [fp], #764	; 0x2fc
    8bf8:			; <UNDEFINED> instruction: 0x4601465a
    8bfc:			; <UNDEFINED> instruction: 0xf7ffa80a
    8c00:	strmi	pc, [r1], r5, lsr #27
    8c04:			; <UNDEFINED> instruction: 0xf0002800
    8c08:	bls	2a8e7c <__assert_fail@plt+0x2a6718>
    8c0c:			; <UNDEFINED> instruction: 0xf0002a00
    8c10:			; <UNDEFINED> instruction: 0x46108112
    8c14:			; <UNDEFINED> instruction: 0xff90f003
    8c18:	andls	r2, sl, #0, 4
    8c1c:			; <UNDEFINED> instruction: 0xf7f94650
    8c20:	stmdals	r7, {r1, r2, r6, r9, fp, sp, lr, pc}
    8c24:	b	10c6c10 <__assert_fail@plt+0x10c44ac>
    8c28:			; <UNDEFINED> instruction: 0xf7f94640
    8c2c:			; <UNDEFINED> instruction: 0xf1b9ea40
    8c30:	teqle	r7, r0, lsl #30
    8c34:	tstlt	fp, r0, lsr #22
    8c38:	blcs	2f864 <__assert_fail@plt+0x2d100>
    8c3c:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    8c40:	movwcs	r4, #2476	; 0x9ac
    8c44:	ldrmi	r9, [sl], -r8, lsl #16
    8c48:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8c4c:	stmib	sp, {r1, r8, r9, ip, sp}^
    8c50:			; <UNDEFINED> instruction: 0xf7f93300
    8c54:			; <UNDEFINED> instruction: 0x4604eb16
    8c58:	subsle	r2, lr, r0, lsl #16
    8c5c:			; <UNDEFINED> instruction: 0xf7f99808
    8c60:	and	lr, r6, lr, lsl #25
    8c64:	stcl	7, cr15, [r4], {249}	; 0xf9
    8c68:	stmiami	r3!, {r0, r9, sl, lr}
    8c6c:			; <UNDEFINED> instruction: 0xf7fd4478
    8c70:	bmi	fe8c7f9c <__assert_fail@plt+0xfe8c5838>
    8c74:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
    8c78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8c7c:	subsmi	r9, sl, r1, lsl fp
    8c80:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    8c84:	andslt	r4, r3, r0, lsr #12
    8c88:	svchi	0x00f0e8bd
    8c8c:			; <UNDEFINED> instruction: 0xf7f94640
    8c90:			; <UNDEFINED> instruction: 0xf1b9ea0e
    8c94:	sbcle	r0, sp, r0, lsl #30
    8c98:			; <UNDEFINED> instruction: 0xf189fa1f
    8c9c:	andne	pc, r3, #64, 4
    8ca0:	mulle	r7, r1, r2
    8ca4:			; <UNDEFINED> instruction: 0xf7f94648
    8ca8:	strmi	lr, [r1], -r4, lsr #25
    8cac:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
    8cb0:	stc2	7, cr15, [r8], #1012	; 0x3f4
    8cb4:			; <UNDEFINED> instruction: 0xf7f99808
    8cb8:	ldrteq	lr, [r8], -r2, ror #24
    8cbc:	rscsmi	pc, lr, r0
    8cc0:	strbeq	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    8cc4:	ldrsbcs	lr, [ip, #-117]!	; 0xffffff8b
    8cc8:			; <UNDEFINED> instruction: 0xf7f94628
    8ccc:	strmi	lr, [r1], ip, lsl #23
    8cd0:	stmdavc	r3, {r5, r8, ip, sp, pc}^
    8cd4:			; <UNDEFINED> instruction: 0xf0002b2d
    8cd8:	ssatmi	r8, #2, sp, lsl #1
    8cdc:			; <UNDEFINED> instruction: 0xf8cd9b1f
    8ce0:	blcs	2cd58 <__assert_fail@plt+0x2a5f4>
    8ce4:	svcge	0x0050f43f
    8ce8:	andcs	r4, r5, #2195456	; 0x218000
    8cec:	ldrbtmi	r2, [r9], #-0
    8cf0:	b	146cdc <__assert_fail@plt+0x144578>
    8cf4:			; <UNDEFINED> instruction: 0xf7fd4629
    8cf8:	smlsld	pc, r5, r3, ip	; <UNPREDICTABLE>
    8cfc:	andcs	r2, r3, #4, 6	; 0x10000000
    8d00:			; <UNDEFINED> instruction: 0xf7f9e769
    8d04:			; <UNDEFINED> instruction: 0x4604eb7e
    8d08:	adcle	r2, r7, r0, lsl #16
    8d0c:	addlt	r0, r0, #66060288	; 0x3f00000
    8d10:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
    8d14:	streq	lr, [r0], #-2631	; 0xfffff5b9
    8d18:	blls	1c2ba0 <__assert_fail@plt+0x1c043c>
    8d1c:	stmdals	r8, {r0, r3, r4, r5, r9, sl, lr}
    8d20:	ldmib	sp, {r8, r9, ip, pc}^
    8d24:			; <UNDEFINED> instruction: 0xf7ff2304
    8d28:	addlt	pc, r3, #15296	; 0x3bc0
    8d2c:	blcs	ffeda548 <__assert_fail@plt+0xffed7de4>
    8d30:	addshi	pc, r0, r0
    8d34:	stccs	8, cr9, [r0, #-32]	; 0xffffffe0
    8d38:	addshi	pc, r1, r0, asr #32
    8d3c:			; <UNDEFINED> instruction: 0xe7986030
    8d40:	strmi	r4, [r2], -r3, lsl #12
    8d44:	stmdals	r8, {r0, r6, r9, sl, lr}
    8d48:	stc	7, cr15, [r6, #-996]	; 0xfffffc1c
    8d4c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    8d50:	blls	1fcea0 <__assert_fail@plt+0x1fa73c>
    8d54:	strtmi	sl, [r2], -fp, lsl #18
    8d58:	adcmi	r4, r3, #24, 12	; 0x1800000
    8d5c:	strtmi	fp, [r8], -r8, lsl #30
    8d60:	stc2	0, cr15, [r0], {1}
    8d64:	stmdacs	r0, {r0, r7, r9, sl, lr}
    8d68:	addhi	pc, r8, r0
    8d6c:	mcrr	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    8d70:	strmi	r4, [r2], -r9, lsr #12
    8d74:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    8d78:	mcrr2	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    8d7c:			; <UNDEFINED> instruction: 0xf7f9e745
    8d80:	strmi	lr, [r4], -r0, asr #22
    8d84:	ldrteq	fp, [pc], -r8, lsr #2
    8d88:			; <UNDEFINED> instruction: 0xf007b280
    8d8c:	b	11dad8c <__assert_fail@plt+0x11d8628>
    8d90:	strtmi	r0, [r0], -r0, lsl #8
    8d94:	stc	7, cr15, [ip], #-996	; 0xfffffc1c
    8d98:	ldmdami	ip, {r0, r9, sl, lr}^
    8d9c:			; <UNDEFINED> instruction: 0xf7fd4478
    8da0:			; <UNDEFINED> instruction: 0x4640fc31
    8da4:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8da8:			; <UNDEFINED> instruction: 0xf7f99808
    8dac:	stmdals	r7, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8db0:	ldmdb	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8db4:			; <UNDEFINED> instruction: 0xf7f9e75d
    8db8:	strmi	lr, [r4], -r4, lsr #22
    8dbc:	ldrteq	fp, [pc], -r8, lsr #2
    8dc0:			; <UNDEFINED> instruction: 0xf007b280
    8dc4:	b	11dadc4 <__assert_fail@plt+0x11d8660>
    8dc8:			; <UNDEFINED> instruction: 0xf7f90400
    8dcc:	stmdavs	r0, {r6, r8, r9, fp, sp, lr, pc}
    8dd0:	b	fe546dbc <__assert_fail@plt+0xfe544658>
    8dd4:	stmdami	lr, {r0, r9, sl, lr}^
    8dd8:			; <UNDEFINED> instruction: 0xf7fd4478
    8ddc:			; <UNDEFINED> instruction: 0x4640fc13
    8de0:	stmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8de4:			; <UNDEFINED> instruction: 0xf7f99808
    8de8:	ldrbmi	lr, [r0], -sl, asr #23
    8dec:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8df0:			; <UNDEFINED> instruction: 0xf7f99807
    8df4:			; <UNDEFINED> instruction: 0xe73ce95c
    8df8:	bcs	2f628 <__assert_fail@plt+0x2cec4>
    8dfc:	svcge	0x0009f47f
    8e00:			; <UNDEFINED> instruction: 0xf7f94650
    8e04:	stmdals	r7, {r2, r4, r6, r8, fp, sp, lr, pc}
    8e08:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e0c:			; <UNDEFINED> instruction: 0xf7f94640
    8e10:	str	lr, [pc, -lr, asr #18]
    8e14:	blcs	b67028 <__assert_fail@plt+0xb648c4>
    8e18:	svcge	0x005ff47f
    8e1c:			; <UNDEFINED> instruction: 0xf7f94628
    8e20:	andls	lr, r7, sl, lsl #25
    8e24:	suble	r2, r6, r0, lsl #16
    8e28:			; <UNDEFINED> instruction: 0xf7f9217c
    8e2c:	pkhtbmi	lr, r1, ip, asr #21
    8e30:	blmi	86e5c <__assert_fail@plt+0x846f8>
    8e34:	ldrbmi	lr, [r0], -r4, lsr #13
    8e38:	ldmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e3c:			; <UNDEFINED> instruction: 0xf7f99807
    8e40:			; <UNDEFINED> instruction: 0x4640e936
    8e44:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e48:	ldmdami	r2!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
    8e4c:			; <UNDEFINED> instruction: 0xf7fd4478
    8e50:	uxtah	pc, r5, r1, ror #24	; <UNPREDICTABLE>
    8e54:	andvs	pc, r6, #192, 6
    8e58:	bcs	12ee80 <__assert_fail@plt+0x12c71c>
    8e5c:	strtmi	sp, [ip], -r1
    8e60:	pushmi	{r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    8e64:	strtmi	r4, [r2], -r3, lsr #12
    8e68:	strmi	lr, [r2], #-2509	; 0xfffff633
    8e6c:	strls	r4, [r1], #-1145	; 0xfffffb87
    8e70:			; <UNDEFINED> instruction: 0xf7f99400
    8e74:	cmnlt	r8, r6, lsl #20
    8e78:	strbt	r4, [pc], ip, lsr #12
    8e7c:	stmdbge	r9, {r0, r1, r2, r3, r4, r9, fp, ip, pc}
    8e80:	ldrbmi	r9, [r8], -r8, lsl #22
    8e84:	strbmi	r9, [r1], -r0, lsl #2
    8e88:	stc2	7, cr15, [r6], #1020	; 0x3fc
    8e8c:	strmi	r9, [r1], sl, lsl #20
    8e90:			; <UNDEFINED> instruction: 0xf43f2a00
    8e94:	ldrt	sl, [ip], r3, asr #29
    8e98:	stmdblt	fp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
    8e9c:	strb	r9, [sp, -r8, lsl #16]
    8ea0:	andcs	r4, r5, #491520	; 0x78000
    8ea4:			; <UNDEFINED> instruction: 0xf7f94479
    8ea8:			; <UNDEFINED> instruction: 0xf7fde92a
    8eac:	stmdals	r8, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    8eb0:			; <UNDEFINED> instruction: 0xf7f9e744
    8eb4:			; <UNDEFINED> instruction: 0xf7f9e92a
    8eb8:	strmi	lr, [r4], -r4, lsr #21
    8ebc:	ldrteq	fp, [fp], -r8, lsr #2
    8ec0:			; <UNDEFINED> instruction: 0xf003b280
    8ec4:	b	10d9ec4 <__assert_fail@plt+0x10d7760>
    8ec8:	strbmi	r0, [r0], -r0, lsl #8
    8ecc:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ed0:	svclt	0x0000e6c4
    8ed4:	andeq	r8, r1, sl, lsl #4
    8ed8:			; <UNDEFINED> instruction: 0x000002b4
    8edc:	andeq	r6, r0, lr, asr r7
    8ee0:	andeq	r6, r0, sl, lsr r7
    8ee4:	andeq	r6, r0, r0, ror r7
    8ee8:	andeq	r6, r0, r6, ror r7
    8eec:	andeq	r6, r0, lr, ror #14
    8ef0:	andeq	r6, r0, r2, lsl #25
    8ef4:	andeq	r6, r0, r8, ror r7
    8ef8:	andeq	r6, r0, r8, lsl #12
    8efc:	muleq	r1, sl, r0
    8f00:	andeq	r6, r0, lr, asr #13
    8f04:			; <UNDEFINED> instruction: 0x000065ba
    8f08:	andeq	r6, r0, r6, ror #11
    8f0c:	andeq	r6, r0, ip, asr #10
    8f10:	andeq	r6, r0, r0, lsr r5
    8f14:	andeq	r6, r0, r0, asr r5
    8f18:	andeq	r6, r0, ip, asr r5
    8f1c:	andeq	r6, r0, r8, lsr r5
    8f20:	svcmi	0x00f0e92d
    8f24:	ldcmi	6, cr4, [r0], {5}
    8f28:	ldmmi	r0, {r0, r2, r3, r7, ip, sp, pc}
    8f2c:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    8f30:	blge	6436ac <__assert_fail@plt+0x640f48>
    8f34:			; <UNDEFINED> instruction: 0x461f4616
    8f38:	strcs	r5, [r0], #-2080	; 0xfffff7e0
    8f3c:	andls	r6, fp, r0, lsl #16
    8f40:	andeq	pc, r0, pc, asr #32
    8f44:	stmdage	r4, {r2, r3, r5, sp, lr}
    8f48:			; <UNDEFINED> instruction: 0xf7f99405
    8f4c:	strmi	lr, [r4], -r8, lsr #20
    8f50:	cmnle	fp, r0, lsl #16
    8f54:	ldc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
    8f58:	strtmi	r4, [r2], -r3, lsr #12
    8f5c:	strmi	r4, [r1], r1, lsl #12
    8f60:			; <UNDEFINED> instruction: 0xf7f99804
    8f64:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8f68:	svccs	0x0000bf18
    8f6c:	subsle	r4, sl, r3, lsl #12
    8f70:	ldmdavc	r3!, {r1, r2, r3, r8, ip, sp, pc}
    8f74:	andcs	fp, r4, fp, lsl r9
    8f78:	stc2	7, cr15, [r6, #1016]	; 0x3f8
    8f7c:	blls	59a79c <__assert_fail@plt+0x598038>
    8f80:	cmnle	r3, r0, lsl #22
    8f84:	svceq	0x0000f1ba
    8f88:	bmi	1e7cfa4 <__assert_fail@plt+0x1e7a840>
    8f8c:	movwcs	r4, #1624	; 0x658
    8f90:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
    8f94:			; <UNDEFINED> instruction: 0xf7fe47d0
    8f98:	tstcs	r0, r9, asr #22	; <UNPREDICTABLE>
    8f9c:			; <UNDEFINED> instruction: 0xf9b2f002
    8fa0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8fa4:	addhi	pc, fp, r0
    8fa8:			; <UNDEFINED> instruction: 0xf7f92000
    8fac:	stmdacs	r0, {r1, r2, r5, fp, sp, lr, pc}
    8fb0:	bmi	1c3d550 <__assert_fail@plt+0x1c3adec>
    8fb4:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
    8fb8:	andvc	lr, r9, sp, asr #19
    8fbc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8fc0:			; <UNDEFINED> instruction: 0xf7fe2307
    8fc4:			; <UNDEFINED> instruction: 0xf8dffb33
    8fc8:	ldrbtmi	sl, [sl], #436	; 0x1b4
    8fcc:			; <UNDEFINED> instruction: 0x46014652
    8fd0:			; <UNDEFINED> instruction: 0xf7ffa806
    8fd4:			; <UNDEFINED> instruction: 0x4603fbbb
    8fd8:			; <UNDEFINED> instruction: 0xf0002800
    8fdc:	bls	1a9200 <__assert_fail@plt+0x1a6a9c>
    8fe0:			; <UNDEFINED> instruction: 0xf0002a00
    8fe4:			; <UNDEFINED> instruction: 0x46108096
    8fe8:			; <UNDEFINED> instruction: 0xf0039303
    8fec:	blls	108688 <__assert_fail@plt+0x105f24>
    8ff0:	andls	r2, r6, #0, 4
    8ff4:	movwls	r4, #13880	; 0x3638
    8ff8:	ldmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ffc:			; <UNDEFINED> instruction: 0xb1a39b03
    9000:			; <UNDEFINED> instruction: 0xf7f94618
    9004:			; <UNDEFINED> instruction: 0x4649eaf6
    9008:	ldmdami	sp, {r1, r9, sl, lr}^
    900c:			; <UNDEFINED> instruction: 0xf7fd4478
    9010:	b	1407bfc <__assert_fail@plt+0x1405498>
    9014:	stmdals	r4, {r3, sl, sp, lr}
    9018:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    901c:	b	febc7008 <__assert_fail@plt+0xfebc48a4>
    9020:	ldrbeq	pc, [ip], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    9024:	stmdacs	r0, {r0, r2, sp, lr, pc}
    9028:	blls	5fd53c <__assert_fail@plt+0x5fadd8>
    902c:	blls	137700 <__assert_fail@plt+0x134f9c>
    9030:	bmi	15210e4 <__assert_fail@plt+0x151e980>
    9034:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    9038:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    903c:	subsmi	r9, sl, fp, lsl #22
    9040:	addshi	pc, r0, r0, asr #32
    9044:	andlt	r4, sp, r0, lsr #12
    9048:	svchi	0x00f0e8bd
    904c:	b	ff447038 <__assert_fail@plt+0xff4448d4>
    9050:	stmdami	sp, {r0, r9, sl, lr}^
    9054:			; <UNDEFINED> instruction: 0xf7fd4478
    9058:	ubfx	pc, r5, #21, #11
    905c:	blcs	2fc78 <__assert_fail@plt+0x2d514>
    9060:	stmdami	sl, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
    9064:			; <UNDEFINED> instruction: 0xf7fd4478
    9068:	strb	pc, [r0, r5, ror #22]!	; <UNPREDICTABLE>
    906c:	andcs	r4, r5, #72, 18	; 0x120000
    9070:	ldrbtmi	r2, [r9], #-0
    9074:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9078:			; <UNDEFINED> instruction: 0xf7fd4631
    907c:			; <UNDEFINED> instruction: 0xe781fa91
    9080:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9084:	teqlt	r0, r4, lsl #12
    9088:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    908c:			; <UNDEFINED> instruction: 0xf008b284
    9090:	b	121b490 <__assert_fail@plt+0x1218d2c>
    9094:			; <UNDEFINED> instruction: 0xf7f90404
    9098:	stmdavs	r0, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    909c:	stmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90a0:	ldmdami	ip!, {r0, r9, sl, lr}
    90a4:			; <UNDEFINED> instruction: 0xf7fd4478
    90a8:	stmdals	r4, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    90ac:	b	19c7098 <__assert_fail@plt+0x19c4934>
    90b0:	addlt	lr, r1, #50069504	; 0x2fc0000
    90b4:	andne	pc, r3, #64, 4
    90b8:			; <UNDEFINED> instruction: 0xd1a14291
    90bc:			; <UNDEFINED> instruction: 0xf7f9e7a9
    90c0:	strmi	lr, [r4], -r0, lsr #19
    90c4:	b	13f558c <__assert_fail@plt+0x13f2e28>
    90c8:	addlt	r6, r4, #8, 16	; 0x80000
    90cc:	ldmmi	lr!, {r3, ip, sp, lr, pc}^
    90d0:	streq	lr, [r4], #-2632	; 0xfffff5b8
    90d4:			; <UNDEFINED> instruction: 0xf7f94620
    90d8:	strmi	lr, [r1], -ip, lsl #21
    90dc:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    90e0:	blx	fe4470dc <__assert_fail@plt+0xfe444978>
    90e4:			; <UNDEFINED> instruction: 0xf7f99804
    90e8:	str	lr, [r2, sl, asr #20]!
    90ec:	andls	r4, r3, r2, lsl #12
    90f0:	stmdals	r4, {r0, r3, r6, r9, sl, lr}
    90f4:	bl	c470e0 <__assert_fail@plt+0xc4497c>
    90f8:	strmi	r9, [r3], r3, lsl #22
    90fc:	stmdals	r6, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
    9100:			; <UNDEFINED> instruction: 0xf003b1f0
    9104:			; <UNDEFINED> instruction: 0x4638fd19
    9108:	andslt	pc, r8, sp, asr #17
    910c:	svc	0x00cef7f8
    9110:	ldrtmi	lr, [r8], -fp, lsl #15
    9114:			; <UNDEFINED> instruction: 0xf7f89303
    9118:	blls	105048 <__assert_fail@plt+0x1028e4>
    911c:	stmdbge	r7, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    9120:			; <UNDEFINED> instruction: 0x4630461a
    9124:	blx	7c5130 <__assert_fail@plt+0x7c29cc>
    9128:	cmnlt	r8, r3
    912c:	b	1847118 <__assert_fail@plt+0x18449b4>
    9130:			; <UNDEFINED> instruction: 0x46024631
    9134:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    9138:	blx	1947134 <__assert_fail@plt+0x19449d0>
    913c:	strb	r9, [lr, -r3, lsl #22]
    9140:			; <UNDEFINED> instruction: 0xf7f84638
    9144:			; <UNDEFINED> instruction: 0xe770efb4
    9148:	stmdbge	r5, {r2, r8, r9, fp, ip, pc}
    914c:			; <UNDEFINED> instruction: 0x46509a16
    9150:	strbmi	r9, [r9], -r0, lsl #2
    9154:	blx	104715a <__assert_fail@plt+0x10449f6>
    9158:	strmi	r9, [r3], -r6, lsl #20
    915c:			; <UNDEFINED> instruction: 0xf43f2a00
    9160:	strb	sl, [r0, -r9, asr #30]
    9164:	svc	0x00d0f7f8
    9168:	andeq	r7, r1, r2, ror #27
    916c:			; <UNDEFINED> instruction: 0x000002b4
    9170:	muleq	r0, sl, r4
    9174:	muleq	r0, sl, r3
    9178:	andeq	r6, r0, r0, ror r3
    917c:	andeq	r4, r0, r2, ror #29
    9180:	andeq	r6, r0, r0, ror #8
    9184:	ldrdeq	r7, [r1], -sl
    9188:	andeq	r6, r0, r0, lsr #4
    918c:	andeq	r6, r0, r0, lsr r4
    9190:	muleq	r0, r6, r3
    9194:	andeq	r6, r0, r4, ror #4
    9198:	andeq	r6, r0, sl, lsl #4
    919c:	andeq	r6, r0, lr, lsl #6
    91a0:	mvnsmi	lr, sp, lsr #18
    91a4:	bmi	9daa08 <__assert_fail@plt+0x9d82a4>
    91a8:	blmi	9f53d8 <__assert_fail@plt+0x9f2c74>
    91ac:	ldrbtmi	sl, [sl], #-3589	; 0xfffff1fb
    91b0:	strmi	r4, [r4], -sp, lsl #12
    91b4:	ldmpl	r3, {r6, r8, sp}^
    91b8:			; <UNDEFINED> instruction: 0xf8df4630
    91bc:	ldmdavs	fp, {r4, r7, pc}
    91c0:			; <UNDEFINED> instruction: 0xf04f9309
    91c4:			; <UNDEFINED> instruction: 0xf0030300
    91c8:	stccs	15, cr15, [r2, #-196]	; 0xffffff3c
    91cc:	ldrshtle	r4, [r3], -r8
    91d0:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    91d4:			; <UNDEFINED> instruction: 0x46204a1f
    91d8:	strcs	r4, [r0], #-1587	; 0xfffff9cd
    91dc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    91e0:	strmi	lr, [r2], #-2509	; 0xfffff633
    91e4:	strmi	lr, [r0], #-2509	; 0xfffff633
    91e8:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91ec:	orrslt	r4, r0, r5, lsl #12
    91f0:	ldrtmi	r4, [r0], -r1, lsr #12
    91f4:			; <UNDEFINED> instruction: 0xffdaf003
    91f8:	svc	0x0058f7f8
    91fc:	bmi	5a12f4 <__assert_fail@plt+0x59eb90>
    9200:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    9204:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9208:	subsmi	r9, sl, r9, lsl #22
    920c:			; <UNDEFINED> instruction: 0x4628d117
    9210:	pop	{r1, r3, ip, sp, pc}
    9214:	ldmdbmi	r1, {r4, r5, r6, r7, r8, pc}
    9218:	ldrtmi	r2, [r0], -r1, lsl #4
    921c:			; <UNDEFINED> instruction: 0xf0034479
    9220:	qasxmi	pc, r9, r9	; <UNPREDICTABLE>
    9224:			; <UNDEFINED> instruction: 0xf0034630
    9228:	eorsvs	pc, r8, r1, asr #31
    922c:	mvnle	r2, r0, lsl #16
    9230:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9234:	strb	fp, [r2, r5, lsl #5]!
    9238:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    923c:			; <UNDEFINED> instruction: 0xf7f8e7ca
    9240:	svclt	0x0000ef64
    9244:	andeq	r7, r1, r2, ror #22
    9248:			; <UNDEFINED> instruction: 0x000002b4
    924c:	andeq	r7, r1, r4, asr #22
    9250:	andeq	r6, r0, lr, ror #5
    9254:	ldrdeq	r0, [r0], -ip
    9258:	andeq	r7, r1, lr, lsl #22
    925c:	strdeq	r6, [r0], -r0
    9260:	andeq	r6, r0, r2, lsl #5
    9264:	andcs	r4, r1, #2048	; 0x800
    9268:	andsvs	r4, sl, fp, ror r4
    926c:	svclt	0x00004770
    9270:	andeq	r8, r1, r0, ror #2
    9274:			; <UNDEFINED> instruction: 0x460db570
    9278:	sbclt	r4, r8, r4, lsl r9
    927c:			; <UNDEFINED> instruction: 0x46044b14
    9280:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    9284:	movtls	r6, #30747	; 0x781b
    9288:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    928c:	mcrge	1, 0, fp, cr1, cr10, {1}
    9290:	ldrtmi	r2, [r2], -r0, lsl #2
    9294:	svc	0x00a0f7f8
    9298:	blcs	6336c <__assert_fail@plt+0x60c08>
    929c:	stmdage	r5!, {r0, r3, ip, lr, pc}
    92a0:			; <UNDEFINED> instruction: 0xf7f99524
    92a4:	andcs	lr, r0, #96, 18	; 0x180000
    92a8:	strtmi	sl, [r0], -r4, lsr #18
    92ac:			; <UNDEFINED> instruction: 0xf7f89245
    92b0:	bmi	245108 <__assert_fail@plt+0x2429a4>
    92b4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    92b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    92bc:	subsmi	r9, sl, r7, asr #22
    92c0:	sublt	sp, r8, r1, lsl #2
    92c4:			; <UNDEFINED> instruction: 0xf7f8bd70
    92c8:	svclt	0x0000ef20
    92cc:	muleq	r1, r0, sl
    92d0:			; <UNDEFINED> instruction: 0x000002b4
    92d4:	andeq	r7, r1, sl, asr sl
    92d8:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    92dc:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    92e0:	addlt	r4, r3, sp, asr #28
    92e4:			; <UNDEFINED> instruction: 0x4605685b
    92e8:	blcs	1a4e8 <__assert_fail@plt+0x17d84>
    92ec:	addhi	pc, r7, r0, asr #32
    92f0:	tstcs	r1, sl, asr #22
    92f4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    92f8:	qaddlt	r6, r9, r2
    92fc:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
    9300:	andcs	r2, r2, r1, lsl #4
    9304:			; <UNDEFINED> instruction: 0xf7f94479
    9308:	andcs	lr, r0, r2, ror #17
    930c:			; <UNDEFINED> instruction: 0xf882f7fd
    9310:	teqlt	r0, r4, lsl #12
    9314:	ldmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9318:	strmi	r4, [r2], -r1, lsr #12
    931c:			; <UNDEFINED> instruction: 0xf7f92002
    9320:	stmdbmi	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}^
    9324:	andcs	r2, r2, r9, lsl #4
    9328:			; <UNDEFINED> instruction: 0xf7f94479
    932c:	stclcs	8, cr14, [r0, #-832]	; 0xfffffcc0
    9330:	blmi	f7f468 <__assert_fail@plt+0xf7cd04>
    9334:			; <UNDEFINED> instruction: 0xf85358f3
    9338:	stmdbcs	r0, {r0, r2, r5, ip}
    933c:	blmi	efd8cc <__assert_fail@plt+0xefb168>
    9340:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
    9344:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    9348:	adcsmi	r4, r4, #48234496	; 0x2e00000
    934c:	vqshl.s8	q10, <illegal reg q13.5>, q3
    9350:	strmi	r6, [pc], -r7, ror #18
    9354:	ldrbtmi	r9, [sl], #769	; 0x301
    9358:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
    935c:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
    9360:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9364:	stccs	13, cr13, [r1], {34}	; 0x22
    9368:			; <UNDEFINED> instruction: 0xf043bf08
    936c:	strtmi	r0, [r1], -r1, lsl #6
    9370:	blcs	1ac38 <__assert_fail@plt+0x184d4>
    9374:			; <UNDEFINED> instruction: 0xf003d041
    9378:	andcs	pc, r1, #732	; 0x2dc
    937c:			; <UNDEFINED> instruction: 0x46034651
    9380:	ldmdblt	r3!, {r1, sp}
    9384:	stmia	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9388:			; <UNDEFINED> instruction: 0x46214630
    938c:			; <UNDEFINED> instruction: 0xf8f6f004
    9390:	blx	fe25abd2 <__assert_fail@plt+0xfe25846e>
    9394:			; <UNDEFINED> instruction: 0xf1b82304
    9398:	b	13cb3a4 <__assert_fail@plt+0x13c8c40>
    939c:	bl	ff126734 <__assert_fail@plt+0xff123fd0>
    93a0:	andsle	r0, r9, r3, lsr #9
    93a4:			; <UNDEFINED> instruction: 0xf00742b4
    93a8:	ldclle	3, cr0, [ip], {1}
    93ac:	ldrtmi	r4, [r0], -r1, lsr #12
    93b0:			; <UNDEFINED> instruction: 0xff9af003
    93b4:	andcs	r9, r1, #1024	; 0x400
    93b8:	pkhbtmi	r1, r3, r9, lsl #16
    93bc:			; <UNDEFINED> instruction: 0xf7f92002
    93c0:			; <UNDEFINED> instruction: 0xf1bbe886
    93c4:	svclt	0x00180f00
    93c8:	ldrb	r2, [sp, r1, lsl #14]
    93cc:	andcs	r4, r1, #409600	; 0x64000
    93d0:	andcs	r4, r2, r9, ror r4
    93d4:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93d8:	andscs	r4, r4, #376832	; 0x5c000
    93dc:	ldrbtmi	r2, [r9], #-2
    93e0:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93e4:	strtmi	r2, [r8], -r0, lsl #4
    93e8:			; <UNDEFINED> instruction: 0xf7ff4611
    93ec:	strtmi	pc, [r8], -r3, asr #30
    93f0:	pop	{r0, r1, ip, sp, pc}
    93f4:			; <UNDEFINED> instruction: 0xf7f84ff0
    93f8:			; <UNDEFINED> instruction: 0x461fbd9d
    93fc:			; <UNDEFINED> instruction: 0xf7f8e7c9
    9400:			; <UNDEFINED> instruction: 0xe775ed9c
    9404:	tstls	r1, r8, lsl #12
    9408:	svc	0x00daf7f8
    940c:	strmi	r9, [r2], -r1, lsl #18
    9410:	svclt	0x0000e7df
    9414:	andeq	r8, r1, sl, ror #1
    9418:	andeq	r7, r1, r8, lsr #20
    941c:	ldrdeq	r8, [r1], -r4
    9420:			; <UNDEFINED> instruction: 0x000047b4
    9424:	andeq	r6, r0, ip, lsr #3
    9428:			; <UNDEFINED> instruction: 0x000002bc
    942c:	muleq	r0, r4, r1
    9430:	andeq	r6, r0, sl, lsl #3
    9434:	andeq	r6, r0, r0, lsl #2
    9438:	andeq	r6, r0, lr, lsl #2
    943c:	addlt	fp, r2, r0, ror r5
    9440:	blmi	6f81e8 <__assert_fail@plt+0x6f5a84>
    9444:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
    9448:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    944c:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
    9450:	ldrmi	r2, [r9], -r2
    9454:	adcsvs	r9, r5, r1, lsl #6
    9458:			; <UNDEFINED> instruction: 0xff0cf7ff
    945c:	stmdbls	r1, {r0, r9, sp}
    9460:			; <UNDEFINED> instruction: 0xf7ff4610
    9464:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    9468:	andcs	r2, pc, r1, lsl #4
    946c:			; <UNDEFINED> instruction: 0xff02f7ff
    9470:	andcs	r9, r1, #16384	; 0x4000
    9474:			; <UNDEFINED> instruction: 0xf7ff2003
    9478:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    947c:	andcs	r2, fp, r1, lsl #4
    9480:	mrc2	7, 7, pc, cr8, cr15, {7}
    9484:	strtmi	r4, [r2], -ip, lsl #18
    9488:	ldrbtmi	r2, [r9], #-10
    948c:	mrc2	7, 7, pc, cr2, cr15, {7}
    9490:	tstcs	r1, r2, lsr #12
    9494:	andlt	r2, r2, sp
    9498:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    949c:	blmi	20304c <__assert_fail@plt+0x2008e8>
    94a0:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
    94a4:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    94a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    94ac:	ldmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94b0:			; <UNDEFINED> instruction: 0xfffffe8b
    94b4:	andeq	r7, r1, sl, ror pc
    94b8:			; <UNDEFINED> instruction: 0xfffffdd7
    94bc:	strheq	r6, [r0], -sl
    94c0:	andeq	r6, r0, ip, asr r0
    94c4:	andeq	r6, r0, r2, ror r0
    94c8:	adclt	fp, r5, r0, lsr r5
    94cc:	bmi	55c524 <__assert_fail@plt+0x559dc0>
    94d0:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
    94d4:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    94d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    94dc:			; <UNDEFINED> instruction: 0xf04f9323
    94e0:	ldmiblt	r5!, {r8, r9}
    94e4:	tstls	r1, r3, lsl #18
    94e8:			; <UNDEFINED> instruction: 0xf7f84608
    94ec:			; <UNDEFINED> instruction: 0xf104ef9c
    94f0:	stmdbls	r1, {r4, r9}
    94f4:			; <UNDEFINED> instruction: 0xf7f84628
    94f8:	bmi	344b30 <__assert_fail@plt+0x3423cc>
    94fc:	rscvs	r2, r3, r1, lsl #6
    9500:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    9504:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9508:	subsmi	r9, sl, r3, lsr #22
    950c:	eorlt	sp, r5, r5, lsl #2
    9510:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    9514:			; <UNDEFINED> instruction: 0xf7fd4478
    9518:			; <UNDEFINED> instruction: 0xf7f8f8eb
    951c:	svclt	0x0000edf6
    9520:	strdeq	r7, [r1], -r6
    9524:	andeq	r7, r1, ip, lsr r8
    9528:			; <UNDEFINED> instruction: 0x000002b4
    952c:	andeq	r7, r1, lr, lsl #16
    9530:	andeq	r6, r0, r0, lsl r0
    9534:	cfstr32mi	mvfx11, [r8], {16}
    9538:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    953c:			; <UNDEFINED> instruction: 0xf104b143
    9540:	andcs	r0, r0, #16, 2
    9544:			; <UNDEFINED> instruction: 0xf7f82002
    9548:	movwcs	lr, #3428	; 0xd64
    954c:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    9550:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    9554:			; <UNDEFINED> instruction: 0xf8ccf7fd
    9558:	muleq	r1, r0, lr
    955c:	strdeq	r5, [r0], -r2
    9560:	svcmi	0x00f0e92d
    9564:	strmi	fp, [r9], r7, lsl #1
    9568:	andls	r4, r3, r7, lsl r6
    956c:	blcs	2e188 <__assert_fail@plt+0x2ba24>
    9570:	stmdals	r5, {r2, r3, r4, r5, r6, ip, lr, pc}
    9574:	svc	0x0024f7f8
    9578:			; <UNDEFINED> instruction: 0xf8d39b03
    957c:	andls	r8, r4, r4
    9580:	svceq	0x0000f1b8
    9584:	ldmvs	lr, {r0, r1, r2, r5, r6, ip, lr, pc}
    9588:			; <UNDEFINED> instruction: 0xf04f2400
    958c:	movwls	r3, #9215	; 0x23ff
    9590:	and	r3, lr, r4, lsl #28
    9594:			; <UNDEFINED> instruction: 0xf7f94650
    9598:	strmi	lr, [r3], ip, lsr #17
    959c:			; <UNDEFINED> instruction: 0xf1bb4650
    95a0:	tstle	r3, r0, lsl #30
    95a4:	svc	0x000cf7f8
    95a8:	ldrhtle	r4, [sp], -r8
    95ac:	strmi	r3, [r0, #1025]!	; 0x401
    95b0:			; <UNDEFINED> instruction: 0xf856d00d
    95b4:	adceq	r5, r3, r4, lsl #30
    95b8:			; <UNDEFINED> instruction: 0x4649463a
    95bc:	beq	2459d8 <__assert_fail@plt+0x243274>
    95c0:	stccs	3, cr9, [r0, #-4]
    95c4:	strls	sp, [r2], #-486	; 0xfffffe1a
    95c8:	strmi	r3, [r0, #1025]!	; 0x401
    95cc:	blls	bdd98 <__assert_fail@plt+0xbb634>
    95d0:	suble	r3, r0, r1, lsl #6
    95d4:			; <UNDEFINED> instruction: 0xf1079b04
    95d8:	ldrmi	r0, [r8], #-13
    95dc:	ldc	7, cr15, [sl], #992	; 0x3e0
    95e0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    95e4:	bls	43d77c <__assert_fail@plt+0x43b018>
    95e8:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    95ec:	strcs	r4, [r0], #-1609	; 0xfffff9b7
    95f0:	ldrtmi	r6, [sl], -r2, asr #32
    95f4:			; <UNDEFINED> instruction: 0xf7f84618
    95f8:	stmdbls	r5, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    95fc:	ldclne	6, cr4, [r8], #-12
    9600:	ldrmi	r4, [r8], #-1071	; 0xfffffbd1
    9604:	eorvs	r7, r8, ip, lsr r2
    9608:	mcr	7, 0, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    960c:	svcls	0x00029e03
    9610:			; <UNDEFINED> instruction: 0xf85368b3
    9614:			; <UNDEFINED> instruction: 0xf7f80027
    9618:	ldmvs	r3!, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    961c:			; <UNDEFINED> instruction: 0xf8434620
    9620:	andlt	r5, r7, r7, lsr #32
    9624:	svchi	0x00f0e8bd
    9628:	strls	r6, [r2], #-2093	; 0xfffff7d3
    962c:			; <UNDEFINED> instruction: 0xf7f84628
    9630:	blls	145158 <__assert_fail@plt+0x1429f4>
    9634:			; <UNDEFINED> instruction: 0xd1b94298
    9638:	stmdbls	r5, {r1, r3, r4, r9, sl, lr}
    963c:			; <UNDEFINED> instruction: 0xf7f84628
    9640:	blls	104ad0 <__assert_fail@plt+0x10236c>
    9644:	ldmvs	sl, {r3, r4, r6, r9, sl, lr}
    9648:	ldmpl	r3, {r0, r8, r9, fp, ip, pc}^
    964c:	subsvs	r9, sl, r0, lsl sl
    9650:	pop	{r0, r1, r2, ip, sp, pc}
    9654:	blls	ed61c <__assert_fail@plt+0xeaeb8>
    9658:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
    965c:	bls	fd68c <__assert_fail@plt+0xfaf28>
    9660:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    9664:	andhi	pc, r8, sp, asr #17
    9668:	sbfx	r6, r3, #0, #20
    966c:	stmiane	fp, {r0, r1, r4, r6, sl, fp, ip}^
    9670:	ldrb	r9, [lr, -r5, lsl #6]!
    9674:	streq	pc, [sl], #-264	; 0xfffffef8
    9678:	strtmi	r2, [r0], -r4, lsl #2
    967c:	svc	0x000ef7f8
    9680:			; <UNDEFINED> instruction: 0xb1a84605
    9684:	ldmdavs	lr, {r0, r1, r8, r9, fp, ip, pc}^
    9688:			; <UNDEFINED> instruction: 0xb14e6898
    968c:	streq	lr, [r6], r0, lsl #22
    9690:	strmi	r1, [r3], -sl, lsr #30
    9694:	blne	1477e8 <__assert_fail@plt+0x145084>
    9698:			; <UNDEFINED> instruction: 0xf84242b3
    969c:	mvnsle	r1, r4, lsl #30
    96a0:	eorsvs	r9, r4, r3, lsl #28
    96a4:	stc	7, cr15, [r2, #-992]	; 0xfffffc20
    96a8:	ldrdhi	pc, [r4], -r6
    96ac:			; <UNDEFINED> instruction: 0xe7d660b5
    96b0:	mcr	7, 5, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    96b4:	ldr	fp, [r4, r0, lsl #5]!
    96b8:	svcmi	0x00f0e92d
    96bc:			; <UNDEFINED> instruction: 0xf8d0b083
    96c0:	mrsls	fp, (UNDEF: 1)
    96c4:	svceq	0x0000f1bb
    96c8:	stmdavs	pc, {r5, ip, lr, pc}	; <UNPREDICTABLE>
    96cc:	ldrmi	r4, [r2], r1, lsl #13
    96d0:	and	r2, r1, r0, lsl #8
    96d4:	ldmdble	r9, {r0, r1, r5, r7, r8, sl, lr}
    96d8:	eorpl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    96dc:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    96e0:	strcc	r4, [r1], #-1617	; 0xfffff9af
    96e4:	andeq	pc, r8, r5, lsl #2
    96e8:	rscsle	r2, r3, r0, lsl #26
    96ec:	mrrc	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    96f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    96f4:	strtmi	sp, [r8], -lr, ror #3
    96f8:	ldcl	7, cr15, [r8], {248}	; 0xf8
    96fc:			; <UNDEFINED> instruction: 0xf8d99b01
    9700:	ldmdavs	pc, {ip, sp, pc}	; <UNPREDICTABLE>
    9704:			; <UNDEFINED> instruction: 0xf84745a3
    9708:	stmiale	r5!, {r3, sp, lr}^
    970c:	andlt	r2, r3, r0
    9710:	svchi	0x00f0e8bd
    9714:	blcs	263728 <__assert_fail@plt+0x260fc4>
    9718:	mrrcne	8, 0, sp, sl, cr13
    971c:			; <UNDEFINED> instruction: 0xb1296002
    9720:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    9724:	sbceq	lr, r3, #2048	; 0x800
    9728:	andvs	r6, sl, r2, asr r8
    972c:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    9730:	eorseq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9734:	andcs	r4, r0, r0, ror r7
    9738:	svclt	0x00004770
    973c:	andeq	r7, r1, r6, lsr r4
    9740:	andeq	r7, r1, sl, lsr #8
    9744:	tstcs	ip, r0, lsl r5
    9748:			; <UNDEFINED> instruction: 0xf7f82001
    974c:	strmi	lr, [r4], -r8, lsr #29
    9750:	blmi	2b5cd8 <__assert_fail@plt+0x2b3574>
    9754:	ldrbtmi	r2, [fp], #-260	; 0xfffffefc
    9758:	stmdacs	r0, {r3, r4, fp, sp, lr}
    975c:	andcs	fp, r8, r8, lsl #30
    9760:			; <UNDEFINED> instruction: 0xf7f86020
    9764:			; <UNDEFINED> instruction: 0x4603ee9c
    9768:	smlatblt	r8, r0, r0, r6
    976c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    9770:	ldrmi	r4, [ip], -r0, lsr #12
    9774:	ldc	7, cr15, [sl], {248}	; 0xf8
    9778:	svclt	0x0000e7f8
    977c:	andeq	r7, r1, r2, lsl #26
    9780:	ldrlt	fp, [r8, #-792]!	; 0xfffffce8
    9784:	stmdavs	r3, {r0, r2, r9, sl, lr}
    9788:	andeq	pc, r9, #-1073741784	; 0xc0000028
    978c:	ldmdble	r5, {r0, r4, r5, r9, fp, sp}
    9790:	movwcs	lr, #6613	; 0x19d5
    9794:	strcs	fp, [r0], #-338	; 0xfffffeae
    9798:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    979c:	tstlt	r8, r1, lsl #8
    97a0:	stc	7, cr15, [r4], {248}	; 0xf8
    97a4:	movwcs	lr, #6613	; 0x19d5
    97a8:	ldmle	r5!, {r1, r5, r7, r9, lr}^
    97ac:			; <UNDEFINED> instruction: 0xf7f84618
    97b0:			; <UNDEFINED> instruction: 0x4628ec7e
    97b4:	ldrhtmi	lr, [r8], -sp
    97b8:	ldcllt	7, cr15, [r6], #-992	; 0xfffffc20
    97bc:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    97c0:	addmi	r6, fp, #1114112	; 0x110000
    97c4:	andsvs	fp, r3, r8, lsl #31
    97c8:	ldrbmi	lr, [r0, -r2, ror #15]!
    97cc:	muleq	r1, sl, ip
    97d0:	ldrlt	fp, [r0, #-769]!	; 0xfffffcff
    97d4:	stmdavc	fp, {r2, r3, r9, sl, lr}
    97d8:	orrlt	fp, r3, r3, lsl #1
    97dc:	teqcs	sp, r5, lsl #12
    97e0:			; <UNDEFINED> instruction: 0xf7f84620
    97e4:	addmi	lr, r4, #0, 28
    97e8:	cmplt	r8, r9
    97ec:	movwcs	r1, #2818	; 0xb02
    97f0:	strtmi	r4, [r8], -r1, lsr #12
    97f4:			; <UNDEFINED> instruction: 0xf7ff9300
    97f8:			; <UNDEFINED> instruction: 0xb003feb3
    97fc:	eorscs	fp, r7, r0, lsr sp
    9800:	ldclt	0, cr11, [r0, #-12]!
    9804:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    9808:	strtmi	r1, [r2], -r8, lsr #26
    980c:	pop	{r0, r1, ip, sp, pc}
    9810:	smmlar	r1, r0, r0, r4
    9814:			; <UNDEFINED> instruction: 0x47702037
    9818:	ldrblt	fp, [r0, #-505]!	; 0xfffffe07
    981c:	stmdavc	fp, {r2, r3, r9, sl, lr}
    9820:			; <UNDEFINED> instruction: 0xb1bbb082
    9824:	ldrmi	r4, [r5], -r6, lsl #12
    9828:	strmi	fp, [r8], -r2, ror #2
    982c:	stcl	7, cr15, [r8, #992]	; 0x3e0
    9830:	strtmi	r4, [fp], -r1, lsr #12
    9834:	strls	r2, [r0], #-1024	; 0xfffffc00
    9838:	ldrtmi	r4, [r0], -r2, lsl #12
    983c:	mrc2	7, 4, pc, cr0, cr15, {7}
    9840:	ldcllt	0, cr11, [r0, #-8]!
    9844:			; <UNDEFINED> instruction: 0xf100460a
    9848:	andcc	r0, r4, r8, lsl #2
    984c:	pop	{r1, ip, sp, pc}
    9850:			; <UNDEFINED> instruction: 0xe7314070
    9854:	andlt	r2, r2, r7, lsr r0
    9858:	eorscs	fp, r7, r0, ror sp
    985c:	svclt	0x00004770
    9860:	mvnsmi	lr, sp, lsr #18
    9864:	vst3.32			; <UNDEFINED> instruction: 0xf481fab1
    9868:	stmdacs	r0, {r2, r5, r6, r8, fp}
    986c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    9870:	stmdavc	fp, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
    9874:	orrslt	r4, r3, pc, lsl #12
    9878:	ldrdhi	pc, [r4], -r0
    987c:	svceq	0x0000f1b8
    9880:	stmvs	r6, {r1, r2, r4, ip, lr, pc}
    9884:			; <UNDEFINED> instruction: 0xf8563e04
    9888:	strcc	r5, [r1], #-3844	; 0xfffff0fc
    988c:			; <UNDEFINED> instruction: 0xf1054639
    9890:	tstlt	r5, r8
    9894:	bl	1f4787c <__assert_fail@plt+0x1f45118>
    9898:	strbmi	fp, [r4, #-288]	; 0xfffffee0
    989c:	strdcs	sp, [r0], -r3
    98a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    98a4:	blcs	23a58 <__assert_fail@plt+0x212f4>
    98a8:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    98ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    98b0:	ldrb	r4, [r5, r0, asr #12]!
    98b4:	ldrbmi	lr, [r0, sp, lsr #18]!
    98b8:	addlt	r4, r2, r0, lsl #13
    98bc:	ldrmi	r4, [r1], lr, lsl #12
    98c0:	movwcs	fp, #266	; 0x10a
    98c4:	blx	feda1918 <__assert_fail@plt+0xfed9f1b4>
    98c8:	stmdbeq	r4!, {r1, r2, r7, sl, ip, sp, lr, pc}^
    98cc:	svceq	0x0000f1b8
    98d0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    98d4:	teqle	pc, r0, lsl #24
    98d8:	blcs	279ac <__assert_fail@plt+0x25248>
    98dc:			; <UNDEFINED> instruction: 0xf8d8d03c
    98e0:			; <UNDEFINED> instruction: 0xf1baa004
    98e4:	andle	r0, lr, r0, lsl #30
    98e8:	ldrdvc	pc, [r8], -r8
    98ec:			; <UNDEFINED> instruction: 0xf8573f04
    98f0:	strcc	r5, [r1], #-3844	; 0xfffff0fc
    98f4:			; <UNDEFINED> instruction: 0xf1054631
    98f8:	tstlt	r5, r8
    98fc:	bl	12478e4 <__assert_fail@plt+0x1245180>
    9900:	ldrbmi	fp, [r4, #-880]	; 0xfffffc90
    9904:			; <UNDEFINED> instruction: 0x4630d1f3
    9908:	stcl	7, cr15, [r6], {248}	; 0xf8
    990c:	stmdacs	r0, {r2, r9, sl, lr}
    9910:	stmdavc	r3, {r2, r6, ip, lr, pc}
    9914:	ldrtmi	fp, [r0], -r3, lsl #7
    9918:	ldcl	7, cr15, [r2, #-992]	; 0xfffffc20
    991c:	ldrtmi	r4, [r1], -r3, lsr #12
    9920:	andcs	r4, r1, r2, lsl #12
    9924:	strbmi	r9, [r0], -r0
    9928:	mrc2	7, 0, pc, cr10, cr15, {7}
    992c:	ldrdge	pc, [r4], -r8
    9930:	svceq	0x0000f1ba
    9934:			; <UNDEFINED> instruction: 0xf8d8d010
    9938:	strcs	r7, [r0, #-8]
    993c:			; <UNDEFINED> instruction: 0xf8573f04
    9940:	strcc	r4, [r1, #-3844]	; 0xfffff0fc
    9944:			; <UNDEFINED> instruction: 0xf1044631
    9948:	tstlt	ip, r8
    994c:	bl	847934 <__assert_fail@plt+0x8451d0>
    9950:	eorle	r2, pc, r0, lsl #16
    9954:	mvnsle	r4, sl, lsr #11
    9958:	andlt	r2, r2, r0
    995c:			; <UNDEFINED> instruction: 0x87f0e8bd
    9960:	svceq	0x0000f1b9
    9964:	stmdavs	fp!, {r2, ip, lr, pc}^
    9968:	movwcs	fp, #4371	; 0x1113
    996c:	andcc	pc, r0, r9, asr #17
    9970:	andlt	r6, r2, r8, lsr #16
    9974:			; <UNDEFINED> instruction: 0x87f0e8bd
    9978:			; <UNDEFINED> instruction: 0x46304914
    997c:			; <UNDEFINED> instruction: 0xf7f84479
    9980:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    9984:			; <UNDEFINED> instruction: 0xf7f8d1c7
    9988:	stmdacs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    998c:	andcs	sp, r0, r3, asr #1
    9990:	ldc	7, cr15, [r0, #-992]	; 0xfffffc20
    9994:	stmdacs	r0, {r2, r9, sl, lr}
    9998:			; <UNDEFINED> instruction: 0xe7ddd1bd
    999c:	ldrtmi	r4, [r0], -ip, lsl #18
    99a0:			; <UNDEFINED> instruction: 0xf7f84479
    99a4:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    99a8:			; <UNDEFINED> instruction: 0xf7f8d1d6
    99ac:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
    99b0:	ldrb	sp, [r1, sp, ror #3]
    99b4:	svceq	0x0000f1b9
    99b8:	stmdavs	r3!, {r2, ip, lr, pc}^
    99bc:	movwcs	fp, #4371	; 0x1113
    99c0:	andcc	pc, r0, r9, asr #17
    99c4:	andlt	r6, r2, r0, lsr #16
    99c8:			; <UNDEFINED> instruction: 0x87f0e8bd
    99cc:	ldrdeq	r5, [r0], -r8
    99d0:			; <UNDEFINED> instruction: 0x000058b4
    99d4:	stmdavs	ip, {r4, r5, r6, sl, ip, sp, pc}
    99d8:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp}
    99dc:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    99e0:	stmdavs	r6, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    99e4:	ldmdble	r7, {r1, r2, r5, r7, r9, lr}
    99e8:	bl	163c04 <__assert_fail@plt+0x1614a0>
    99ec:	and	r0, r1, r4, lsl #11
    99f0:	stmdble	ip, {r1, r2, r5, r7, r9, lr}
    99f4:	bleq	147b50 <__assert_fail@plt+0x1453ec>
    99f8:	stmdacs	r0, {r0, sl, ip, sp}
    99fc:	strdvs	sp, [ip], -r8
    9a00:	stmdavs	r1, {r0, r1, r3, r8, ip, sp, pc}^
    9a04:	tstlt	sl, r9, lsl r0
    9a08:	andsvs	r6, r3, r3, lsl #16
    9a0c:	ldcllt	0, cr3, [r0], #-32	; 0xffffffe0
    9a10:	andcs	r4, r0, r0, ror r7
    9a14:			; <UNDEFINED> instruction: 0x4770bc70
    9a18:	ldrb	r4, [r8, r8, lsr #12]!
    9a1c:	mvnsmi	lr, sp, lsr #18
    9a20:	ldrmi	r4, [r6], -sp, lsl #12
    9a24:			; <UNDEFINED> instruction: 0x46044698
    9a28:	ldcl	7, cr15, [lr, #-992]!	; 0xfffffc20
    9a2c:	ldrbtmi	r4, [pc], #-3891	; 9a34 <__assert_fail@plt+0x72d0>
    9a30:	andsle	r3, fp, r1
    9a34:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
    9a38:	svceq	0x0000f1b8
    9a3c:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
    9a40:			; <UNDEFINED> instruction: 0xf7f84479
    9a44:			; <UNDEFINED> instruction: 0x2600ec36
    9a48:	orrslt	r6, r0, #40	; 0x28
    9a4c:	pop	{r4, r5, r9, sl, lr}
    9a50:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    9a54:	svceq	0x0000f1b8
    9a58:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
    9a5c:			; <UNDEFINED> instruction: 0xe7f04479
    9a60:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    9a64:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9a68:			; <UNDEFINED> instruction: 0xe7ea4479
    9a6c:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
    9a70:			; <UNDEFINED> instruction: 0xf7f8681f
    9a74:	strmi	lr, [r6], -r6, asr #25
    9a78:	ldrteq	fp, [pc], -r0, lsr #2
    9a7c:			; <UNDEFINED> instruction: 0xf007b286
    9a80:	teqmi	lr, #66584576	; 0x3f80000
    9a84:	andcs	r4, r5, #573440	; 0x8c000
    9a88:	ldrbtmi	r2, [r9], #-0
    9a8c:	bl	dc7a74 <__assert_fail@plt+0xdc5310>
    9a90:	ldrtmi	r4, [r0], -r7, lsl #12
    9a94:	stc	7, cr15, [ip, #992]!	; 0x3e0
    9a98:	ldrtmi	r4, [r8], -r1, lsl #12
    9a9c:	ldc2	7, cr15, [r2, #1008]!	; 0x3f0
    9aa0:	mvnscc	pc, #79	; 0x4f
    9aa4:	stmib	r4, {r9, sp}^
    9aa8:	ldrtmi	r3, [r0], -r0, lsl #6
    9aac:	pop	{r1, r3, r5, sp, lr}
    9ab0:	blmi	5ea278 <__assert_fail@plt+0x5e7b14>
    9ab4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9ab8:	stc	7, cr15, [r2], #992	; 0x3e0
    9abc:			; <UNDEFINED> instruction: 0xb1204606
    9ac0:	addlt	r0, r6, #47185920	; 0x2d00000
    9ac4:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    9ac8:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
    9acc:	andcs	r2, r0, r5, lsl #4
    9ad0:			; <UNDEFINED> instruction: 0xf7f84479
    9ad4:			; <UNDEFINED> instruction: 0x4605eb14
    9ad8:			; <UNDEFINED> instruction: 0xf7f84630
    9adc:	strmi	lr, [r1], -sl, lsl #27
    9ae0:			; <UNDEFINED> instruction: 0xf7fc4628
    9ae4:	stmdavs	r0!, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    9ae8:	mrc	7, 0, APSR_nzcv, cr12, cr8, {7}
    9aec:			; <UNDEFINED> instruction: 0xf7f86860
    9af0:			; <UNDEFINED> instruction: 0xf04fee1a
    9af4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    9af8:	str	r3, [r7, r0, lsl #6]!
    9afc:	andeq	r7, r1, r2, ror #5
    9b00:	andeq	r4, r0, r0, lsr #22
    9b04:	andeq	r5, r0, r4, lsl pc
    9b08:	ldrdeq	r5, [r0], -lr
    9b0c:	andeq	r5, r0, ip, asr #23
    9b10:	andeq	r0, r0, r0, ror #5
    9b14:	andeq	r5, r0, r2, asr #23
    9b18:	muleq	r0, r8, fp
    9b1c:			; <UNDEFINED> instruction: 0x4605b538
    9b20:	stc	7, cr15, [r2, #-992]	; 0xfffffc20
    9b24:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
    9b28:	svclt	0x00183001
    9b2c:	andle	r2, r0, r0
    9b30:	blmi	279018 <__assert_fail@plt+0x2768b4>
    9b34:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    9b38:	stcl	7, cr15, [r2], #-992	; 0xfffffc20
    9b3c:	strteq	fp, [r4], -r8, lsr #2
    9b40:			; <UNDEFINED> instruction: 0xf004b283
    9b44:	b	111af44 <__assert_fail@plt+0x11187e0>
    9b48:			; <UNDEFINED> instruction: 0xf04f0003
    9b4c:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    9b50:	ldclt	3, cr3, [r8, #-0]
    9b54:	andeq	r7, r1, sl, ror #3
    9b58:	andeq	r0, r0, r0, ror #5
    9b5c:	blmi	b5c414 <__assert_fail@plt+0xb59cb0>
    9b60:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
    9b64:	addlt	fp, r9, r0, lsr r5
    9b68:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    9b6c:	ldrbtcc	pc, [pc], #79	; 9b74 <__assert_fail@plt+0x7410>	; <UNPREDICTABLE>
    9b70:	movwls	r6, #30747	; 0x781b
    9b74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9b78:	bl	1f47b60 <__assert_fail@plt+0x1f453fc>
    9b7c:			; <UNDEFINED> instruction: 0xb3284605
    9b80:			; <UNDEFINED> instruction: 0xf7f84628
    9b84:	orrlt	lr, r0, r0, lsr sp
    9b88:	blcc	c28e9c <__assert_fail@plt+0xc26738>
    9b8c:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
    9b90:	andcs	r3, sl, #19
    9b94:			; <UNDEFINED> instruction: 0xf7f82100
    9b98:	addmi	lr, r4, #16, 20	; 0x10000
    9b9c:			; <UNDEFINED> instruction: 0x4604bfb8
    9ba0:			; <UNDEFINED> instruction: 0xf7f84628
    9ba4:	stmdacs	r0, {r5, r8, sl, fp, sp, lr, pc}
    9ba8:	strtmi	sp, [r8], -lr, ror #3
    9bac:	stcl	7, cr15, [lr, #992]	; 0x3e0
    9bb0:	svclt	0x00181c61
    9bb4:	andle	r1, r9, r0, ror #24
    9bb8:	blmi	59c420 <__assert_fail@plt+0x599cbc>
    9bbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9bc0:	blls	1e3c30 <__assert_fail@plt+0x1e14cc>
    9bc4:	qsuble	r4, sl, r1
    9bc8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    9bcc:	andcs	sl, r7, r2, lsl #18
    9bd0:			; <UNDEFINED> instruction: 0xf7f89101
    9bd4:	stmdbls	r1, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    9bd8:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
    9bdc:	andle	r1, r6, r2, asr #24
    9be0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    9be4:	svclt	0x00084298
    9be8:	addvc	pc, r0, pc, asr #8
    9bec:	andcs	lr, r7, r4, ror #15
    9bf0:	b	febc7bd8 <__assert_fail@plt+0xfebc5474>
    9bf4:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
    9bf8:	mvnsle	r1, r3, asr #24
    9bfc:			; <UNDEFINED> instruction: 0xf7f82004
    9c00:	stmdacs	r0, {r4, r7, r9, fp, sp, lr, pc}
    9c04:			; <UNDEFINED> instruction: 0x2014bfb8
    9c08:	ubfx	sp, r6, #23, #10
    9c0c:	b	1f47bf4 <__assert_fail@plt+0x1f45490>
    9c10:			; <UNDEFINED> instruction: 0x000171b0
    9c14:			; <UNDEFINED> instruction: 0x000002b4
    9c18:	andeq	r5, r0, r6, lsr #22
    9c1c:	andeq	r7, r1, r4, asr r1
    9c20:			; <UNDEFINED> instruction: 0x4604b5f8
    9c24:			; <UNDEFINED> instruction: 0xf7ff460d
    9c28:			; <UNDEFINED> instruction: 0x4607ff99
    9c2c:	adcmi	fp, r0, #1073741887	; 0x4000003f
    9c30:	strcs	fp, [r0], -r8, asr #31
    9c34:			; <UNDEFINED> instruction: 0xf855dd12
    9c38:	mrrcne	0, 2, r3, sl, cr6
    9c3c:	shadd16mi	fp, r2, r8
    9c40:	ands	sp, r0, r4, lsl #2
    9c44:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    9c48:	andle	r1, ip, r9, asr ip
    9c4c:			; <UNDEFINED> instruction: 0xf10242a3
    9c50:	mvnsle	r0, r1, lsl #4
    9c54:	strcc	r4, [r1], #-1558	; 0xfffff9ea
    9c58:	mvnle	r4, r7, lsr #5
    9c5c:	ldrhtmi	lr, [r8], #141	; 0x8d
    9c60:			; <UNDEFINED> instruction: 0xf7f82000
    9c64:			; <UNDEFINED> instruction: 0x4620bcb7
    9c68:	ldcl	7, cr15, [ip, #-992]	; 0xfffffc20
    9c6c:	adcmi	lr, r0, #63700992	; 0x3cc0000
    9c70:			; <UNDEFINED> instruction: 0x4620ddf4
    9c74:			; <UNDEFINED> instruction: 0xf7f83401
    9c78:	adcmi	lr, r7, #5504	; 0x1580
    9c7c:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9c80:	strdcs	r4, [r0], -r8
    9c84:	stclt	7, cr15, [r6], #992	; 0x3e0
    9c88:	svcmi	0x00f0e92d
    9c8c:	strmi	fp, [r5], -r7, lsl #1
    9c90:	andls	r4, r2, #4849664	; 0x4a0000
    9c94:	bmi	129b6dc <__assert_fail@plt+0x1298f78>
    9c98:	mrcls	4, 0, r4, cr0, cr8, {3}
    9c9c:	stmpl	r2, {r2, r3, r9, sl, lr}
    9ca0:	ldmdavs	r2, {r3, r9, sl, lr}
    9ca4:			; <UNDEFINED> instruction: 0xf04f9205
    9ca8:	strls	r0, [r4], -r0, lsl #4
    9cac:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    9cb0:	cmplt	r1, r1, lsl r6
    9cb4:	teqlt	r0, r8, lsl #16
    9cb8:	andcs	r4, r0, sl, lsl #12
    9cbc:	svcne	0x0004f852
    9cc0:	stmdbcs	r0, {r0, ip, sp}
    9cc4:	strdcs	sp, [r4, -sl]
    9cc8:			; <UNDEFINED> instruction: 0xf7f83002
    9ccc:			; <UNDEFINED> instruction: 0x212fece8
    9cd0:	strtmi	r4, [r8], -r1, lsl #13
    9cd4:	stcl	7, cr15, [r6], #-992	; 0xfffffc20
    9cd8:	andeq	pc, r0, r9, asr #17
    9cdc:	subsle	r2, r0, r0, lsl #16
    9ce0:			; <UNDEFINED> instruction: 0xf8c93001
    9ce4:	mrslt	r0, (UNDEF: 76)
    9ce8:	teqlt	fp, r3, lsr #16
    9cec:	strbmi	r4, [sl], -r1, lsr #12
    9cf0:	svccc	0x0004f842
    9cf4:	svccc	0x0004f851
    9cf8:	mvnsle	r2, r0, lsl #22
    9cfc:	ldrdlt	pc, [r4], #143	; 0x8f
    9d00:	svccc	0x00fff1b8
    9d04:	beq	346140 <__assert_fail@plt+0x3439dc>
    9d08:	streq	pc, [r0], #-79	; 0xffffffb1
    9d0c:	strdle	r4, [r7], -fp
    9d10:	cfstrscs	mvf3, [r3], {1}
    9d14:			; <UNDEFINED> instruction: 0xf85ad019
    9d18:			; <UNDEFINED> instruction: 0xf1b88b04
    9d1c:	ldrshle	r3, [r7, #255]!	; 0xff
    9d20:	ldrbmi	r1, [r8], -r1, lsr #28
    9d24:	tstcs	r1, r8, lsl pc
    9d28:	bl	1dc7d10 <__assert_fail@plt+0x1dc55ac>
    9d2c:	stceq	8, cr15, [r4], {74}	; 0x4a
    9d30:	mvnle	r3, r1
    9d34:	bl	fe2c7d1c <__assert_fail@plt+0xfe2c55b8>
    9d38:			; <UNDEFINED> instruction: 0xf7f86800
    9d3c:	ldrbmi	lr, [r9], -r0, ror #21
    9d40:	stmdami	r1!, {r1, r9, sl, lr}
    9d44:			; <UNDEFINED> instruction: 0xf7fc4478
    9d48:			; <UNDEFINED> instruction: 0xf10dfc99
    9d4c:	strcs	r0, [r0], #-2056	; 0xfffff7f8
    9d50:	bleq	147eb8 <__assert_fail@plt+0x145754>
    9d54:	andle	r4, r4, r0, lsr #5
    9d58:			; <UNDEFINED> instruction: 0xf7f84621
    9d5c:	andcc	lr, r1, lr, ror #19
    9d60:	strcc	sp, [r1], #-21	; 0xffffffeb
    9d64:	mvnsle	r2, r3, lsl #24
    9d68:			; <UNDEFINED> instruction: 0x46204639
    9d6c:			; <UNDEFINED> instruction: 0xff58f7ff
    9d70:	ldrmi	fp, [r0, r6, lsl #2]!
    9d74:	strtmi	r4, [r8], -r9, asr #12
    9d78:	bl	1247d60 <__assert_fail@plt+0x12455fc>
    9d7c:			; <UNDEFINED> instruction: 0xf7f8207f
    9d80:			; <UNDEFINED> instruction: 0x4628e97c
    9d84:	bl	fec47d6c <__assert_fail@plt+0xfec45608>
    9d88:	andeq	pc, r0, r9, asr #17
    9d8c:			; <UNDEFINED> instruction: 0xb124e7ab
    9d90:	andsle	r2, r0, r1, lsl #24
    9d94:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    9d98:	stmdbmi	sp, {r0, sp, lr, pc}
    9d9c:	tstls	r1, r9, ror r4
    9da0:	bl	1547d88 <__assert_fail@plt+0x1545624>
    9da4:			; <UNDEFINED> instruction: 0xf7f86800
    9da8:	stmdbls	r1, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    9dac:	stmdami	r9, {r1, r9, sl, lr}
    9db0:			; <UNDEFINED> instruction: 0xf7fc4478
    9db4:	stmdbmi	r8, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
    9db8:			; <UNDEFINED> instruction: 0xe7f04479
    9dbc:	andeq	r7, r1, r8, ror r0
    9dc0:			; <UNDEFINED> instruction: 0x000002b4
    9dc4:	andeq	r4, r0, r4, asr #21
    9dc8:	andeq	r5, r0, r8, ror #18
    9dcc:	andeq	r5, r0, r2, lsl r9
    9dd0:	andeq	r5, r0, r4, lsl #18
    9dd4:	andeq	r5, r0, r8, lsl r9
    9dd8:	andeq	r5, r0, ip, ror #17
    9ddc:	blmi	b9c698 <__assert_fail@plt+0xb99f34>
    9de0:	push	{r1, r3, r4, r5, r6, sl, lr}
    9de4:			; <UNDEFINED> instruction: 0xb09c47f0
    9de8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9dec:			; <UNDEFINED> instruction: 0xf04f931b
    9df0:			; <UNDEFINED> instruction: 0xf7ff0300
    9df4:			; <UNDEFINED> instruction: 0x2104feb3
    9df8:	eorcs	r4, r0, r1, lsl #13
    9dfc:	ldm	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e00:	orrslt	r4, r0, #128, 12	; 0x8000000
    9e04:	svceq	0x0000f1b9
    9e08:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
    9e0c:	strtmi	r4, [ip], -sl, ror #13
    9e10:	ands	r2, r6, r0, lsr #12
    9e14:	adcsmi	r1, r7, #28416	; 0x6f00
    9e18:			; <UNDEFINED> instruction: 0xf5b6d30d
    9e1c:	strbmi	r7, [r0], -r0, lsl #31
    9e20:			; <UNDEFINED> instruction: 0x2320bf34
    9e24:	orrvc	pc, r0, #1325400064	; 0x4f000000
    9e28:	adcseq	r4, r1, lr, lsl r4
    9e2c:	ldmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e30:	movtlt	r4, #1539	; 0x603
    9e34:			; <UNDEFINED> instruction: 0xf8484680
    9e38:	strcc	r4, [r1], #-37	; 0xffffffdb
    9e3c:	ldrtmi	r4, [sp], -r1, lsr #11
    9e40:	ldrbmi	sp, [r2], -lr
    9e44:	andcs	r4, r3, r1, lsr #12
    9e48:	stmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e4c:	mvnle	r3, r1
    9e50:	b	fff47e38 <__assert_fail@plt+0xfff456d4>
    9e54:	blcs	263e68 <__assert_fail@plt+0x261704>
    9e58:	strcc	sp, [r1], #-476	; 0xfffffe24
    9e5c:	mvnsle	r4, r1, lsr #11
    9e60:	streq	lr, [r5, #2824]	; 0xb08
    9e64:	mvnscc	pc, #79	; 0x4f
    9e68:	bmi	321f1c <__assert_fail@plt+0x31f7b8>
    9e6c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9e70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e74:	subsmi	r9, sl, fp, lsl fp
    9e78:	strbmi	sp, [r0], -sl, lsl #2
    9e7c:	pop	{r2, r3, r4, ip, sp, pc}
    9e80:			; <UNDEFINED> instruction: 0x460587f0
    9e84:	strbmi	lr, [r0], -lr, ror #15
    9e88:			; <UNDEFINED> instruction: 0xf7f84698
    9e8c:	ubfx	lr, r0, #17, #13
    9e90:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e94:	andeq	r6, r1, r0, lsr pc
    9e98:			; <UNDEFINED> instruction: 0x000002b4
    9e9c:	andeq	r6, r1, r2, lsr #29
    9ea0:	tstlt	r9, r3, lsl r6
    9ea4:	ldr	r2, [r9, #512]!	; 0x200
    9ea8:	svclt	0x0000e638
    9eac:	tstlt	r9, r3, lsl r6
    9eb0:	ldr	r2, [r3, #513]!	; 0x201
    9eb4:	svclt	0x0000e632
    9eb8:	svclt	0x0000e630
    9ebc:	svcmi	0x00f0e92d
    9ec0:	mcrmi	0, 4, fp, cr13, cr5, {4}
    9ec4:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
    9ec8:	strmi	r7, [r6], r7, lsl #4
    9ecc:	bmi	fe2db0cc <__assert_fail@plt+0xfe2d8968>
    9ed0:			; <UNDEFINED> instruction: 0xf10d9309
    9ed4:	ldm	r6, {r2, r4, r5, sl, fp}
    9ed8:	ldrbtmi	r0, [sl], #-3
    9edc:			; <UNDEFINED> instruction: 0xf10d4b88
    9ee0:	vldrls.16	s0, [pc, #-120]	; 9e70 <__assert_fail@plt+0x770c>	; <UNPREDICTABLE>
    9ee4:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9ee8:	ands	pc, r8, sp, asr #17
    9eec:	andeq	lr, r3, ip, lsl #17
    9ef0:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
    9ef4:			; <UNDEFINED> instruction: 0xf8df2200
    9ef8:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
    9efc:			; <UNDEFINED> instruction: 0xf04f9313
    9f00:	ldmib	sp, {r8, r9}^
    9f04:	ldrbtmi	r6, [fp], #1824	; 0x720
    9f08:	ldrdge	pc, [r8], sp
    9f0c:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
    9f10:	andeq	lr, r3, r9, lsl #17
    9f14:	andcs	lr, sl, #3358720	; 0x334000
    9f18:	andeq	lr, r3, r8, lsl #17
    9f1c:	tstlt	r5, ip, lsl #4
    9f20:	tstlt	lr, sl, lsr #32
    9f24:	eorsvs	r2, r2, r0, lsl #4
    9f28:	andcs	fp, r0, #-1073741821	; 0xc0000003
    9f2c:			; <UNDEFINED> instruction: 0xf04f603a
    9f30:			; <UNDEFINED> instruction: 0xf8ca32ff
    9f34:	mrslt	r2, (UNDEF: 77)
    9f38:	strbtmi	sl, [r0], -sl, lsl #18
    9f3c:	movwls	r2, #20993	; 0x5201
    9f40:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    9f44:	strmi	r9, [r4], -r5, lsl #22
    9f48:	teqle	r6, r0, lsl #16
    9f4c:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
    9f50:	andcs	r4, r0, #72, 12	; 0x4800000
    9f54:			; <UNDEFINED> instruction: 0xf7ff9305
    9f58:	blls	1894e4 <__assert_fail@plt+0x186d80>
    9f5c:	stmdacs	r0, {r2, r9, sl, lr}
    9f60:	teqlt	pc, ip, asr #2
    9f64:	strbmi	sl, [r0], -ip, lsl #18
    9f68:			; <UNDEFINED> instruction: 0xf7ff2200
    9f6c:			; <UNDEFINED> instruction: 0x4604fd57
    9f70:			; <UNDEFINED> instruction: 0xd12e2800
    9f74:	b	fff47f5c <__assert_fail@plt+0xfff457f8>
    9f78:			; <UNDEFINED> instruction: 0xf8ca1c44
    9f7c:	suble	r0, r6, r0
    9f80:			; <UNDEFINED> instruction: 0xf0002800
    9f84:	stmdals	sp, {r5, r7, pc}
    9f88:	andle	r1, r1, r1, asr #24
    9f8c:	bl	ff2c7f74 <__assert_fail@plt+0xff2c5810>
    9f90:	mcrrne	8, 1, r9, r2, cr0
    9f94:			; <UNDEFINED> instruction: 0xf7f8d001
    9f98:	ldmdals	r2, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    9f9c:	andle	r1, r1, r3, asr #24
    9fa0:	bl	ff047f88 <__assert_fail@plt+0xff045824>
    9fa4:	blls	2b63e0 <__assert_fail@plt+0x2b3c7c>
    9fa8:	tstlt	lr, fp, lsr #32
    9fac:	eorsvs	r9, r3, fp, lsl #22
    9fb0:	tstlt	r7, ip, lsr r6
    9fb4:	strcs	r9, [r0], #-2828	; 0xfffff4f4
    9fb8:	bmi	14e20ac <__assert_fail@plt+0x14df948>
    9fbc:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    9fc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9fc4:	subsmi	r9, sl, r3, lsl fp
    9fc8:			; <UNDEFINED> instruction: 0x4620d17b
    9fcc:	pop	{r0, r2, r4, ip, sp, pc}
    9fd0:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9fd4:	subsle	r2, r0, r0, lsl #16
    9fd8:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9fdc:	mcrrne	8, 0, r9, r7, cr13
    9fe0:			; <UNDEFINED> instruction: 0xf7f8d001
    9fe4:	stmdals	fp, {r5, r7, r8, r9, fp, sp, lr, pc}
    9fe8:	suble	r2, ip, r0, lsl #16
    9fec:	ldmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ff0:	mcrrne	8, 1, r9, r5, cr0
    9ff4:			; <UNDEFINED> instruction: 0xf7f8d0e1
    9ff8:	bfi	lr, r6, #23, #8
    9ffc:	stmdacs	r0, {r1, r3, fp, ip, pc}
    a000:			; <UNDEFINED> instruction: 0xf7f8d047
    a004:	stmdals	sp, {r2, r3, r5, r8, fp, sp, lr, pc}
    a008:	sbcsle	r1, r6, r2, asr #24
    a00c:	blmi	1003fe0 <__assert_fail@plt+0x100187c>
    a010:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    a014:			; <UNDEFINED> instruction: 0xf7f8681d
    a018:			; <UNDEFINED> instruction: 0x4604e9f4
    a01c:	strteq	fp, [sp], -r8, lsr #2
    a020:			; <UNDEFINED> instruction: 0xf005b280
    a024:	b	115b824 <__assert_fail@plt+0x11590c0>
    a028:	ldmdbmi	r9!, {sl}
    a02c:	andcs	r2, r0, r5, lsl #4
    a030:			; <UNDEFINED> instruction: 0xf7f84479
    a034:	strmi	lr, [r5], -r4, ror #16
    a038:			; <UNDEFINED> instruction: 0xf7f84620
    a03c:			; <UNDEFINED> instruction: 0x4601eada
    a040:			; <UNDEFINED> instruction: 0xf7fc4628
    a044:	stmdals	sl, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    a048:			; <UNDEFINED> instruction: 0xf7f8b348
    a04c:	stmdals	sp, {r3, r8, fp, sp, lr, pc}
    a050:	andle	r1, r1, r2, asr #24
    a054:	bl	19c803c <__assert_fail@plt+0x19c58d8>
    a058:	teqlt	r0, #720896	; 0xb0000
    a05c:	ldm	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a060:	mcrrne	8, 1, r9, r7, cr0
    a064:			; <UNDEFINED> instruction: 0xf7f8d001
    a068:	stmdals	ip, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    a06c:			; <UNDEFINED> instruction: 0xf7f8b318
    a070:	ldmdals	r2, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    a074:	adcle	r1, r0, r5, asr #24
    a078:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a07c:	adcle	r1, sp, r3, asr #24
    a080:	bl	1448068 <__assert_fail@plt+0x1445904>
    a084:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a088:	adcsle	r1, r1, r6, asr #24
    a08c:	bl	12c8074 <__assert_fail@plt+0x12c5910>
    a090:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a094:	adcsle	r1, r6, r1, asr #24
    a098:	bl	1148080 <__assert_fail@plt+0x114591c>
    a09c:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a0a0:	sbcsle	r1, r4, r1, asr #24
    a0a4:	bl	fc808c <__assert_fail@plt+0xfc5928>
    a0a8:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a0ac:	sbcsle	r1, r7, r3, asr #24
    a0b0:	bl	e48098 <__assert_fail@plt+0xe45934>
    a0b4:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a0b8:	sbcsle	r1, sl, r6, asr #24
    a0bc:	bl	cc80a4 <__assert_fail@plt+0xcc5940>
    a0c0:			; <UNDEFINED> instruction: 0xf7f8e7d7
    a0c4:	andscs	lr, r9, r2, lsr #16
    a0c8:	b	ff2c80b0 <__assert_fail@plt+0xff2c594c>
    a0cc:			; <UNDEFINED> instruction: 0xf7f8980a
    a0d0:	stmdals	fp, {r1, r2, r6, r7, fp, sp, lr, pc}
    a0d4:	stmia	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0d8:			; <UNDEFINED> instruction: 0xf7f8980c
    a0dc:	bls	2843e4 <__assert_fail@plt+0x281c80>
    a0e0:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
    a0e4:	ldmib	sp, {r1, r9, ip, pc}^
    a0e8:	movwls	r1, #519	; 0x207
    a0ec:	andls	r9, r1, #16, 22	; 0x4000
    a0f0:			; <UNDEFINED> instruction: 0xf7ff9a0d
    a0f4:	svclt	0x0000fdc9
    a0f8:	andeq	r5, r0, r8, asr #18
    a0fc:	andeq	r6, r1, r6, lsr lr
    a100:			; <UNDEFINED> instruction: 0x000002b4
    a104:	andeq	r6, r1, sl, lsl #28
    a108:	andeq	r6, r1, r2, asr sp
    a10c:	andeq	r0, r0, r0, ror #5
    a110:			; <UNDEFINED> instruction: 0x000056b0
    a114:	mvnsmi	lr, #737280	; 0xb4000
    a118:	ldrmi	fp, [r0], r5, lsl #1
    a11c:	mcrls	6, 0, r4, cr13, cr9, {4}
    a120:	strmi	r4, [pc], -r5, lsl #12
    a124:	b	94810c <__assert_fail@plt+0x9459a8>
    a128:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    a12c:	eorsvs	r1, r0, r2, asr #24
    a130:	strmi	sp, [r4], -r6
    a134:	strcs	fp, [r0], #-800	; 0xfffffce0
    a138:	andlt	r4, r5, r0, lsr #12
    a13c:	mvnshi	lr, #12386304	; 0xbd0000
    a140:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
    a144:			; <UNDEFINED> instruction: 0xf7f8681d
    a148:			; <UNDEFINED> instruction: 0x4604e95c
    a14c:	strteq	fp, [sp], -r0, lsr #2
    a150:			; <UNDEFINED> instruction: 0xf005b284
    a154:	movwmi	r4, #16638	; 0x40fe
    a158:	andcs	r4, r5, #294912	; 0x48000
    a15c:	ldrbtmi	r2, [r9], #-0
    a160:	svc	0x00ccf7f7
    a164:			; <UNDEFINED> instruction: 0xf7f84605
    a168:	stmdavs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    a16c:	stmia	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a170:	strtmi	r4, [r8], -r1, lsl #12
    a174:	blx	11c816c <__assert_fail@plt+0x11c5a08>
    a178:	andlt	r4, r5, r0, lsr #12
    a17c:	mvnshi	lr, #12386304	; 0xbd0000
    a180:			; <UNDEFINED> instruction: 0xf7f82019
    a184:	bls	344b44 <__assert_fail@plt+0x3423e0>
    a188:	ldrtmi	r4, [r9], -fp, asr #12
    a18c:	stmib	sp, {r3, r5, r9, sl, lr}^
    a190:	andls	r4, r0, #16777216	; 0x1000000
    a194:			; <UNDEFINED> instruction: 0xf7ff4642
    a198:	svclt	0x0000fd77
    a19c:	andeq	r6, r1, r6, ror #23
    a1a0:	andeq	r0, r0, r0, ror #5
    a1a4:	andeq	r5, r0, r2, lsl #11
    a1a8:	mvnsmi	lr, #737280	; 0xb4000
    a1ac:	stmdami	r2, {r0, r7, r9, sl, lr}^
    a1b0:	stmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
    a1b4:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    a1b8:	stmdapl	r1, {r3, r4, r7, r9, sl, lr}^
    a1bc:	tstls	r1, r9, lsl #16
    a1c0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a1c4:			; <UNDEFINED> instruction: 0xf04fb11b
    a1c8:			; <UNDEFINED> instruction: 0xf8c833ff
    a1cc:	ldclne	0, cr3, [r1], #-0
    a1d0:	blx	fecbe330 <__assert_fail@plt+0xfecbbbcc>
    a1d4:	strbtmi	pc, [pc], -r2, lsl #11	; <UNPREDICTABLE>
    a1d8:	and	r0, r5, sp, ror #18
    a1dc:	ldmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1e0:	stmdavs	r0, {r2, r9, sl, lr}
    a1e4:			; <UNDEFINED> instruction: 0xd12e2804
    a1e8:	ldrtmi	r4, [r9], -sl, lsr #12
    a1ec:			; <UNDEFINED> instruction: 0xf7f84630
    a1f0:	mcrrne	8, 1, lr, r3, cr2
    a1f4:	ldmdblt	r8, {r1, r4, r5, r6, r7, ip, lr, pc}^
    a1f8:	bmi	c522f8 <__assert_fail@plt+0xc4fb94>
    a1fc:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    a200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a204:	subsmi	r9, sl, r1, lsl #22
    a208:	andlt	sp, r3, r4, asr r1
    a20c:	mvnshi	lr, #12386304	; 0xbd0000
    a210:			; <UNDEFINED> instruction: 0xf0109800
    a214:	tstle	fp, pc, ror r2
    a218:	andcs	pc, r7, r0, asr #7
    a21c:	eorsle	r2, r1, pc, ror r8
    a220:			; <UNDEFINED> instruction: 0xf1b8b340
    a224:	eorsle	r0, r8, r0, lsl #30
    a228:	andeq	pc, r0, r8, asr #17
    a22c:	strb	r2, [r4, r1]!
    a230:	andcs	r4, r5, #36, 18	; 0x90000
    a234:	ldrbtmi	r2, [r9], #-0
    a238:	svc	0x0060f7f7
    a23c:			; <UNDEFINED> instruction: 0xf7fc4649
    a240:	andcs	pc, r1, r1, ror #19
    a244:			; <UNDEFINED> instruction: 0xf7f7e7d9
    a248:	ldmdbmi	pc, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a24c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a250:	andcs	r4, r0, r5, lsl #12
    a254:	svc	0x0052f7f7
    a258:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}
    a25c:	stmda	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a260:			; <UNDEFINED> instruction: 0x46024631
    a264:			; <UNDEFINED> instruction: 0xf7fc4638
    a268:	adclt	pc, r8, #3358720	; 0x334000
    a26c:	bicle	r2, r4, r0, lsl #26
    a270:	strb	r2, [r2, r0]
    a274:	svceq	0x0000f1b8
    a278:			; <UNDEFINED> instruction: 0xf8c8d0fa
    a27c:	ldr	r0, [ip, r0]!
    a280:			; <UNDEFINED> instruction: 0xe7ba2037
    a284:			; <UNDEFINED> instruction: 0x46104911
    a288:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a28c:	svc	0x0036f7f7
    a290:			; <UNDEFINED> instruction: 0xf7fc4649
    a294:	ldrhtcs	pc, [r3], #-151	; 0xffffff69	; <UNPREDICTABLE>
    a298:	stmdbmi	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a29c:	strbmi	r2, [r0], -r5, lsl #4
    a2a0:			; <UNDEFINED> instruction: 0xf7f74479
    a2a4:			; <UNDEFINED> instruction: 0xf89def2c
    a2a8:	strbmi	r2, [r9], -r1
    a2ac:			; <UNDEFINED> instruction: 0xf9aaf7fc
    a2b0:	str	r2, [r2, r1]!
    a2b4:	svc	0x0028f7f7
    a2b8:	andeq	r6, r1, sl, asr fp
    a2bc:			; <UNDEFINED> instruction: 0x000002b4
    a2c0:	andeq	r6, r1, r2, lsl fp
    a2c4:	andeq	r5, r0, r6, lsl r5
    a2c8:	andeq	r5, r0, lr, lsl r5
    a2cc:	andeq	r5, r0, r2, ror r4
    a2d0:	andeq	r5, r0, r8, lsl #9
    a2d4:	svcmi	0x00f0e92d
    a2d8:	ldrmi	fp, [r1], fp, lsl #1
    a2dc:	movwls	r4, #23189	; 0x5a95
    a2e0:	ldcls	6, cr4, [r4, #-48]	; 0xffffffd0
    a2e4:	blmi	fe51b4d4 <__assert_fail@plt+0xfe518d70>
    a2e8:	strls	r9, [r2, #-6]
    a2ec:	sublt	pc, ip, #14614528	; 0xdf0000
    a2f0:	ldrbtmi	r5, [fp], #2259	; 0x8d3
    a2f4:	movwls	r6, #38939	; 0x981b
    a2f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a2fc:			; <UNDEFINED> instruction: 0xf0002d00
    a300:	movwcs	r8, #247	; 0xf7
    a304:			; <UNDEFINED> instruction: 0xf1b99304
    a308:			; <UNDEFINED> instruction: 0xf0000f00
    a30c:	svcne	0x002680fa
    a310:	strls	r9, [r3], -r2, lsl #22
    a314:			; <UNDEFINED> instruction: 0xf85646ca
    a318:	blcc	111f30 <__assert_fail@plt+0x10f7cc>
    a31c:	movwls	r2, #29696	; 0x7400
    a320:	ldrmi	r1, [r8], r8, asr #24
    a324:	blmi	fe1be3ac <__assert_fail@plt+0xfe1bbc48>
    a328:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    a32c:			; <UNDEFINED> instruction: 0xb32b683b
    a330:	and	r4, r2, sp, lsr r6
    a334:	streq	pc, [r8, #-256]	; 0xffffff00
    a338:	ldmdavs	sl, {r0, r1, r8, r9, ip, sp, pc}
    a33c:	ldmvs	fp, {r3, r4, r9, sl, lr}
    a340:			; <UNDEFINED> instruction: 0xd1f74291
    a344:	stclne	0, cr6, [r5], #-172	; 0xffffff54
    a348:			; <UNDEFINED> instruction: 0xf10a6843
    a34c:	movwls	r3, #6911	; 0x1aff
    a350:	mcr	7, 5, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    a354:	strmi	r9, [r9, #2817]!	; 0xb01
    a358:	svccc	0x0004f848
    a35c:			; <UNDEFINED> instruction: 0xf856d015
    a360:	strtmi	r1, [ip], -r4, lsl #30
    a364:	bicsle	r1, lr, r8, asr #24
    a368:			; <UNDEFINED> instruction: 0xf85b4b76
    a36c:	ldmdavs	r8, {r0, r1, ip, sp}
    a370:			; <UNDEFINED> instruction: 0xf0000600
    a374:			; <UNDEFINED> instruction: 0xf04040fe
    a378:	adds	r0, r2, r7, lsr r0
    a37c:			; <UNDEFINED> instruction: 0xf04f1c65
    a380:	strmi	r3, [r9, #1023]!	; 0x3ff
    a384:	svccc	0x0004f848
    a388:			; <UNDEFINED> instruction: 0xf1bad1e9
    a38c:	eorsle	r0, r3, r0, lsl #30
    a390:			; <UNDEFINED> instruction: 0xf10d9b05
    a394:	blx	feccc41c <__assert_fail@plt+0xfecc9cb8>
    a398:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
    a39c:			; <UNDEFINED> instruction: 0xf7f8e004
    a3a0:	stmdavs	r3, {r1, r2, r4, r6, fp, sp, lr, pc}
    a3a4:			; <UNDEFINED> instruction: 0xd12a2b04
    a3a8:			; <UNDEFINED> instruction: 0x46414632
    a3ac:	rscscc	pc, pc, pc, asr #32
    a3b0:	svc	0x0030f7f7
    a3b4:	svccc	0x00fff1b0
    a3b8:	rscsle	r4, r0, r3, lsl #13
    a3bc:			; <UNDEFINED> instruction: 0xf0002800
    a3c0:	stmdals	r3, {r1, r5, r7, pc}
    a3c4:	and	r2, r4, r0, lsl #6
    a3c8:			; <UNDEFINED> instruction: 0xf10342a3
    a3cc:	rsbsle	r0, r8, r1, lsl #4
    a3d0:			; <UNDEFINED> instruction: 0xf8504613
    a3d4:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
    a3d8:	addsmi	sp, sp, #-2147483587	; 0x8000003d
    a3dc:	bls	be5a8 <__assert_fail@plt+0xbbe44>
    a3e0:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a3e4:			; <UNDEFINED> instruction: 0xf0403201
    a3e8:	bls	22a634 <__assert_fail@plt+0x227ed0>
    a3ec:	beq	86adc <__assert_fail@plt+0x84378>
    a3f0:			; <UNDEFINED> instruction: 0xf8419902
    a3f4:	bicsle	r2, r7, r3, lsr #32
    a3f8:	bleq	4653c <__assert_fail@plt+0x43dd8>
    a3fc:			; <UNDEFINED> instruction: 0x461ae015
    a400:	ldrmi	r4, [r0], -r3, lsl #12
    a404:			; <UNDEFINED> instruction: 0xf7f79301
    a408:	stmdbmi	pc, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    a40c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a410:	andcs	r4, r0, r3, lsl #13
    a414:	mrc	7, 3, APSR_nzcv, cr2, cr7, {7}
    a418:	strmi	r9, [r4], -r1, lsl #22
    a41c:			; <UNDEFINED> instruction: 0xf7f76818
    a420:	strmi	lr, [r1], -lr, ror #30
    a424:			; <UNDEFINED> instruction: 0xf7fc4620
    a428:	stclmi	8, cr15, [r8, #-948]	; 0xfffffc4c
    a42c:	cdpmi	12, 4, cr9, cr8, cr6, {0}
    a430:	svcmi	0x0048447d
    a434:	stmibeq	r9, {r2, r8, r9, fp, sp, lr, pc}
    a438:			; <UNDEFINED> instruction: 0x801cf8dd
    a43c:	ldrbtmi	r4, [pc], #-1150	; a444 <__assert_fail@plt+0x7ce0>
    a440:	strtmi	lr, [r9], -ip
    a444:	andcs	r2, r0, r5, lsl #4
    a448:	bleq	8658c <__assert_fail@plt+0x83e28>
    a44c:	mrc	7, 2, APSR_nzcv, cr6, cr7, {7}
    a450:			; <UNDEFINED> instruction: 0xf7fc6821
    a454:	strcc	pc, [r4], #-2263	; 0xfffff729
    a458:	andsle	r4, sp, r1, lsr #11
    a45c:	svccc	0x0004f858
    a460:	rscsle	r1, r8, sl, asr ip
    a464:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    a468:	vmla.f<illegal width 8>	<illegal reg q14.5>, <illegal reg q9.5>, d3[6]
    a46c:	blcs	1fd3090 <__assert_fail@plt+0x1fd092c>
    a470:	blcs	3e548 <__assert_fail@plt+0x3bde4>
    a474:	bls	13e838 <__assert_fail@plt+0x13c0d4>
    a478:	andcs	fp, r5, #-2147483588	; 0x8000003c
    a47c:			; <UNDEFINED> instruction: 0xf7f74631
    a480:	strcc	lr, [r4], #-3646	; 0xfffff1c2
    a484:	stcne	8, cr15, [r4], {84}	; 0x54
    a488:	bleq	865cc <__assert_fail@plt+0x83e68>
    a48c:	mulcs	r1, r8, r8
    a490:			; <UNDEFINED> instruction: 0xf8b8f7fc
    a494:	mvnle	r4, r1, lsr #11
    a498:			; <UNDEFINED> instruction: 0xf7f79804
    a49c:	blx	805cc4 <__assert_fail@plt+0x803560>
    a4a0:	bmi	b866d4 <__assert_fail@plt+0xb83f70>
    a4a4:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    a4a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a4ac:	subsmi	r9, sl, r9, lsl #22
    a4b0:	andlt	sp, fp, r7, lsr r1
    a4b4:	svchi	0x00f0e8bd
    a4b8:	bleq	865fc <__assert_fail@plt+0x83e98>
    a4bc:	andcc	pc, r0, r8, asr #17
    a4c0:	bls	2443ec <__assert_fail@plt+0x241c88>
    a4c4:	andls	r2, r1, #12
    a4c8:	stcl	7, cr15, [r4, #-988]	; 0xfffffc24
    a4cc:	cmplt	r0, #4096	; 0x1000
    a4d0:	stmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
    a4d4:	eorsvs	fp, r8, r0, lsl #4
    a4d8:	strb	r6, [r5, -r3, lsl #1]!
    a4dc:	andcs	r4, r5, #59768832	; 0x3900000
    a4e0:	mcr	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    a4e4:			; <UNDEFINED> instruction: 0xf04f6821
    a4e8:			; <UNDEFINED> instruction: 0xf7fc0b73
    a4ec:	ldr	pc, [r2, fp, lsl #17]!
    a4f0:	addeq	lr, r9, pc, asr #20
    a4f4:	stc	7, cr15, [lr, #-988]!	; 0xfffffc24
    a4f8:	cmnlt	r8, r2
    a4fc:	movwls	r9, #19202	; 0x4b02
    a500:	strbmi	lr, [fp], r1, lsl #14
    a504:			; <UNDEFINED> instruction: 0xf04fe7c8
    a508:			; <UNDEFINED> instruction: 0xe78e0b3e
    a50c:			; <UNDEFINED> instruction: 0x46594813
    a510:	bleq	86654 <__assert_fail@plt+0x83ef0>
    a514:			; <UNDEFINED> instruction: 0xf7fc4478
    a518:			; <UNDEFINED> instruction: 0xe786f875
    a51c:	svc	0x0070f7f7
    a520:			; <UNDEFINED> instruction: 0xf7f7e7bf
    a524:			; <UNDEFINED> instruction: 0xf7f7edf2
    a528:	strmi	lr, [r3], ip, ror #30
    a52c:			; <UNDEFINED> instruction: 0xf47f2800
    a530:			; <UNDEFINED> instruction: 0xe739af7c
    a534:	andeq	r6, r1, ip, lsr #20
    a538:			; <UNDEFINED> instruction: 0x000002b4
    a53c:	andeq	r6, r1, lr, lsl sl
    a540:	ldrdeq	r0, [r0], -r4
    a544:	andeq	r0, r0, r0, ror #5
    a548:	andeq	r5, r0, r2, lsr #7
    a54c:	andeq	r5, r0, ip, lsl r3
    a550:	andeq	r5, r0, ip, ror #5
    a554:			; <UNDEFINED> instruction: 0x000052be
    a558:	andeq	r6, r1, sl, ror #16
    a55c:	andeq	r5, r0, r8, lsl #5
    a560:	svclt	0x00004770
    a564:	mvnsmi	lr, sp, lsr #18
    a568:	strmi	fp, [pc], -r4, lsl #1
    a56c:			; <UNDEFINED> instruction: 0x46054616
    a570:	stcl	7, cr15, [r8, #-988]	; 0xfffffc24
    a574:			; <UNDEFINED> instruction: 0x811cf8df
    a578:			; <UNDEFINED> instruction: 0x460444f8
    a57c:	mrc	7, 0, APSR_nzcv, cr10, cr7, {7}
    a580:	andle	r4, fp, r4, lsl #5
    a584:			; <UNDEFINED> instruction: 0xf8584b44
    a588:	ldmdavs	r8, {r0, r1, ip, sp}
    a58c:			; <UNDEFINED> instruction: 0xf0000600
    a590:			; <UNDEFINED> instruction: 0xf04040fe
    a594:	andlt	r0, r4, fp, lsr r0
    a598:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a59c:	strtmi	r2, [r8], -r1, lsl #2
    a5a0:	svc	0x00a8f7f7
    a5a4:	ldmiblt	r8, {r2, r9, sl, lr}^
    a5a8:	svc	0x00e2f7f7
    a5ac:	eorle	r1, lr, r2, asr #24
    a5b0:	andscs	fp, r9, r8, lsl fp
    a5b4:	ldmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5b8:	svc	0x000ef7f7
    a5bc:	subsle	r3, r0, r1
    a5c0:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    a5c4:	ldcl	7, cr15, [r0, #988]!	; 0x3dc
    a5c8:	stmdacs	r0, {r2, r9, sl, lr}
    a5cc:			; <UNDEFINED> instruction: 0xf7f7d149
    a5d0:	mcrrne	15, 13, lr, r3, cr0
    a5d4:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
    a5d8:	strtmi	sp, [r0], -r6, asr #32
    a5dc:	stcl	7, cr15, [ip, #-988]	; 0xfffffc24
    a5e0:			; <UNDEFINED> instruction: 0xf8584b2d
    a5e4:	ldmdavs	ip, {r0, r1, ip, sp}
    a5e8:	svc	0x000af7f7
    a5ec:			; <UNDEFINED> instruction: 0x0624b158
    a5f0:			; <UNDEFINED> instruction: 0xf004b282
    a5f4:	tstmi	r0, #254	; 0xfe
    a5f8:	strtmi	lr, [r2], -sp, asr #15
    a5fc:			; <UNDEFINED> instruction: 0xf7f74621
    a600:	andcc	lr, r1, sl, lsl #28
    a604:	andcs	sp, r0, r1, lsr #32
    a608:	pop	{r2, ip, sp, pc}
    a60c:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
    a610:	strtmi	r2, [r0], -r5, lsl #4
    a614:			; <UNDEFINED> instruction: 0xf7f74479
    a618:			; <UNDEFINED> instruction: 0x4604ed72
    a61c:	svc	0x0016f7f7
    a620:			; <UNDEFINED> instruction: 0xf7f76800
    a624:	strmi	lr, [r1], -ip, ror #28
    a628:			; <UNDEFINED> instruction: 0xf7fb4620
    a62c:	blmi	6ca5e0 <__assert_fail@plt+0x6c7e7c>
    a630:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a634:			; <UNDEFINED> instruction: 0xf7f7681c
    a638:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    a63c:	strteq	sp, [r4], -r3, ror #1
    a640:			; <UNDEFINED> instruction: 0xf004b283
    a644:	tstmi	r8, #254	; 0xfe
    a648:			; <UNDEFINED> instruction: 0xf7f7e7a5
    a64c:	stmdavs	r0, {r8, r9, sl, fp, sp, lr, pc}
    a650:	mrc	7, 2, APSR_nzcv, cr4, cr7, {7}
    a654:	ldmdami	r3, {r0, r9, sl, lr}
    a658:			; <UNDEFINED> instruction: 0xf7fb4478
    a65c:			; <UNDEFINED> instruction: 0x4620ffd3
    a660:	mulcs	r1, r9, r7
    a664:	stc	7, cr15, [r8, #-988]	; 0xfffffc24
    a668:	mvfccsm	f3, #0.5
    a66c:			; <UNDEFINED> instruction: 0xf7f7e003
    a670:			; <UNDEFINED> instruction: 0xf7f7ef3c
    a674:			; <UNDEFINED> instruction: 0xf856ef8a
    a678:	stmdacs	r0, {r2, r8, r9, sl, fp}
    a67c:			; <UNDEFINED> instruction: 0xf04fd1f7
    a680:	strcs	r3, [r0], #-1023	; 0xfffffc01
    a684:			; <UNDEFINED> instruction: 0x46284639
    a688:	movwls	r4, #1562	; 0x61a
    a68c:	strmi	lr, [r1], #-2509	; 0xfffff633
    a690:	blx	ffec8694 <__assert_fail@plt+0xffec5f30>
    a694:	muleq	r1, r8, r7
    a698:	andeq	r0, r0, r0, ror #5
    a69c:	andeq	r3, r0, sl, lsr #31
    a6a0:	andeq	r5, r0, ip, asr #1
    a6a4:	andeq	r5, r0, r8, lsl #3
    a6a8:	tstle	r0, r3, asr #24
    a6ac:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
    a6b0:	mcrlt	7, 2, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    a6b4:	svcmi	0x00f0e92d
    a6b8:	strmi	fp, [fp], r3, lsl #1
    a6bc:	stmib	sp, {r6, r8, sp}^
    a6c0:			; <UNDEFINED> instruction: 0xf7f7b200
    a6c4:			; <UNDEFINED> instruction: 0xf8dfee90
    a6c8:			; <UNDEFINED> instruction: 0xf8df9088
    a6cc:	ldrbtmi	r8, [r9], #136	; 0x88
    a6d0:			; <UNDEFINED> instruction: 0x460544f8
    a6d4:	stfnep	f3, [lr], #-564	; 0xfffffdcc
    a6d8:	ldrtmi	r2, [r0], -r0, asr #2
    a6dc:	mcr	7, 4, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    a6e0:	blcc	1068894 <__assert_fail@plt+0x1066130>
    a6e4:			; <UNDEFINED> instruction: 0x46042b19
    a6e8:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
    a6ec:	andlt	r4, r3, r0, lsr #12
    a6f0:	svchi	0x00f0e8bd
    a6f4:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
    a6f8:	strtmi	sp, [ip], -sp, ror #3
    a6fc:	andlt	r4, r3, r0, lsr #12
    a700:	svchi	0x00f0e8bd
    a704:	strbmi	r1, [fp], r7, lsl #23
    a708:			; <UNDEFINED> instruction: 0xf04f2005
    a70c:	and	r0, r9, r0, lsl #20
    a710:	beq	86b40 <__assert_fail@plt+0x843dc>
    a714:	svceq	0x000af1ba
    a718:			; <UNDEFINED> instruction: 0xf858d0ec
    a71c:			; <UNDEFINED> instruction: 0x4658b03a
    a720:	mcr	7, 2, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    a724:	mvnsle	r4, r7, lsl #5
    a728:			; <UNDEFINED> instruction: 0x463a4658
    a72c:			; <UNDEFINED> instruction: 0xf7f74631
    a730:	stmdacs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
    a734:	blls	3eeec <__assert_fail@plt+0x3c788>
    a738:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    a73c:	bl	a27b8 <__assert_fail@plt+0xa0054>
    a740:	bls	4b670 <__assert_fail@plt+0x48f0c>
    a744:	ldmdavs	ip, {r2, r4, sp, lr}^
    a748:	andlt	r4, r3, r0, lsr #12
    a74c:	svchi	0x00f0e8bd
    a750:	andeq	r5, r0, lr, asr #2
    a754:	ldrdeq	r6, [r1], -r8
    a758:	andeq	r6, r1, lr, ror #8
    a75c:	str	fp, [r9, r0, lsl #2]!
    a760:	svclt	0x00004770
    a764:	bmi	edcc54 <__assert_fail@plt+0xeda4f0>
    a768:	blmi	edb954 <__assert_fail@plt+0xed91f0>
    a76c:	mvnsmi	lr, #737280	; 0xb4000
    a770:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
    a774:			; <UNDEFINED> instruction: 0x4606447b
    a778:	andls	r6, r7, #1179648	; 0x120000
    a77c:	andeq	pc, r0, #79	; 0x4f
    a780:	orrlt	r6, r3, fp, lsl r8
    a784:	addsmi	r6, r6, #5898240	; 0x5a0000
    a788:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a78c:	bmi	cf6d44 <__assert_fail@plt+0xcf45e0>
    a790:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    a794:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a798:	subsmi	r9, sl, r7, lsl #22
    a79c:	strtmi	sp, [r0], -ip, asr #2
    a7a0:	pop	{r0, r3, ip, sp, pc}
    a7a4:	mcrcs	3, 0, r8, cr0, cr0, {7}
    a7a8:			; <UNDEFINED> instruction: 0xf10dd044
    a7ac:	svcge	0x00010808
    a7b0:			; <UNDEFINED> instruction: 0x46424630
    a7b4:			; <UNDEFINED> instruction: 0xf7ff4639
    a7b8:			; <UNDEFINED> instruction: 0x4605ff7d
    a7bc:	eorsle	r2, r9, r0, lsl #16
    a7c0:			; <UNDEFINED> instruction: 0xf10d4630
    a7c4:			; <UNDEFINED> instruction: 0xf7f7090c
    a7c8:			; <UNDEFINED> instruction: 0x4634edfc
    a7cc:	strbmi	r4, [r8], -r1, lsl #12
    a7d0:			; <UNDEFINED> instruction: 0xf0023164
    a7d4:	bls	89888 <__assert_fail@plt+0x87124>
    a7d8:	strbmi	r4, [r8], -r1, lsr #12
    a7dc:			; <UNDEFINED> instruction: 0xf0021b12
    a7e0:			; <UNDEFINED> instruction: 0x4629fc59
    a7e4:			; <UNDEFINED> instruction: 0xf0024648
    a7e8:	stcls	12, cr15, [r2], {143}	; 0x8f
    a7ec:	ldrtmi	r4, [r9], -r2, asr #12
    a7f0:	strtmi	r3, [r0], -r1, lsl #8
    a7f4:			; <UNDEFINED> instruction: 0xff5ef7ff
    a7f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    a7fc:	strtmi	sp, [r1], -fp, ror #3
    a800:			; <UNDEFINED> instruction: 0xf0024648
    a804:	ldmdbmi	r6, {r0, r7, sl, fp, ip, sp, lr, pc}
    a808:	strbmi	r2, [r8], -r1, lsl #4
    a80c:			; <UNDEFINED> instruction: 0xf0024479
    a810:	strtmi	pc, [r9], -r1, asr #24
    a814:			; <UNDEFINED> instruction: 0xf0024648
    a818:			; <UNDEFINED> instruction: 0x4604fcd7
    a81c:	andcs	fp, ip, r0, ror r1
    a820:	bl	1f48804 <__assert_fail@plt+0x1f460a0>
    a824:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    a828:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
    a82c:	andsvs	r6, r8, r1, lsl #8
    a830:	str	r6, [ip, r2]!
    a834:			; <UNDEFINED> instruction: 0xe7aa4634
    a838:	stcl	7, cr15, [r6], #-988	; 0xfffffc24
    a83c:	mcr	7, 0, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a840:			; <UNDEFINED> instruction: 0xf7f76800
    a844:			; <UNDEFINED> instruction: 0x4601ed5c
    a848:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    a84c:			; <UNDEFINED> instruction: 0xff16f7fb
    a850:	andeq	r6, r1, r8, lsr #11
    a854:			; <UNDEFINED> instruction: 0x000002b4
    a858:	andeq	r6, r1, r8, ror #25
    a85c:	andeq	r6, r1, lr, ror r5
    a860:	andeq	r5, r0, r0, lsl #2
    a864:	andeq	r6, r1, r6, lsr ip
    a868:	ldrdeq	r4, [r0], -sl
    a86c:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    a870:	eorsle	r2, lr, r0, lsr ip
    a874:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    a878:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    a87c:	svclt	0x00882c09
    a880:	ldmdale	r3, {r8, r9, sl, sp}
    a884:			; <UNDEFINED> instruction: 0xf1a47844
    a888:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    a88c:			; <UNDEFINED> instruction: 0xf04f2700
    a890:	and	r0, r3, sl, lsl #28
    a894:	svcmi	0x0001f816
    a898:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    a89c:	ldrtmi	fp, [r0], -sp, ror #5
    a8a0:	blx	395cce <__assert_fail@plt+0x39356a>
    a8a4:			; <UNDEFINED> instruction: 0xf1a4c707
    a8a8:	ldmible	r3!, {r4, r5, sl, fp}^
    a8ac:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    a8b0:			; <UNDEFINED> instruction: 0xd127292e
    a8b4:	mcrrne	8, 4, r7, r4, cr5
    a8b8:	eorle	r2, r6, r0, lsr sp
    a8bc:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    a8c0:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    a8c4:	andcs	fp, r0, r8, lsl #31
    a8c8:	andcs	sp, r0, sl, lsl #16
    a8cc:			; <UNDEFINED> instruction: 0xf814260a
    a8d0:	blx	1a24de <__assert_fail@plt+0x19fd7a>
    a8d4:			; <UNDEFINED> instruction: 0xf1a51000
    a8d8:	sbclt	r0, sp, #48, 2
    a8dc:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    a8e0:	stmdavc	r2!, {r4, sp, lr}
    a8e4:	svclt	0x001c2a2e
    a8e8:	andsvs	r2, sl, r0, lsl #4
    a8ec:			; <UNDEFINED> instruction: 0x4620d013
    a8f0:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    a8f4:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    a8f8:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    a8fc:			; <UNDEFINED> instruction: 0xf04fbf88
    a900:	stmiale	r2, {sl, fp}^
    a904:	strtmi	r2, [r0], -r0, lsl #8
    a908:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a90c:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    a910:	strdcs	sp, [r0, -r8]
    a914:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    a918:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    a91c:			; <UNDEFINED> instruction: 0xf1a1d016
    a920:	sbcslt	r0, r1, #48, 4
    a924:	svclt	0x00842909
    a928:	andcs	r4, r0, r4, lsl #12
    a92c:	strmi	sp, [r4], -fp, lsl #16
    a930:	andcs	r2, r0, sl, lsl #10
    a934:	svcne	0x0001f814
    a938:	andcs	pc, r0, r5, lsl #22
    a93c:	eorseq	pc, r0, #1073741864	; 0x40000028
    a940:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    a944:			; <UNDEFINED> instruction: 0x6018d9f6
    a948:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    a94c:	bcc	c28bdc <__assert_fail@plt+0xc26478>
    a950:	ldmible	r7, {r0, r3, r9, fp, sp}^
    a954:	strb	r2, [sl, r0, lsl #4]!
    a958:			; <UNDEFINED> instruction: 0x4604b510
    a95c:	strmi	fp, [r8], -r9, ror #2
    a960:	b	fffc8944 <__assert_fail@plt+0xfffc61e0>
    a964:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    a968:	pop	{r2, r3, r4, r8, ip, sp, pc}
    a96c:			; <UNDEFINED> instruction: 0xf7f74010
    a970:	pop	{r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, pc}
    a974:			; <UNDEFINED> instruction: 0xf7f74010
    a978:			; <UNDEFINED> instruction: 0xf7f7bedb
    a97c:			; <UNDEFINED> instruction: 0xf7f7eb44
    a980:	stmdacs	r0, {r1, r5, r8, r9, fp, sp, lr, pc}
    a984:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    a988:	blmi	91d21c <__assert_fail@plt+0x91aab8>
    a98c:	push	{r1, r3, r4, r5, r6, sl, lr}
    a990:	ldrshtlt	r4, [r2], r0
    a994:			; <UNDEFINED> instruction: 0x460d58d3
    a998:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    a99c:			; <UNDEFINED> instruction: 0xf04f9331
    a9a0:			; <UNDEFINED> instruction: 0xf7f70300
    a9a4:			; <UNDEFINED> instruction: 0xf855ed0e
    a9a8:	movwls	r3, #11012	; 0x2b04
    a9ac:	orrslt	r4, r3, r6, lsl #12
    a9b0:	stcge	6, cr4, [r3], {24}
    a9b4:	stc	7, cr15, [r4, #-988]	; 0xfffffc24
    a9b8:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    a9bc:	and	r4, r4, r6, lsl #8
    a9c0:	ldcl	7, cr15, [lr], #988	; 0x3dc
    a9c4:	strmi	r4, [r6], #-1440	; 0xfffffa60
    a9c8:			; <UNDEFINED> instruction: 0xf855d01e
    a9cc:			; <UNDEFINED> instruction: 0xf8440b04
    a9d0:	stmdacs	r0, {r2, r8, r9, fp}
    a9d4:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    a9d8:	b	fef489bc <__assert_fail@plt+0xfef46258>
    a9dc:	teqlt	r8, r5, lsl #12
    a9e0:	ldrtmi	sl, [r9], -r2, lsl #24
    a9e4:	bl	1f489c8 <__assert_fail@plt+0x1f46264>
    a9e8:	blvc	148b40 <__assert_fail@plt+0x1463dc>
    a9ec:	mvnsle	r2, r0, lsl #30
    a9f0:	blmi	29d224 <__assert_fail@plt+0x29aac0>
    a9f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a9f8:	blls	c64a68 <__assert_fail@plt+0xc62304>
    a9fc:	qaddle	r4, sl, r8
    aa00:	eorslt	r4, r2, r8, lsr #12
    aa04:	ldrhhi	lr, [r0, #141]!	; 0x8d
    aa08:	strcs	r2, [r0, #-22]	; 0xffffffea
    aa0c:	stcl	7, cr15, [r4, #988]!	; 0x3dc
    aa10:			; <UNDEFINED> instruction: 0xf7f7e7ee
    aa14:	svclt	0x0000eb7a
    aa18:	andeq	r6, r1, r4, lsl #7
    aa1c:			; <UNDEFINED> instruction: 0x000002b4
    aa20:	andeq	r6, r1, ip, lsl r3
    aa24:	svcmi	0x00f0e92d
    aa28:	bmi	fef5c474 <__assert_fail@plt+0xfef59d10>
    aa2c:	blmi	fef76cc8 <__assert_fail@plt+0xfef74564>
    aa30:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    aa34:	strmi	r4, [lr], -r8, lsl #12
    aa38:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    aa3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa40:			; <UNDEFINED> instruction: 0xf04f9323
    aa44:			; <UNDEFINED> instruction: 0xf7f70300
    aa48:			; <UNDEFINED> instruction: 0xf859ecbc
    aa4c:	blmi	fed9d664 <__assert_fail@plt+0xfed9af00>
    aa50:	movwls	r4, #1147	; 0x47b
    aa54:	stccs	6, cr4, [r0], {131}	; 0x83
    aa58:	tsthi	sp, r0	; <UNPREDICTABLE>
    aa5c:			; <UNDEFINED> instruction: 0xf10b4620
    aa60:			; <UNDEFINED> instruction: 0xf7f70b02
    aa64:			; <UNDEFINED> instruction: 0xf10decae
    aa68:	vstmdbge	r3!, {s0-s15}
    aa6c:	and	r4, r7, r3, lsl #9
    aa70:	stc	7, cr15, [r6], #988	; 0x3dc
    aa74:			; <UNDEFINED> instruction: 0xf10045aa
    aa78:	strmi	r0, [r3], #1
    aa7c:	addshi	pc, ip, r0
    aa80:	bleq	148bec <__assert_fail@plt+0x146488>
    aa84:	bleq	148bb4 <__assert_fail@plt+0x146450>
    aa88:	mvnsle	r2, r0, lsl #16
    aa8c:			; <UNDEFINED> instruction: 0xf10b7832
    aa90:	bcs	1f8b69c <__assert_fail@plt+0x1f88f38>
    aa94:			; <UNDEFINED> instruction: 0xf04fbf1e
    aa98:	strcs	r0, [r1, #-2304]	; 0xfffff700
    aa9c:	suble	r4, fp, fp, asr #13
    aaa0:			; <UNDEFINED> instruction: 0xf1b84618
    aaa4:	eorsle	r0, lr, r0, lsl #30
    aaa8:	b	e48a8c <__assert_fail@plt+0xe46328>
    aaac:			; <UNDEFINED> instruction: 0xf1b94682
    aab0:			; <UNDEFINED> instruction: 0xf0000f00
    aab4:			; <UNDEFINED> instruction: 0x464980d5
    aab8:			; <UNDEFINED> instruction: 0xf7f74650
    aabc:	ldmdbne	r1!, {r1, r4, r8, r9, fp, sp, lr, pc}^
    aac0:	bl	3c8aa4 <__assert_fail@plt+0x3c6340>
    aac4:	ldrbmi	r4, [r8], -r5, lsl #12
    aac8:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    aacc:	b	ffbc8ab0 <__assert_fail@plt+0xffbc634c>
    aad0:	bleq	46c14 <__assert_fail@plt+0x444b0>
    aad4:	orrslt	r2, ip, pc, lsr #12
    aad8:	svceq	0x0000f1bb
    aadc:			; <UNDEFINED> instruction: 0xf89ad103
    aae0:	bcs	bd2ae8 <__assert_fail@plt+0xbd0384>
    aae4:			; <UNDEFINED> instruction: 0x4628d05e
    aae8:			; <UNDEFINED> instruction: 0xf8004621
    aaec:			; <UNDEFINED> instruction: 0xf7f76b01
    aaf0:			; <UNDEFINED> instruction: 0x4605eaf8
    aaf4:	blmi	148c60 <__assert_fail@plt+0x1464fc>
    aaf8:	bleq	86f2c <__assert_fail@plt+0x847c8>
    aafc:	mvnle	r2, r0, lsl #24
    ab00:	strle	r0, [r3, #-1979]	; 0xfffff845
    ab04:	mulcc	r0, sl, r8
    ab08:	cmple	lr, pc, lsr #22
    ab0c:	blmi	fe15d530 <__assert_fail@plt+0xfe15adcc>
    ab10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ab14:	blls	8e4b84 <__assert_fail@plt+0x8e2420>
    ab18:			; <UNDEFINED> instruction: 0xf040405a
    ab1c:	ldrbmi	r8, [r0], -ip, ror #1
    ab20:	pop	{r0, r2, r5, ip, sp, pc}
    ab24:			; <UNDEFINED> instruction: 0xf7f78ff0
    ab28:	pkhbtmi	lr, r2, r6, lsl #20
    ab2c:			; <UNDEFINED> instruction: 0xd1be2800
    ab30:			; <UNDEFINED> instruction: 0xf7f74658
    ab34:			; <UNDEFINED> instruction: 0xe7e9eabc
    ab38:	bcs	28d08 <__assert_fail@plt+0x265a4>
    ab3c:	bcs	bfa7a4 <__assert_fail@plt+0xbf8040>
    ab40:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    ab44:			; <UNDEFINED> instruction: 0xf1b89301
    ab48:			; <UNDEFINED> instruction: 0xf0000f00
    ab4c:			; <UNDEFINED> instruction: 0xf7f7808f
    ab50:	blls	85e88 <__assert_fail@plt+0x83724>
    ab54:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    ab58:	movwls	r4, #5712	; 0x1650
    ab5c:	mcrr	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
    ab60:	tstlt	r8, r1, lsl #22
    ab64:	andvc	r2, r2, r0, lsl #4
    ab68:	movwls	r4, #5712	; 0x1650
    ab6c:	stc	7, cr15, [r8], #-988	; 0xfffffc24
    ab70:			; <UNDEFINED> instruction: 0x46054651
    ab74:			; <UNDEFINED> instruction: 0xf7ff4640
    ab78:	strcc	pc, [r1, #-3823]	; 0xfffff111
    ab7c:	ldrbmi	r4, [r0], -r3, lsl #13
    ab80:	b	fe548b64 <__assert_fail@plt+0xfe546400>
    ab84:			; <UNDEFINED> instruction: 0xf1bb9b01
    ab88:			; <UNDEFINED> instruction: 0xf0000f00
    ab8c:	ldrbmi	r8, [r8], -r7, lsl #1
    ab90:			; <UNDEFINED> instruction: 0xf7f746d9
    ab94:	blls	85bf4 <__assert_fail@plt+0x83490>
    ab98:	ldrmi	r4, [r8], -r3, lsl #8
    ab9c:	svceq	0x0000f1b8
    aba0:	str	sp, [r1, r1, asr #1]
    aba4:	mulcs	r1, sl, r8
    aba8:	orrsle	r2, ip, r0, lsl #20
    abac:	strtmi	r4, [r1], -r8, lsr #12
    abb0:	b	fe5c8b94 <__assert_fail@plt+0xfe5c6430>
    abb4:	ldr	r4, [sp, r5, lsl #12]
    abb8:	svceq	0x0000f1b8
    abbc:	addshi	pc, r3, r0, asr #32
    abc0:			; <UNDEFINED> instruction: 0x46c22016
    abc4:	stc	7, cr15, [r8, #-988]	; 0xfffffc24
    abc8:			; <UNDEFINED> instruction: 0xf7fce7a0
    abcc:	strmi	pc, [r4], -r1, ror #21
    abd0:	rsbsle	r2, r6, r0, lsl #16
    abd4:	bl	ffd48bb8 <__assert_fail@plt+0xffd46454>
    abd8:	ldrbmi	r4, [r0], -r5, lsl #12
    abdc:	bl	ffc48bc0 <__assert_fail@plt+0xffc4645c>
    abe0:	andcc	r4, r2, r8, lsr #8
    abe4:	svceq	0x0000f1b8
    abe8:			; <UNDEFINED> instruction: 0xf7f7d048
    abec:			; <UNDEFINED> instruction: 0x4605e998
    abf0:	blcs	be8c84 <__assert_fail@plt+0xbe6520>
    abf4:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    abf8:	subsle	r2, r2, r0, lsl #20
    abfc:	strtmi	r4, [r8], -r1, lsr #12
    ac00:	b	1bc8be4 <__assert_fail@plt+0x1bc6480>
    ac04:	ldrbmi	r2, [r1], -pc, lsr #6
    ac08:	blcc	88c10 <__assert_fail@plt+0x864ac>
    ac0c:	bl	248bf0 <__assert_fail@plt+0x24648c>
    ac10:			; <UNDEFINED> instruction: 0xf7f74620
    ac14:	ldrbmi	lr, [r0], -ip, asr #20
    ac18:	b	1248bfc <__assert_fail@plt+0x1246498>
    ac1c:			; <UNDEFINED> instruction: 0xf7f74628
    ac20:	stmdacs	r2, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    ac24:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    ac28:	stclpl	8, cr1, [fp], #936	; 0x3a8
    ac2c:	eorsle	r2, pc, pc, lsr #22
    ac30:	strb	r4, [fp, -sl, lsr #13]!
    ac34:			; <UNDEFINED> instruction: 0xf04f483e
    ac38:	movwls	r0, #6912	; 0x1b00
    ac3c:			; <UNDEFINED> instruction: 0xf7f74478
    ac40:	blls	858f8 <__assert_fail@plt+0x83194>
    ac44:	stmdacs	r0, {r0, r7, r9, sl, lr}
    ac48:			; <UNDEFINED> instruction: 0xf899d043
    ac4c:	teqlt	r2, #0
    ac50:	movwls	r4, #5704	; 0x1648
    ac54:	bl	fed48c38 <__assert_fail@plt+0xfed464d4>
    ac58:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    ac5c:	ldr	r4, [pc, -r3, lsl #8]
    ac60:			; <UNDEFINED> instruction: 0x46504631
    ac64:	b	f48c48 <__assert_fail@plt+0xf464e4>
    ac68:	str	r4, [ip, -r5, lsl #12]!
    ac6c:	stcl	7, cr15, [r2, #-988]!	; 0xfffffc24
    ac70:	strmi	r9, [r2], r1, lsl #22
    ac74:			; <UNDEFINED> instruction: 0xf47f2800
    ac78:	strb	sl, [r7, -lr, ror #30]
    ac7c:	stmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac80:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ac84:			; <UNDEFINED> instruction: 0x4620d1b4
    ac88:	b	448c6c <__assert_fail@plt+0x446508>
    ac8c:			; <UNDEFINED> instruction: 0xf7f74650
    ac90:	strbmi	lr, [r2], lr, lsl #20
    ac94:			; <UNDEFINED> instruction: 0xf100e73a
    ac98:	ldrbt	r0, [r7], r1, lsl #22
    ac9c:	strcs	r4, [r1, #-1753]	; 0xfffff927
    aca0:			; <UNDEFINED> instruction: 0x4628e6fe
    aca4:			; <UNDEFINED> instruction: 0xf8004651
    aca8:			; <UNDEFINED> instruction: 0xf7f73b01
    acac:			; <UNDEFINED> instruction: 0xe7afeaba
    acb0:	strtmi	r4, [sl], r8, lsr #8
    acb4:	stccc	8, cr15, [r1], {16}
    acb8:	svclt	0x00042b2e
    acbc:	andsvc	r2, r3, r0, lsl #6
    acc0:			; <UNDEFINED> instruction: 0xf1b8e724
    acc4:	tstle	r8, r0, lsl #30
    acc8:			; <UNDEFINED> instruction: 0x46c24650
    accc:	stmib	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acd0:			; <UNDEFINED> instruction: 0x4601e71c
    acd4:			; <UNDEFINED> instruction: 0xf7ff4640
    acd8:	blls	8a5dc <__assert_fail@plt+0x87e78>
    acdc:	strmi	r4, [r1], r3, lsl #13
    ace0:	sbcsle	r2, ip, r0, lsl #16
    ace4:	bmi	504bb0 <__assert_fail@plt+0x50244c>
    ace8:	bicsvc	pc, r8, pc, asr #8
    acec:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    acf0:			; <UNDEFINED> instruction: 0xf7fb4478
    acf4:			; <UNDEFINED> instruction: 0xf7f7fe05
    acf8:	bls	45520 <__assert_fail@plt+0x42dbc>
    acfc:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    ad00:			; <UNDEFINED> instruction: 0xf7f7681c
    ad04:	stmdavs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    ad08:	b	ffe48cec <__assert_fail@plt+0xffe46588>
    ad0c:	tstcs	r1, ip, lsl #20
    ad10:			; <UNDEFINED> instruction: 0x4603447a
    ad14:			; <UNDEFINED> instruction: 0xf7f74620
    ad18:	andcs	lr, r2, r0, ror #23
    ad1c:	bl	cc8d00 <__assert_fail@plt+0xcc659c>
    ad20:	ldrdeq	r6, [r1], -lr
    ad24:			; <UNDEFINED> instruction: 0x000002b4
    ad28:	andeq	r6, r1, r0, asr #5
    ad2c:	andeq	r6, r1, r0, lsl #4
    ad30:	andeq	r4, r0, r8, lsr #25
    ad34:	andeq	r4, r0, sl, lsl #25
    ad38:	ldrdeq	r4, [r0], -r8
    ad3c:			; <UNDEFINED> instruction: 0x000002b8
    ad40:	ldrdeq	r4, [r0], -ip
    ad44:	svcmi	0x00f0e92d
    ad48:	stmdavc	r3, {r1, r2, r9, sl, lr}
    ad4c:	strmi	fp, [sl], r3, lsl #1
    ad50:	blcs	1c5b4 <__assert_fail@plt+0x19e50>
    ad54:	addshi	pc, fp, r0
    ad58:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    ad5c:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    ad60:	and	r4, r5, r9, lsl r6
    ad64:	bl	218170 <__assert_fail@plt+0x215a0c>
    ad68:			; <UNDEFINED> instruction: 0xf8140004
    ad6c:	biclt	r1, r9, r1, lsl #30
    ad70:	svclt	0x00182925
    ad74:	svclt	0x000c293a
    ad78:	movwcs	r2, #769	; 0x301
    ad7c:	svclt	0x0008290a
    ad80:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    ad84:	mvnle	r2, r0, lsl #22
    ad88:			; <UNDEFINED> instruction: 0xf1ba4650
    ad8c:	rscle	r0, sl, r0, lsl #30
    ad90:	bl	a48d74 <__assert_fail@plt+0xa46610>
    ad94:	mvnle	r2, r0, lsl #16
    ad98:	andeq	lr, r4, r8, lsl #22
    ad9c:	svcne	0x0001f814
    ada0:	mvnle	r2, r0, lsl #18
    ada4:	subeq	lr, r5, r0, lsl #22
    ada8:	svccs	0x00003001
    adac:			; <UNDEFINED> instruction: 0xf7f7d065
    adb0:	ldmdavc	r1!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    adb4:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    adb8:	strcs	sp, [r0], #-103	; 0xffffff99
    adbc:	bleq	986f00 <__assert_fail@plt+0x98479c>
    adc0:	eorscs	r2, r3, #-2080374783	; 0x84000001
    adc4:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    adc8:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    adcc:			; <UNDEFINED> instruction: 0xf1bad047
    add0:	suble	r0, lr, r0, lsl #30
    add4:	tstls	r1, r0, asr r6
    add8:	bl	148dbc <__assert_fail@plt+0x146658>
    addc:	cmncs	r1, #16384	; 0x4000
    ade0:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    ade4:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    ade8:	svclt	0x0094299f
    adec:	subscc	r3, r7, r0, lsr r0
    adf0:	andlt	pc, r0, r9, lsl #17
    adf4:	tsteq	pc, r1	; <UNPREDICTABLE>
    adf8:	stcne	0, cr7, [r0], #224	; 0xe0
    adfc:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    ae00:	streq	lr, [r4, -r5, lsl #22]
    ae04:	teqcc	r0, r4	; <illegal shifter operand>
    ae08:	strtpl	r3, [r9], #-343	; 0xfffffea9
    ae0c:	svcne	0x0001f816
    ae10:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    ae14:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    ae18:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    ae1c:	streq	lr, [r8, -r5, lsl #22]
    ae20:	stfned	f5, [r1], #836	; 0x344
    ae24:	andlt	pc, r4, r5, lsl #16
    ae28:	andcs	pc, r8, r5, lsl #16
    ae2c:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    ae30:			; <UNDEFINED> instruction: 0xf816192f
    ae34:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    ae38:	movwcs	sp, #491	; 0x1eb
    ae3c:			; <UNDEFINED> instruction: 0x4628703b
    ae40:	pop	{r0, r1, ip, sp, pc}
    ae44:	stcne	15, cr8, [r0], #960	; 0x3c0
    ae48:			; <UNDEFINED> instruction: 0xf8893403
    ae4c:			; <UNDEFINED> instruction: 0xf04f1000
    ae50:	eorsvc	r0, r9, r2, lsr r1
    ae54:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    ae58:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    ae5c:	stcne	7, cr14, [r1], #856	; 0x358
    ae60:			; <UNDEFINED> instruction: 0xf8893403
    ae64:			; <UNDEFINED> instruction: 0xf04fb000
    ae68:	eorsvc	r0, r8, r0, lsr r0
    ae6c:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    ae70:	strbmi	lr, [r4], -ip, asr #15
    ae74:	andne	pc, r0, r9, lsl #17
    ae78:			; <UNDEFINED> instruction: 0xf7f7e7c8
    ae7c:	strmi	lr, [r5], -ip, ror #16
    ae80:	sbcsle	r2, ip, r0, lsl #16
    ae84:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    ae88:			; <UNDEFINED> instruction: 0x462fd197
    ae8c:	ldrdcs	lr, [r1], -r5
    ae90:	svclt	0x0000e78b
    ae94:	cmnlt	fp, r3, lsl #16
    ae98:			; <UNDEFINED> instruction: 0xf0032200
    ae9c:	blcs	fe00bda4 <__assert_fail@plt+0xfe009640>
    aea0:	andcc	fp, r1, #24, 30	; 0x60
    aea4:	andle	r1, r1, fp, asr #24
    aea8:	andle	r3, r3, r1, lsl #18
    aeac:	svccc	0x0001f810
    aeb0:	mvnsle	r2, r0, lsl #22
    aeb4:			; <UNDEFINED> instruction: 0x47704610
    aeb8:			; <UNDEFINED> instruction: 0xe7fb461a
    aebc:	strmi	fp, [r2], #-794	; 0xfffffce6
    aec0:	ldrbtlt	r1, [r0], #3651	; 0xe43
    aec4:	mcrne	14, 2, r1, cr13, cr6, {2}
    aec8:	svcmi	0x0001f813
    aecc:	svcne	0x0001f815
    aed0:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    aed4:			; <UNDEFINED> instruction: 0xf1a1428c
    aed8:	strtmi	r0, [r2], -r1, ror #14
    aedc:	andle	r4, sl, r8, lsl #12
    aee0:	svceq	0x0019f1bc
    aee4:			; <UNDEFINED> instruction: 0xf024bf98
    aee8:	svccs	0x00190220
    aeec:			; <UNDEFINED> instruction: 0xf021bf98
    aef0:	addsmi	r0, r0, #32
    aef4:	adcsmi	sp, r3, #4, 2
    aef8:	andcs	sp, r0, r6, ror #3
    aefc:			; <UNDEFINED> instruction: 0x4770bcf0
    af00:	vldmialt	r0!, {s3-s18}
    af04:			; <UNDEFINED> instruction: 0x46104770
    af08:	svclt	0x00004770
    af0c:	addlt	fp, r3, r0, lsr r5
    af10:	strmi	r4, [r8], -r4, lsl #12
    af14:			; <UNDEFINED> instruction: 0xf7f79101
    af18:	stmdbls	r1, {r2, r4, r6, r9, fp, sp, lr, pc}
    af1c:	strmi	r4, [r2], -r5, lsl #12
    af20:			; <UNDEFINED> instruction: 0xf7f74620
    af24:	ldmiblt	r0!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    af28:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    af2c:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    af30:	svceq	0x00dff012
    af34:			; <UNDEFINED> instruction: 0xf383fab3
    af38:	tstcs	r1, r8, lsl #30
    af3c:	cmpne	r3, #323584	; 0x4f000
    af40:	sadd16mi	fp, r9, r8
    af44:	bcs	8374d0 <__assert_fail@plt+0x834d6c>
    af48:			; <UNDEFINED> instruction: 0xf043bf08
    af4c:			; <UNDEFINED> instruction: 0xb12b0301
    af50:	svccc	0x0001f810
    af54:	svclt	0x00182b09
    af58:	rscsle	r2, r9, r0, lsr #22
    af5c:	ldclt	0, cr11, [r0, #-12]!
    af60:	andlt	r4, r3, r8, lsl #12
    af64:	andcs	fp, r0, r0, lsr sp
    af68:	ldclt	0, cr11, [r0, #-12]!
    af6c:	svcmi	0x00f8e92d
    af70:			; <UNDEFINED> instruction: 0xb1a1460e
    af74:	pkhbtmi	r4, r0, r1, lsl #13
    af78:	ldmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af7c:			; <UNDEFINED> instruction: 0xf81e46ce
    af80:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    af84:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    af88:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    af8c:	blcc	88fe8 <__assert_fail@plt+0x86884>
    af90:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    af94:	mulle	r5, fp, r5
    af98:	strtmi	fp, [r8], lr, lsl #2
    af9c:			; <UNDEFINED> instruction: 0x4630e7f4
    afa0:	svchi	0x00f8e8bd
    afa4:	mulne	r1, r9, r8
    afa8:			; <UNDEFINED> instruction: 0xb1a64673
    afac:	beq	1c5bec <__assert_fail@plt+0x1c3488>
    afb0:	and	r4, r3, r7, asr #12
    afb4:	svcne	0x0001f813
    afb8:	andle	r4, r7, r3, asr r5
    afbc:	svcgt	0x0001f817
    afc0:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    afc4:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    afc8:	rscsle	r4, r3, r2, lsl #5
    afcc:	mvnle	r2, r0, lsl #18
    afd0:	pop	{r6, r9, sl, lr}
    afd4:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    afd8:	strbmi	fp, [r0], -ip, lsl #30
    afdc:	ldmfd	sp!, {sp}
    afe0:	svclt	0x00008ff8
    afe4:	suble	r2, r8, r0, lsl #18
    afe8:	svcmi	0x00f0e92d
    afec:			; <UNDEFINED> instruction: 0xf81b4693
    aff0:	addlt	sl, r3, r1, lsl #22
    aff4:			; <UNDEFINED> instruction: 0xf1aa1843
    aff8:	movwls	r0, #5217	; 0x1461
    affc:	nopeq	{42}	; 0x2a
    b000:	svclt	0x00982c19
    b004:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    b008:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    b00c:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    b010:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    b014:			; <UNDEFINED> instruction: 0xf024bf98
    b018:	strmi	r0, [r2, #1056]!	; 0x420
    b01c:	tstlt	r9, #2
    b020:	ldrb	r4, [r0, r0, asr #12]!
    b024:	ldrbmi	r9, [lr], -r1, lsl #24
    b028:	addsmi	r7, ip, #5570560	; 0x550000
    b02c:	bl	2ff0b4 <__assert_fail@plt+0x2fc950>
    b030:	and	r0, r3, r1, lsl #18
    b034:	svcpl	0x0001f816
    b038:	andsle	r4, r2, lr, asr #10
    b03c:			; <UNDEFINED> instruction: 0xf1a5781c
    b040:	strtmi	r0, [pc], -r1, ror #24
    b044:			; <UNDEFINED> instruction: 0xf1a43301
    b048:			; <UNDEFINED> instruction: 0xf1be0e61
    b04c:	svclt	0x00980f19
    b050:	strteq	pc, [r0], #-36	; 0xffffffdc
    b054:	svceq	0x0019f1bc
    b058:			; <UNDEFINED> instruction: 0xf025bf98
    b05c:	adcmi	r0, r7, #32, 14	; 0x800000
    b060:	tstlt	r5, r8, ror #1
    b064:	strb	r4, [lr, r0, asr #12]
    b068:	andlt	r2, r3, r0
    b06c:	svchi	0x00f0e8bd
    b070:	rscsle	r2, sl, r0, lsl #26
    b074:	bicsle	r2, r3, r0, lsl #18
    b078:	strdcs	lr, [r0], -r6
    b07c:	svclt	0x00004770
    b080:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    b084:	orrslt	fp, r0, r2, lsl #1
    b088:	andsle	r3, r8, r1, lsl #20
    b08c:	stmne	r4, {r0, r8, fp, ip, sp}
    b090:	and	r4, r3, r3, lsl #12
    b094:	blcs	890a8 <__assert_fail@plt+0x86944>
    b098:	andle	r4, r3, r3, lsr #5
    b09c:	svccs	0x0001f811
    b0a0:	mvnsle	r2, r0, lsl #20
    b0a4:	andsvc	r2, sl, r0, lsl #4
    b0a8:	ldclt	0, cr11, [r0, #-8]
    b0ac:			; <UNDEFINED> instruction: 0x46104770
    b0b0:	andls	r9, r0, #1073741824	; 0x40000000
    b0b4:	svc	0x0032f7f6
    b0b8:	ldrdcs	lr, [r0, -sp]
    b0bc:	strmi	lr, [r3], -r4, ror #15
    b0c0:	svclt	0x0000e7f0
    b0c4:			; <UNDEFINED> instruction: 0x4605b570
    b0c8:			; <UNDEFINED> instruction: 0xb3247804
    b0cc:	stmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0d0:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    b0d4:			; <UNDEFINED> instruction: 0xf812e002
    b0d8:	mvnslt	r4, r1, lsl #30
    b0dc:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    b0e0:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    b0e4:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b0e8:	eorvc	r4, r9, ip, lsr #12
    b0ec:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    b0f0:			; <UNDEFINED> instruction: 0xf8316801
    b0f4:			; <UNDEFINED> instruction: 0xf4111016
    b0f8:	svclt	0x00085100
    b0fc:	andle	r4, r2, fp, lsl #12
    b100:	svclt	0x00082b00
    b104:			; <UNDEFINED> instruction: 0xf8124623
    b108:			; <UNDEFINED> instruction: 0xf8041f01
    b10c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    b110:	smlattlt	r3, sp, r1, sp
    b114:			; <UNDEFINED> instruction: 0x46287019
    b118:			; <UNDEFINED> instruction: 0x4628bd70
    b11c:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    b120:			; <UNDEFINED> instruction: 0x4606b570
    b124:			; <UNDEFINED> instruction: 0xb1a47804
    b128:	ldmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b12c:	tstcs	r0, r2, lsr r6
    b130:			; <UNDEFINED> instruction: 0xf8356805
    b134:			; <UNDEFINED> instruction: 0xf4133014
    b138:	svclt	0x00085300
    b13c:	andle	r4, r2, r9, lsl r6
    b140:	svclt	0x00082900
    b144:			; <UNDEFINED> instruction: 0xf8124611
    b148:	stccs	15, cr4, [r0], {1}
    b14c:	strdlt	sp, [r1, -r1]
    b150:	ldrtmi	r7, [r0], -ip
    b154:	svclt	0x0000bd70
    b158:	ldrbmi	lr, [r0, sp, lsr #18]!
    b15c:	mvnlt	r4, r8, lsl #13
    b160:	strmi	r1, [r1], r7, asr #16
    b164:			; <UNDEFINED> instruction: 0x46044616
    b168:	and	r2, r4, r0, lsl #10
    b16c:	svclt	0x00082d00
    b170:	adcsmi	r4, ip, #89128960	; 0x5500000
    b174:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    b178:			; <UNDEFINED> instruction: 0x46a24630
    b17c:			; <UNDEFINED> instruction: 0xf7f73401
    b180:	stmdacs	r0, {r1, r4, r5, r8, fp, sp, lr, pc}
    b184:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    b188:	mvnsle	r4, r5, lsl #12
    b18c:	movwcs	fp, #301	; 0x12d
    b190:	andeq	lr, r9, r5, lsr #23
    b194:	pop	{r0, r1, r3, r5, ip, sp, lr}
    b198:			; <UNDEFINED> instruction: 0x464087f0
    b19c:			; <UNDEFINED> instruction: 0x87f0e8bd
    b1a0:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    b1a4:	svclt	0x00d8f7ff
    b1a8:	andeq	r4, r0, r6, ror #14
    b1ac:	ldrbmi	lr, [r0, sp, lsr #18]!
    b1b0:	mvnslt	r4, r8, lsl #13
    b1b4:	strmi	r1, [r1], r7, asr #16
    b1b8:			; <UNDEFINED> instruction: 0x46044616
    b1bc:	beq	47300 <__assert_fail@plt+0x44b9c>
    b1c0:			; <UNDEFINED> instruction: 0xf1bae005
    b1c4:	svclt	0x00080f00
    b1c8:	adcsmi	r4, ip, #178257920	; 0xaa00000
    b1cc:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    b1d0:			; <UNDEFINED> instruction: 0x46254630
    b1d4:			; <UNDEFINED> instruction: 0xf7f73401
    b1d8:	stmdacs	r0, {r1, r2, r8, fp, sp, lr, pc}
    b1dc:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    b1e0:	mvnsle	r4, r2, lsl #13
    b1e4:	andeq	lr, r9, sl, lsr #23
    b1e8:	svceq	0x0000f1ba
    b1ec:	pop	{r0, ip, lr, pc}
    b1f0:			; <UNDEFINED> instruction: 0x464087f0
    b1f4:			; <UNDEFINED> instruction: 0x87f0e8bd
    b1f8:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    b1fc:	svclt	0x00d6f7ff
    b200:	andeq	r4, r0, lr, lsl #14
    b204:			; <UNDEFINED> instruction: 0x212fb510
    b208:			; <UNDEFINED> instruction: 0xf7f74604
    b20c:	smlawtlt	r0, ip, r9, lr
    b210:			; <UNDEFINED> instruction: 0x4010e8bd
    b214:			; <UNDEFINED> instruction: 0xf7f73001
    b218:	strtmi	fp, [r0], -r5, ror #18
    b21c:			; <UNDEFINED> instruction: 0x4010e8bd
    b220:	stmdblt	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b224:			; <UNDEFINED> instruction: 0x212fb538
    b228:			; <UNDEFINED> instruction: 0xf7f74605
    b22c:	strhlt	lr, [r0, #-156]!	; 0xffffff64
    b230:			; <UNDEFINED> instruction: 0x1c601b44
    b234:	mrc	7, 3, APSR_nzcv, cr2, cr6, {7}
    b238:	strtmi	r4, [r2], -r9, lsr #12
    b23c:			; <UNDEFINED> instruction: 0xf7f74605
    b240:	movwcs	lr, #2356	; 0x934
    b244:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    b248:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    b24c:	ldrhtmi	lr, [r8], -sp
    b250:			; <UNDEFINED> instruction: 0xf7f74478
    b254:	svclt	0x0000b947
    b258:	andeq	r3, r0, r8, lsr #4
    b25c:	andcs	fp, r1, pc, lsl #8
    b260:	addlt	fp, r3, r0, lsl #10
    b264:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    b268:	blmi	3f5a80 <__assert_fail@plt+0x3f331c>
    b26c:			; <UNDEFINED> instruction: 0xf85244fc
    b270:			; <UNDEFINED> instruction: 0xf85c1b04
    b274:	ldmdavs	fp, {r0, r1, ip, sp}
    b278:			; <UNDEFINED> instruction: 0xf04f9301
    b27c:	andls	r0, r0, #0, 6
    b280:	blx	ff449286 <__assert_fail@plt+0xff446b22>
    b284:	blmi	21dab0 <__assert_fail@plt+0x21b34c>
    b288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b28c:	blls	652fc <__assert_fail@plt+0x62b98>
    b290:	qaddle	r4, sl, r4
    b294:			; <UNDEFINED> instruction: 0xf85db003
    b298:	andlt	lr, r4, r4, lsl #22
    b29c:			; <UNDEFINED> instruction: 0xf7f64770
    b2a0:	svclt	0x0000ef34
    b2a4:	andeq	r5, r1, r4, lsr #21
    b2a8:			; <UNDEFINED> instruction: 0x000002b4
    b2ac:	andeq	r5, r1, r8, lsl #21
    b2b0:	andcs	fp, r0, pc, lsl #8
    b2b4:	addlt	fp, r3, r0, lsl #10
    b2b8:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    b2bc:	blmi	3f5ad4 <__assert_fail@plt+0x3f3370>
    b2c0:			; <UNDEFINED> instruction: 0xf85244fc
    b2c4:			; <UNDEFINED> instruction: 0xf85c1b04
    b2c8:	ldmdavs	fp, {r0, r1, ip, sp}
    b2cc:			; <UNDEFINED> instruction: 0xf04f9301
    b2d0:	andls	r0, r0, #0, 6
    b2d4:	blx	fe9c92da <__assert_fail@plt+0xfe9c6b76>
    b2d8:	blmi	21db04 <__assert_fail@plt+0x21b3a0>
    b2dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b2e0:	blls	65350 <__assert_fail@plt+0x62bec>
    b2e4:	qaddle	r4, sl, r4
    b2e8:			; <UNDEFINED> instruction: 0xf85db003
    b2ec:	andlt	lr, r4, r4, lsl #22
    b2f0:			; <UNDEFINED> instruction: 0xf7f64770
    b2f4:	svclt	0x0000ef0a
    b2f8:	andeq	r5, r1, r0, asr sl
    b2fc:			; <UNDEFINED> instruction: 0x000002b4
    b300:	andeq	r5, r1, r4, lsr sl
    b304:	andcs	fp, r3, pc, lsl #8
    b308:	addlt	fp, r3, r0, lsl #10
    b30c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    b310:	blmi	3f5b28 <__assert_fail@plt+0x3f33c4>
    b314:			; <UNDEFINED> instruction: 0xf85244fc
    b318:			; <UNDEFINED> instruction: 0xf85c1b04
    b31c:	ldmdavs	fp, {r0, r1, ip, sp}
    b320:			; <UNDEFINED> instruction: 0xf04f9301
    b324:	andls	r0, r0, #0, 6
    b328:	blx	1f4932e <__assert_fail@plt+0x1f46bca>
    b32c:	blmi	21db58 <__assert_fail@plt+0x21b3f4>
    b330:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b334:	blls	653a4 <__assert_fail@plt+0x62c40>
    b338:	qaddle	r4, sl, r4
    b33c:			; <UNDEFINED> instruction: 0xf85db003
    b340:	andlt	lr, r4, r4, lsl #22
    b344:			; <UNDEFINED> instruction: 0xf7f64770
    b348:	svclt	0x0000eee0
    b34c:	strdeq	r5, [r1], -ip
    b350:			; <UNDEFINED> instruction: 0x000002b4
    b354:	andeq	r5, r1, r0, ror #19
    b358:	andcs	fp, r2, pc, lsl #8
    b35c:	addlt	fp, r3, r0, lsl #10
    b360:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    b364:	blmi	3f5b7c <__assert_fail@plt+0x3f3418>
    b368:			; <UNDEFINED> instruction: 0xf85244fc
    b36c:			; <UNDEFINED> instruction: 0xf85c1b04
    b370:	ldmdavs	fp, {r0, r1, ip, sp}
    b374:			; <UNDEFINED> instruction: 0xf04f9301
    b378:	andls	r0, r0, #0, 6
    b37c:	blx	14c9382 <__assert_fail@plt+0x14c6c1e>
    b380:	blmi	21dbac <__assert_fail@plt+0x21b448>
    b384:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b388:	blls	653f8 <__assert_fail@plt+0x62c94>
    b38c:	qaddle	r4, sl, r4
    b390:			; <UNDEFINED> instruction: 0xf85db003
    b394:	andlt	lr, r4, r4, lsl #22
    b398:			; <UNDEFINED> instruction: 0xf7f64770
    b39c:	svclt	0x0000eeb6
    b3a0:	andeq	r5, r1, r8, lsr #19
    b3a4:			; <UNDEFINED> instruction: 0x000002b4
    b3a8:	andeq	r5, r1, ip, lsl #19
    b3ac:	stcllt	7, cr15, [lr, #984]!	; 0x3d8
    b3b0:			; <UNDEFINED> instruction: 0x4607b4f0
    b3b4:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    b3b8:	mcrcs	15, 1, fp, cr0, cr8, {0}
    b3bc:			; <UNDEFINED> instruction: 0xf817d105
    b3c0:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    b3c4:	mcrcs	15, 1, fp, cr0, cr8, {0}
    b3c8:			; <UNDEFINED> instruction: 0xf1a6d0f9
    b3cc:	andcs	r0, r0, r0, lsr ip
    b3d0:	blx	17d37d8 <__assert_fail@plt+0x17d1074>
    b3d4:	blcs	28820c <__assert_fail@plt+0x285aa8>
    b3d8:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    b3dc:	svcvs	0x0001f817
    b3e0:	andeq	lr, r1, #66560	; 0x10400
    b3e4:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    b3e8:	bl	105145c <__assert_fail@plt+0x104ecf8>
    b3ec:	ldmne	ip, {r1, r9}^
    b3f0:	streq	lr, [r2, #-2882]	; 0xfffff4be
    b3f4:	andeq	lr, ip, r4, lsl fp
    b3f8:	mvnvc	lr, r5, asr #22
    b3fc:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    b400:			; <UNDEFINED> instruction: 0xf38cfa5f
    b404:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    b408:			; <UNDEFINED> instruction: 0x4770bcf0
    b40c:			; <UNDEFINED> instruction: 0xf1a27802
    b410:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    b414:	stmdble	sp, {r0, r3, r8, fp, sp}
    b418:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    b41c:	svclt	0x009c2b05
    b420:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    b424:	stmdble	r6, {r0, r1, r3, r4, r8}
    b428:	msreq	SPSR_c, #-2147483608	; 0x80000028
    b42c:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    b430:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    b434:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    b438:	eorseq	pc, r0, r2, lsr #3
    b43c:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    b440:			; <UNDEFINED> instruction: 0xf1a2d905
    b444:	stmdbcs	r5, {r0, r6, r8}
    b448:			; <UNDEFINED> instruction: 0xf1a2d803
    b44c:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    b450:			; <UNDEFINED> instruction: 0xf1a24770
    b454:	stmdbcs	r5, {r0, r5, r6, r8}
    b458:			; <UNDEFINED> instruction: 0xf1a2d803
    b45c:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    b460:			; <UNDEFINED> instruction: 0xf04f4770
    b464:			; <UNDEFINED> instruction: 0x477030ff
    b468:	ldr	fp, [r3, #-257]	; 0xfffffeff
    b46c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    b470:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    b474:	andcs	fp, r0, ip, lsl #31
    b478:	ldrbmi	r2, [r0, -r1]!
    b47c:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    b480:	andcs	fp, r0, ip, lsl #31
    b484:	ldrbmi	r2, [r0, -r1]!
    b488:	msreq	SPSR_c, #160, 2	; 0x28
    b48c:	svclt	0x00982b19
    b490:	eoreq	pc, r0, r0, lsr #32
    b494:	svclt	0x00004770
    b498:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    b49c:	svclt	0x00982b19
    b4a0:	eoreq	pc, r0, r0, asr #32
    b4a4:	svclt	0x00004770
    b4a8:	mvnlt	r7, r3, lsl #16
    b4ac:			; <UNDEFINED> instruction: 0x4604b410
    b4b0:			; <UNDEFINED> instruction: 0xf814e002
    b4b4:			; <UNDEFINED> instruction: 0xb1a33f01
    b4b8:	svceq	0x0080f013
    b4bc:	subeq	pc, r1, #-1073741784	; 0xc0000028
    b4c0:	tstcs	r1, ip, lsl #30
    b4c4:	bcs	6538cc <__assert_fail@plt+0x651168>
    b4c8:	andcs	fp, r0, #140, 30	; 0x230
    b4cc:	andeq	pc, r1, #1
    b4d0:	rscle	r2, lr, r0, lsl #20
    b4d4:	nopeq	{67}	; 0x43
    b4d8:			; <UNDEFINED> instruction: 0xf8147023
    b4dc:	blcs	1b0e8 <__assert_fail@plt+0x18984>
    b4e0:			; <UNDEFINED> instruction: 0xf85dd1ea
    b4e4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b4e8:	svclt	0x00004770
    b4ec:	mvnlt	r7, r3, lsl #16
    b4f0:			; <UNDEFINED> instruction: 0x4604b410
    b4f4:			; <UNDEFINED> instruction: 0xf814e002
    b4f8:			; <UNDEFINED> instruction: 0xb1a33f01
    b4fc:	svceq	0x0080f013
    b500:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    b504:	tstcs	r1, ip, lsl #30
    b508:	bcs	653910 <__assert_fail@plt+0x6511ac>
    b50c:	andcs	fp, r0, #140, 30	; 0x230
    b510:	andeq	pc, r1, #1
    b514:	rscle	r2, lr, r0, lsl #20
    b518:	nopeq	{35}	; 0x23
    b51c:			; <UNDEFINED> instruction: 0xf8147023
    b520:	blcs	1b12c <__assert_fail@plt+0x189c8>
    b524:			; <UNDEFINED> instruction: 0xf85dd1ea
    b528:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b52c:	svclt	0x00004770
    b530:	eorsle	r4, r9, r8, lsl #5
    b534:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    b538:	strmi	fp, [sl], -fp, lsr #6
    b53c:	ands	r4, r3, r4, lsl #12
    b540:	mulle	sp, r8, r2
    b544:			; <UNDEFINED> instruction: 0xf1a02919
    b548:	ldrmi	r0, [sp], -r1, ror #14
    b54c:			; <UNDEFINED> instruction: 0xf023bf98
    b550:	svccs	0x00190520
    b554:	svclt	0x00984606
    b558:	strteq	pc, [r0], -r0, lsr #32
    b55c:	tstle	lr, lr, lsr #5
    b560:	svccc	0x0001f814
    b564:	cmnlt	r3, r1, lsl r6
    b568:	bleq	895b8 <__assert_fail@plt+0x86e54>
    b56c:	msreq	SPSR_c, r3, lsr #3
    b570:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    b574:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    b578:			; <UNDEFINED> instruction: 0xf02cbf98
    b57c:	bl	feb0e604 <__assert_fail@plt+0xfeb0bea0>
    b580:	ldcllt	0, cr0, [r0]
    b584:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    b588:	stceq	0, cr15, [r0], {79}	; 0x4f
    b58c:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    b590:	rscsle	r2, r6, r0, lsl #16
    b594:	svclt	0x00982f19
    b598:	eoreq	pc, r0, r0, lsr #32
    b59c:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b5a0:			; <UNDEFINED> instruction: 0xf023bf98
    b5a4:	ldrb	r0, [r5, r0, lsr #24]!
    b5a8:	ldrbmi	r2, [r0, -r0]!
    b5ac:	svclt	0x00182a00
    b5b0:	andsle	r4, sp, r8, lsl #5
    b5b4:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    b5b8:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    b5bc:			; <UNDEFINED> instruction: 0xb1a3e002
    b5c0:			; <UNDEFINED> instruction: 0xd1124293
    b5c4:			; <UNDEFINED> instruction: 0xf1a37803
    b5c8:	bcs	64bed4 <__assert_fail@plt+0x649770>
    b5cc:	svccs	0x0001f811
    b5d0:			; <UNDEFINED> instruction: 0xf043bf98
    b5d4:			; <UNDEFINED> instruction: 0xf1a20320
    b5d8:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    b5dc:			; <UNDEFINED> instruction: 0xf042bf98
    b5e0:	adcmi	r0, r0, #32, 4
    b5e4:	andeq	pc, r1, r0, lsl #2
    b5e8:	bne	fe63fd94 <__assert_fail@plt+0xfe63d630>
    b5ec:			; <UNDEFINED> instruction: 0x4770bc30
    b5f0:	ldrbmi	r2, [r0, -r0]!
    b5f4:	andle	r4, r0, r1, lsl #5
    b5f8:	andcs	lr, r0, r0, ror #8
    b5fc:	svclt	0x00004770
    b600:	andsle	r4, ip, r8, lsl #5
    b604:	stmdavc	r2, {r4, sl, ip, sp, pc}
    b608:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    b60c:			; <UNDEFINED> instruction: 0xf810e00d
    b610:			; <UNDEFINED> instruction: 0xf8112f01
    b614:	cmplt	r2, r1, lsl #30
    b618:			; <UNDEFINED> instruction: 0xf384fab4
    b61c:	adcmi	r0, r2, #1490944	; 0x16c000
    b620:			; <UNDEFINED> instruction: 0xf043bf18
    b624:	blcs	c230 <__assert_fail@plt+0x9acc>
    b628:	adcmi	sp, r2, #241	; 0xf1
    b62c:	andcs	fp, r0, r8, lsl #30
    b630:	subslt	sp, r2, #2
    b634:	bne	437fbc <__assert_fail@plt+0x435858>
    b638:	blmi	1497b4 <__assert_fail@plt+0x147050>
    b63c:	andcs	r4, r0, r0, ror r7
    b640:	svclt	0x00004770
    b644:			; <UNDEFINED> instruction: 0x4604b5f8
    b648:	addmi	fp, fp, #-1073741778	; 0xc000002e
    b64c:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    b650:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    b654:	addsmi	sp, r0, #-268435456	; 0xf0000000
    b658:	andle	r4, lr, r6, lsl r6
    b65c:			; <UNDEFINED> instruction: 0x4631463a
    b660:			; <UNDEFINED> instruction: 0xf7ff4620
    b664:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    b668:	adcmi	r3, r5, #16777216	; 0x1000000
    b66c:	adcmi	sp, r6, #201326592	; 0xc000000
    b670:			; <UNDEFINED> instruction: 0x4630d1f4
    b674:	strdcs	fp, [r0], -r8
    b678:			; <UNDEFINED> instruction: 0x4620bdf8
    b67c:	svclt	0x0000bdf8
    b680:			; <UNDEFINED> instruction: 0x4605b538
    b684:	cmplt	ip, r4, lsl #16
    b688:	mcr	7, 2, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    b68c:	strmi	r4, [r1], -fp, lsr #12
    b690:			; <UNDEFINED> instruction: 0xf852680a
    b694:	andsvc	r2, sl, r4, lsr #32
    b698:	svcmi	0x0001f813
    b69c:	mvnsle	r2, r0, lsl #24
    b6a0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    b6a4:	bcc	77e54 <__assert_fail@plt+0x756f0>
    b6a8:	mvnsmi	lr, sp, lsr #18
    b6ac:	bl	12fc8 <__assert_fail@plt+0x10864>
    b6b0:	cdpne	8, 4, cr0, cr15, cr2, {0}
    b6b4:	svcmi	0x0001f815
    b6b8:	svcvs	0x0001f817
    b6bc:			; <UNDEFINED> instruction: 0xd00842b4
    b6c0:	mcr	7, 1, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    b6c4:			; <UNDEFINED> instruction: 0xf8536803
    b6c8:			; <UNDEFINED> instruction: 0xf8532026
    b6cc:	addsmi	r3, sl, #36	; 0x24
    b6d0:	strmi	sp, [r8, #260]!	; 0x104
    b6d4:	andcs	sp, r0, lr, ror #3
    b6d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b6dc:	pop	{r5, r7, r8, r9, fp, ip}
    b6e0:			; <UNDEFINED> instruction: 0x461081f0
    b6e4:	svclt	0x00004770
    b6e8:	andcs	fp, r1, #16, 2
    b6ec:	bllt	ac96f0 <__assert_fail@plt+0xac6f8c>
    b6f0:	svclt	0x00004770
    b6f4:	andcs	fp, r0, #16, 2
    b6f8:	bllt	9496fc <__assert_fail@plt+0x946f98>
    b6fc:	svclt	0x00004770
    b700:	bmi	4b8744 <__assert_fail@plt+0x4b5fe0>
    b704:	addlt	fp, r3, r0, lsl #10
    b708:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    b70c:	ldmpl	r3, {r2, fp, ip, pc}^
    b710:	movwls	r6, #6171	; 0x181b
    b714:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b718:	stmdbge	r5, {r7, r8, ip, sp, pc}
    b71c:			; <UNDEFINED> instruction: 0xf7ff9100
    b720:	bmi	349bf4 <__assert_fail@plt+0x347490>
    b724:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    b728:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b72c:	subsmi	r9, sl, r1, lsl #22
    b730:	andlt	sp, r3, r9, lsl #2
    b734:	bl	1498b0 <__assert_fail@plt+0x14714c>
    b738:	ldrbmi	fp, [r0, -r4]!
    b73c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    b740:	svc	0x00f8f7f6
    b744:			; <UNDEFINED> instruction: 0xf7f6e7ed
    b748:	svclt	0x0000ece0
    b74c:	andeq	r5, r1, r6, lsl #12
    b750:			; <UNDEFINED> instruction: 0x000002b4
    b754:	andeq	r5, r1, sl, ror #11
    b758:	andeq	r4, r0, lr, asr #3
    b75c:	bmi	7f87a0 <__assert_fail@plt+0x7f603c>
    b760:	addlt	fp, r2, r0, lsl r5
    b764:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    b768:	ldcmi	8, cr9, [lr], {4}
    b76c:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    b770:	movwls	r6, #6171	; 0x181b
    b774:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b778:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    b77c:			; <UNDEFINED> instruction: 0xf7ff9100
    b780:	orrslt	pc, r8, r3, lsl #18
    b784:	blmi	59dfec <__assert_fail@plt+0x59b888>
    b788:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b78c:	blls	657fc <__assert_fail@plt+0x63098>
    b790:	qaddle	r4, sl, r9
    b794:	pop	{r1, ip, sp, pc}
    b798:	andlt	r4, r4, r0, lsl r0
    b79c:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    b7a0:			; <UNDEFINED> instruction: 0xf7f64478
    b7a4:	strb	lr, [ip, r2, lsr #29]!
    b7a8:	stc	7, cr15, [lr], #984	; 0x3d8
    b7ac:	mcr	7, 2, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    b7b0:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    b7b4:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    b7b8:	andle	r2, r8, r6, lsl sl
    b7bc:	andscs	r4, r6, #851968	; 0xd0000
    b7c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b7c4:	ldc	7, cr15, [sl, #-984]	; 0xfffffc28
    b7c8:			; <UNDEFINED> instruction: 0xf7f62002
    b7cc:	stmdami	sl, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    b7d0:	tstcs	r1, r5, lsr #4
    b7d4:			; <UNDEFINED> instruction: 0xf7f64478
    b7d8:			; <UNDEFINED> instruction: 0xe7f5ed12
    b7dc:	andeq	r5, r1, sl, lsr #11
    b7e0:			; <UNDEFINED> instruction: 0x000002b4
    b7e4:	andeq	r5, r1, r2, lsr #11
    b7e8:	andeq	r5, r1, r8, lsl #11
    b7ec:	andeq	r4, r0, ip, ror #2
    b7f0:			; <UNDEFINED> instruction: 0x000002b8
    b7f4:	andeq	r4, r0, r6, ror r1
    b7f8:	andeq	r4, r0, ip, lsr r1
    b7fc:	mvnsmi	lr, #737280	; 0xb4000
    b800:	ldrmi	fp, [lr], -r3, lsl #1
    b804:	pkhbtmi	r4, r0, r5, lsl #12
    b808:	andls	r4, r1, #12, 12	; 0xc00000
    b80c:	stcl	7, cr15, [sl, #984]!	; 0x3d8
    b810:	smlsdcs	r1, r8, r3, fp
    b814:	strtmi	r3, [r1], -r1
    b818:	stcl	7, cr15, [r4, #984]!	; 0x3d8
    b81c:	smladxcc	r1, fp, r6, r4
    b820:	mvnsle	r2, r0, lsl #16
    b824:			; <UNDEFINED> instruction: 0x21041c98
    b828:	mrc	7, 1, APSR_nzcv, cr8, cr6, {7}
    b82c:	biclt	r4, r0, r7, lsl #12
    b830:	andhi	pc, r0, r0, asr #17
    b834:	strbmi	r4, [r0], -r1, lsr #12
    b838:	ldcl	7, cr15, [r4, #984]	; 0x3d8
    b83c:			; <UNDEFINED> instruction: 0x46b9b1b8
    b840:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b844:	andvc	r1, r5, r3, asr #24
    b848:			; <UNDEFINED> instruction: 0xf8494621
    b84c:	ldrmi	r3, [r8], -r4, lsl #30
    b850:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    b854:	stcl	7, cr15, [r6, #984]	; 0x3d8
    b858:	mvnsle	r2, r0, lsl #16
    b85c:			; <UNDEFINED> instruction: 0xf8c6b10e
    b860:	ldrtmi	r8, [r8], -r0
    b864:	pop	{r0, r1, ip, sp, pc}
    b868:	strdcs	r8, [r2], -r0
    b86c:			; <UNDEFINED> instruction: 0xf04fe7db
    b870:	ldrb	r0, [r3, r1, lsl #16]!
    b874:	ldrbmi	lr, [r0, sp, lsr #18]!
    b878:	strmi	r4, [sp], -r4, lsl #12
    b87c:	mrc	7, 7, APSR_nzcv, cr6, cr6, {7}
    b880:			; <UNDEFINED> instruction: 0xf0002800
    b884:	strcs	r8, [r1], -r3, lsl #1
    b888:	strtmi	r3, [r9], -r1
    b88c:	mcr	7, 7, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    b890:			; <UNDEFINED> instruction: 0x36014633
    b894:	mvnsle	r2, r0, lsl #16
    b898:			; <UNDEFINED> instruction: 0xf0133302
    b89c:	b	13df5a4 <__assert_fail@plt+0x13dce40>
    b8a0:	smulbble	fp, r3, r9
    b8a4:			; <UNDEFINED> instruction: 0xf7f64620
    b8a8:	andcc	lr, r1, ip, lsl #27
    b8ac:	andeq	lr, r0, r9, lsl fp
    b8b0:	strcs	fp, [r1], -ip, lsr #30
    b8b4:	rsble	r2, r1, #0, 12
    b8b8:	bl	1349898 <__assert_fail@plt+0x1347134>
    b8bc:	stmdacs	r0, {r7, r9, sl, lr}
    b8c0:	strmi	sp, [r1], #89	; 0x59
    b8c4:	svcne	0x00074621
    b8c8:			; <UNDEFINED> instruction: 0x464846b2
    b8cc:			; <UNDEFINED> instruction: 0xf7f6464c
    b8d0:	strtmi	lr, [r9], -r8, lsr #25
    b8d4:			; <UNDEFINED> instruction: 0xf7f64620
    b8d8:			; <UNDEFINED> instruction: 0xb328eeca
    b8dc:	andge	pc, r0, r0, lsl #17
    b8e0:	blcs	269974 <__assert_fail@plt+0x267210>
    b8e4:	blcs	83b54c <__assert_fail@plt+0x838de8>
    b8e8:			; <UNDEFINED> instruction: 0xf814d105
    b8ec:	blcs	25b4f8 <__assert_fail@plt+0x258d94>
    b8f0:	blcs	83b558 <__assert_fail@plt+0x838df4>
    b8f4:	mcrne	0, 2, sp, cr3, cr9, {7}
    b8f8:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    b8fc:	and	r4, r3, r3, lsl #12
    b900:			; <UNDEFINED> instruction: 0xf883429c
    b904:	andle	sl, r5, r0
    b908:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    b90c:	svclt	0x00182a09
    b910:	rscsle	r2, r5, r0, lsr #20
    b914:	svcmi	0x0004f847
    b918:	strtmi	r1, [r9], -r4, asr #24
    b91c:	strtmi	r3, [r0], -r1, lsl #12
    b920:	mcr	7, 5, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    b924:	bicsle	r2, r9, r0, lsl #16
    b928:	blcs	2699bc <__assert_fail@plt+0x267258>
    b92c:	blcs	83b594 <__assert_fail@plt+0x838e30>
    b930:			; <UNDEFINED> instruction: 0xf814d105
    b934:	blcs	25b540 <__assert_fail@plt+0x258ddc>
    b938:	blcs	83b5a0 <__assert_fail@plt+0x838e3c>
    b93c:			; <UNDEFINED> instruction: 0x4620d0f9
    b940:	ldc	7, cr15, [lr, #-984]!	; 0xfffffc28
    b944:	stmdane	r3!, {r0, fp, ip, sp}
    b948:	tstcs	r0, sl, lsl #4
    b94c:	addsmi	lr, ip, #2
    b950:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    b954:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    b958:	svclt	0x00182a09
    b95c:	rscsle	r2, r6, r0, lsr #20
    b960:	strhcs	r0, [r0, -r3]
    b964:	andeq	lr, r3, #8, 22	; 0x2000
    b968:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    b96c:	eormi	pc, r6, r8, asr #16
    b970:			; <UNDEFINED> instruction: 0x60514599
    b974:	strbmi	sp, [r0], -sp, lsl #2
    b978:			; <UNDEFINED> instruction: 0x87f0e8bd
    b97c:			; <UNDEFINED> instruction: 0xf04f200c
    b980:			; <UNDEFINED> instruction: 0xf7f60800
    b984:	strbmi	lr, [r0], -sl, lsr #28
    b988:			; <UNDEFINED> instruction: 0x87f0e8bd
    b98c:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b990:	blmi	1857b8 <__assert_fail@plt+0x183054>
    b994:	andspl	pc, pc, #64, 4
    b998:	stmdami	r5, {r2, r8, fp, lr}
    b99c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b9a0:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    b9a4:	mrc	7, 6, APSR_nzcv, cr14, cr6, {7}
    b9a8:	ldrdeq	r3, [r0], -ip
    b9ac:	andeq	r3, r0, sl, lsr #30
    b9b0:	andeq	r3, r0, lr, lsr #31
    b9b4:			; <UNDEFINED> instruction: 0x4616b5f8
    b9b8:	blcs	8299cc <__assert_fail@plt+0x827268>
    b9bc:			; <UNDEFINED> instruction: 0xf810d103
    b9c0:	blcs	81b5cc <__assert_fail@plt+0x818e68>
    b9c4:	strcs	sp, [r0], #-251	; 0xffffff05
    b9c8:	strtmi	r1, [r7], -sp, lsl #30
    b9cc:			; <UNDEFINED> instruction: 0xd01242b4
    b9d0:			; <UNDEFINED> instruction: 0xf8452120
    b9d4:			; <UNDEFINED> instruction: 0xf7f60f04
    b9d8:	strcc	lr, [r1], #-3334	; 0xfffff2fa
    b9dc:	cmplt	r0, r3, lsl #12
    b9e0:	blvc	899e8 <__assert_fail@plt+0x87284>
    b9e4:	blcs	829b58 <__assert_fail@plt+0x8273f4>
    b9e8:			; <UNDEFINED> instruction: 0xf810d103
    b9ec:	blcs	81b5f8 <__assert_fail@plt+0x818e94>
    b9f0:	blcs	3fde4 <__assert_fail@plt+0x3d680>
    b9f4:	strtmi	sp, [r0], -sl, ror #3
    b9f8:	svclt	0x0000bdf8
    b9fc:	strcs	fp, [r0], #-1528	; 0xfffffa08
    ba00:	strmi	r1, [r3], -sp, lsl #30
    ba04:			; <UNDEFINED> instruction: 0x46274616
    ba08:			; <UNDEFINED> instruction: 0xf845e00a
    ba0c:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    ba10:	stcl	7, cr15, [r8], #984	; 0x3d8
    ba14:	strmi	fp, [r3], -r8, asr #2
    ba18:	blvc	89a2c <__assert_fail@plt+0x872c8>
    ba1c:			; <UNDEFINED> instruction: 0xb1217841
    ba20:			; <UNDEFINED> instruction: 0x461842b4
    ba24:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    ba28:	strtmi	sp, [r0], -pc, ror #3
    ba2c:	svclt	0x0000bdf8
    ba30:	blmi	8de2c0 <__assert_fail@plt+0x8dbb5c>
    ba34:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    ba38:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    ba3c:	movwls	r6, #30747	; 0x781b
    ba40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ba44:	eorsle	r2, r3, r0, lsl #16
    ba48:	bge	b665c <__assert_fail@plt+0xb3ef8>
    ba4c:	stmdbge	r1, {r2, r3, r9, sl, lr}
    ba50:			; <UNDEFINED> instruction: 0xff0cf7fe
    ba54:	cmplt	r8, #5242880	; 0x500000
    ba58:	blge	1b8770 <__assert_fail@plt+0x1b600c>
    ba5c:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    ba60:			; <UNDEFINED> instruction: 0xf7fe4620
    ba64:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    ba68:	bls	132674 <__assert_fail@plt+0x12ff10>
    ba6c:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    ba70:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    ba74:			; <UNDEFINED> instruction: 0xf04fbfb4
    ba78:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    ba7c:	blmi	41e2c8 <__assert_fail@plt+0x41bb64>
    ba80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ba84:	blls	1e5af4 <__assert_fail@plt+0x1e3390>
    ba88:	tstle	r4, sl, asr r0
    ba8c:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    ba90:	bls	1726a0 <__assert_fail@plt+0x16ff3c>
    ba94:			; <UNDEFINED> instruction: 0xd1eb4293
    ba98:	bls	1b26ac <__assert_fail@plt+0x1aff48>
    ba9c:			; <UNDEFINED> instruction: 0xd1e74293
    baa0:	strtmi	r4, [r8], -r1, lsl #12
    baa4:	b	1d49a84 <__assert_fail@plt+0x1d47320>
    baa8:	mvnle	r2, r0, lsl #16
    baac:	strb	r2, [r5, r0]!
    bab0:	andmi	pc, r0, pc, asr #32
    bab4:			; <UNDEFINED> instruction: 0xf7f6e7e2
    bab8:	svclt	0x0000eb28
    babc:	ldrdeq	r5, [r1], -ip
    bac0:			; <UNDEFINED> instruction: 0x000002b4
    bac4:	muleq	r1, r0, r2
    bac8:	svcmi	0x00f0e92d
    bacc:	strmi	fp, [lr], -r3, lsl #1
    bad0:			; <UNDEFINED> instruction: 0xf7f69200
    bad4:	andls	lr, r1, r0, lsr lr
    bad8:			; <UNDEFINED> instruction: 0xf0002800
    badc:			; <UNDEFINED> instruction: 0xf8df8088
    bae0:	smladcs	r0, ip, r1, r9
    bae4:	ldrtmi	r4, [sp], -r4, lsl #12
    bae8:			; <UNDEFINED> instruction: 0x46b844f9
    baec:	ldrbmi	r4, [r8], -r3, lsl #13
    baf0:			; <UNDEFINED> instruction: 0xf7f64649
    baf4:	bl	3064b4 <__assert_fail@plt+0x303d50>
    baf8:	rfeda	fp
    bafc:			; <UNDEFINED> instruction: 0xf1bbb000
    bb00:	eorsle	r0, pc, sl, lsl #30
    bb04:			; <UNDEFINED> instruction: 0x0004ebba
    bb08:	strmi	sp, [r1], -r3
    bb0c:			; <UNDEFINED> instruction: 0xf7ff4620
    bb10:	addmi	pc, r6, #3162112	; 0x304000
    bb14:	blls	42bb4 <__assert_fail@plt+0x40450>
    bb18:	bl	fe992930 <__assert_fail@plt+0xfe9901cc>
    bb1c:	addmi	r0, r3, #1280	; 0x500
    bb20:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    bb24:	bne	ff03ba1c <__assert_fail@plt+0xff0392b8>
    bb28:	streq	lr, [r0], #2820	; 0xb04
    bb2c:	svclt	0x00b44564
    bb30:	strcs	r2, [r1], #-1024	; 0xfffffc00
    bb34:	svclt	0x00142d00
    bb38:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    bb3c:			; <UNDEFINED> instruction: 0xf898b115
    bb40:	strbmi	fp, [r2], r0
    bb44:	svceq	0x0000f1bb
    bb48:			; <UNDEFINED> instruction: 0x46d3d03b
    bb4c:			; <UNDEFINED> instruction: 0xf80b210a
    bb50:			; <UNDEFINED> instruction: 0xf89a1b01
    bb54:	stmdbcs	r0!, {r0, ip}
    bb58:	smladcs	r0, fp, r0, sp
    bb5c:			; <UNDEFINED> instruction: 0x463d465c
    bb60:			; <UNDEFINED> instruction: 0xe7c446b8
    bb64:	svceq	0x0000f1bb
    bb68:			; <UNDEFINED> instruction: 0xf89ad02b
    bb6c:			; <UNDEFINED> instruction: 0xf10a1001
    bb70:	stmdbcs	r0!, {r0, r8, r9, fp}
    bb74:			; <UNDEFINED> instruction: 0xf81bd103
    bb78:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    bb7c:			; <UNDEFINED> instruction: 0x4605d0fb
    bb80:	sbfx	r4, r0, #13, #21
    bb84:	bleq	87fb4 <__assert_fail@plt+0x85850>
    bb88:	strtmi	r2, [r8], r0, lsl #10
    bb8c:	ldrbmi	r2, [ip], -r1, lsl #14
    bb90:			; <UNDEFINED> instruction: 0xf89ae7ad
    bb94:	stmdbcs	r0!, {r1, ip}
    bb98:			; <UNDEFINED> instruction: 0xf10ad12d
    bb9c:	ldrmi	r0, [r4], -r3, lsl #4
    bba0:	stmdavc	r1!, {r0, r9, ip, sp}
    bba4:	rscsle	r2, sl, r0, lsr #18
    bba8:	strcs	r4, [r0, -r0, lsr #12]
    bbac:	stc	7, cr15, [r8], {246}	; 0xf6
    bbb0:	ldrtmi	r4, [sp], -r1, lsr #12
    bbb4:			; <UNDEFINED> instruction: 0x465c46b8
    bbb8:	ldrbmi	r1, [r8], -r2, asr #24
    bbbc:	b	c49b9c <__assert_fail@plt+0xc47438>
    bbc0:	stcls	7, cr14, [r1], {149}	; 0x95
    bbc4:			; <UNDEFINED> instruction: 0xf7f64620
    bbc8:	bmi	386bc0 <__assert_fail@plt+0x38445c>
    bbcc:			; <UNDEFINED> instruction: 0x4601447a
    bbd0:			; <UNDEFINED> instruction: 0xf7ff4620
    bbd4:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    bbd8:	cmplt	r3, r3, lsr #16
    bbdc:			; <UNDEFINED> instruction: 0xf7f64620
    bbe0:	stmdacc	r1, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    bbe4:	blcs	2a2c78 <__assert_fail@plt+0x2a0514>
    bbe8:	blls	7b800 <__assert_fail@plt+0x7909c>
    bbec:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    bbf0:	pop	{r0, r1, ip, sp, pc}
    bbf4:			; <UNDEFINED> instruction: 0xf10a8ff0
    bbf8:	ldrb	r0, [r5, r2, lsl #8]
    bbfc:	andeq	r3, r0, ip, lsl #29
    bc00:	andeq	r2, r0, r0, lsl #20
    bc04:			; <UNDEFINED> instruction: 0x4607b5f8
    bc08:	ldrmi	r4, [r5], -lr, lsl #12
    bc0c:	ldc	7, cr15, [lr], {246}	; 0xf6
    bc10:	blcs	5a5c24 <__assert_fail@plt+0x5a34c0>
    bc14:	blmi	87fca4 <__assert_fail@plt+0x87d540>
    bc18:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    bc1c:			; <UNDEFINED> instruction: 0xb1786898
    bc20:	andcs	r4, r1, #31744	; 0x7c00
    bc24:	addsvs	r4, sl, fp, ror r4
    bc28:	bmi	7b8164 <__assert_fail@plt+0x7b5a00>
    bc2c:	blmi	793c34 <__assert_fail@plt+0x7914d0>
    bc30:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    bc34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bc38:	stmib	r3, {r0, r4, sp, lr}^
    bc3c:	ldcllt	0, cr0, [r8, #12]!
    bc40:	andcs	r4, r5, #442368	; 0x6c000
    bc44:			; <UNDEFINED> instruction: 0xf7f64479
    bc48:			; <UNDEFINED> instruction: 0x4606ea5a
    bc4c:			; <UNDEFINED> instruction: 0xf7f66820
    bc50:			; <UNDEFINED> instruction: 0x4601eb56
    bc54:			; <UNDEFINED> instruction: 0xf7fa4630
    bc58:	strb	pc, [r1, r3, lsr #25]!	; <UNPREDICTABLE>
    bc5c:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
    bc60:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    bc64:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc68:	blmi	4fa270 <__assert_fail@plt+0x4f7b0c>
    bc6c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    bc70:	andsvs	r6, sl, r8, lsl r8
    bc74:	bicsle	r2, r7, r0, lsl #16
    bc78:	andcs	r4, r5, #16, 18	; 0x40000
    bc7c:			; <UNDEFINED> instruction: 0xf7f64479
    bc80:			; <UNDEFINED> instruction: 0x463aea3e
    bc84:			; <UNDEFINED> instruction: 0xf7fa4631
    bc88:	strb	pc, [sp, fp, lsl #25]	; <UNPREDICTABLE>
    bc8c:	andcs	r4, r1, #12, 22	; 0x3000
    bc90:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    bc94:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
    bc98:	strb	sp, [sp, r6, asr #3]!
    bc9c:	andeq	r5, r1, r6, asr #16
    bca0:	andeq	r5, r1, ip, lsr r8
    bca4:	andeq	r5, r1, sl, ror r5
    bca8:	andeq	r5, r1, ip, lsr #16
    bcac:	andeq	r2, r0, r2, lsr r3
    bcb0:	andeq	r3, r0, r0, lsl #27
    bcb4:	andeq	r2, r0, r6, lsl #6
    bcb8:	strdeq	r5, [r1], -r2
    bcbc:	andeq	r3, r0, ip, lsl sp
    bcc0:	ldrdeq	r5, [r1], -r0
    bcc4:	svcmi	0x00f0e92d
    bcc8:	stc	7, cr2, [sp, #-0]
    bccc:	ldrtmi	r8, [r8], r2, lsl #22
    bcd0:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    bcd4:	addslt	r4, r3, ip, ror r4
    bcd8:			; <UNDEFINED> instruction: 0xf8df9204
    bcdc:	movwls	r2, #38116	; 0x94e4
    bce0:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    bce4:	strls	r4, [r8], #-1146	; 0xfffffb86
    bce8:	andne	lr, r6, sp, asr #19
    bcec:	strvc	lr, [r2, -sp, asr #19]
    bcf0:			; <UNDEFINED> instruction: 0xf8df58d3
    bcf4:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
    bcf8:			; <UNDEFINED> instruction: 0xf04f9311
    bcfc:	blls	18c904 <__assert_fail@plt+0x18a1a0>
    bd00:	mcr	4, 0, r4, cr8, cr12, {3}
    bd04:	blcs	1e54c <__assert_fail@plt+0x1bde8>
    bd08:	bls	1ffe38 <__assert_fail@plt+0x1fd6d4>
    bd0c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bd10:	strbmi	r9, [lr], -r3, lsl #24
    bd14:	beq	106924 <__assert_fail@plt+0x1041c0>
    bd18:			; <UNDEFINED> instruction: 0x46431e55
    bd1c:	bcc	814c <__assert_fail@plt+0x59e8>
    bd20:	ldrmi	r4, [pc], -r8, asr #13
    bd24:	svccc	0x0001f815
    bd28:			; <UNDEFINED> instruction: 0xf103b157
    bd2c:	ldmibeq	sl, {r6, r8}^
    bd30:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
    bd34:	andcs	fp, r0, #148, 30	; 0x250
    bd38:	andeq	pc, r1, #2
    bd3c:	cmple	ip, r0, lsl #20
    bd40:	svceq	0x0000f1b8
    bd44:	ldreq	sp, [pc], -r1, ror #2
    bd48:	addhi	pc, fp, r0, lsl #2
    bd4c:	mrrcne	10, 0, r9, r0, cr4
    bd50:	andsle	r4, r1, r1, lsl r6
    bd54:	svclt	0x00182b7f
    bd58:	vpadd.i8	d18, d0, d15
    bd5c:	addsmi	r8, r3, #170	; 0xaa
    bd60:	adchi	pc, r7, r0
    bd64:	subseq	pc, ip, #-1073741784	; 0xc0000028
    bd68:			; <UNDEFINED> instruction: 0xf282fab2
    bd6c:	stmdbcs	r0, {r1, r4, r6, r8, fp}
    bd70:	andcs	fp, r0, #8, 30
    bd74:	cmple	r0, r0, lsl #20
    bd78:			; <UNDEFINED> instruction: 0xf804b10c
    bd7c:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
    bd80:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    bd84:	streq	pc, [r0, -pc, asr #32]
    bd88:	blls	1004c0 <__assert_fail@plt+0xfdd5c>
    bd8c:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
    bd90:	andeq	pc, r1, r9, lsl #2
    bd94:	stmia	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd98:	andls	r9, r3, r6, lsl #22
    bd9c:			; <UNDEFINED> instruction: 0xd1b42b00
    bda0:			; <UNDEFINED> instruction: 0x9c039b03
    bda4:			; <UNDEFINED> instruction: 0x9018f8dd
    bda8:	rscsle	r2, r1, r0, lsl #22
    bdac:	blcs	329d8 <__assert_fail@plt+0x30274>
    bdb0:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    bdb4:	eorvc	r9, r3, r9, lsl #22
    bdb8:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    bdbc:	strcc	pc, [r4], #-2271	; 0xfffff721
    bdc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bdc4:	blls	465e34 <__assert_fail@plt+0x4636d0>
    bdc8:			; <UNDEFINED> instruction: 0xf040405a
    bdcc:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
    bdd0:	ldc	0, cr11, [sp], #76	; 0x4c
    bdd4:	pop	{r1, r8, r9, fp, pc}
    bdd8:	strdlt	r8, [ip, #-240]	; 0xffffff10
    bddc:	strtmi	r9, [r0], -r0, lsl #6
    bde0:			; <UNDEFINED> instruction: 0xf04f4bfb
    bde4:	strdcs	r3, [r1, -pc]
    bde8:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    bdec:	bl	ec9dcc <__assert_fail@plt+0xec7668>
    bdf0:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    bdf4:	orrsle	r4, r5, r5, asr r5
    bdf8:	stccs	7, cr14, [r0], {199}	; 0xc7
    bdfc:	teqhi	r7, r0	; <UNPREDICTABLE>
    be00:	cmpcs	ip, #32, 12	; 0x2000000
    be04:	blcc	89e0c <__assert_fail@plt+0x876a8>
    be08:			; <UNDEFINED> instruction: 0xf083e137
    be0c:			; <UNDEFINED> instruction: 0xf1060280
    be10:	bcs	fcea1c <__assert_fail@plt+0xfcc2b8>
    be14:			; <UNDEFINED> instruction: 0x2c00d908
    be18:	addshi	pc, r4, r0, asr #32
    be1c:	bl	255624 <__assert_fail@plt+0x252ec0>
    be20:	ldrtmi	r0, [r0], fp, lsl #19
    be24:	strb	r2, [r5, r1, lsl #14]!
    be28:			; <UNDEFINED> instruction: 0xf0039902
    be2c:			; <UNDEFINED> instruction: 0xf1b8023f
    be30:	b	108de3c <__assert_fail@plt+0x108b6d8>
    be34:	andls	r1, r2, #268435464	; 0x10000008
    be38:	svclt	0x0018aa12
    be3c:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
    be40:	uadd16mi	fp, lr, r8
    be44:	stccc	8, cr15, [ip], {2}
    be48:	blls	2405a0 <__assert_fail@plt+0x23de3c>
    be4c:	svccs	0x000068df
    be50:	adchi	pc, fp, r0
    be54:			; <UNDEFINED> instruction: 0xf0402c00
    be58:			; <UNDEFINED> instruction: 0x270080d5
    be5c:			; <UNDEFINED> instruction: 0x463e44d9
    be60:			; <UNDEFINED> instruction: 0xf003e7c8
    be64:	bcs	ff00c9ec <__assert_fail@plt+0xff00a288>
    be68:	addshi	pc, r6, r0
    be6c:	rscseq	pc, r0, #3
    be70:			; <UNDEFINED> instruction: 0xf0002ae0
    be74:			; <UNDEFINED> instruction: 0xf00380a2
    be78:	bcs	ffc0ca60 <__assert_fail@plt+0xffc0a2fc>
    be7c:	adcshi	pc, r8, r0
    be80:	rscseq	pc, ip, #3
    be84:			; <UNDEFINED> instruction: 0xf0002af8
    be88:			; <UNDEFINED> instruction: 0xf00380c8
    be8c:	bcs	fff0ca8c <__assert_fail@plt+0xfff0a328>
    be90:	rschi	pc, r1, r0
    be94:	movwls	fp, #332	; 0x14c
    be98:	blmi	ff39d720 <__assert_fail@plt+0xff39afbc>
    be9c:	rscscc	pc, pc, #79	; 0x4f
    bea0:	strcc	r2, [r4], #-257	; 0xfffffeff
    bea4:			; <UNDEFINED> instruction: 0xf7f6447b
    bea8:			; <UNDEFINED> instruction: 0xf109eade
    beac:	strcs	r0, [r1, -r4, lsl #18]
    beb0:			; <UNDEFINED> instruction: 0xb3bce7a0
    beb4:	eorvc	r2, r2, ip, asr r2
    beb8:	vqdmulh.s<illegal width 8>	d2, d0, d13
    bebc:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    bec0:	blle	ac7ed4 <__assert_fail@plt+0xac5770>
    bec4:	blle	ff702e38 <__assert_fail@plt+0xff7006d4>
    bec8:	blle	902e3c <__assert_fail@plt+0x9006d8>
    becc:	smladeq	lr, ip, r5, r1
    bed0:			; <UNDEFINED> instruction: 0xf1092372
    bed4:	rsbvc	r0, r3, r2, lsl #18
    bed8:	strcc	r2, [r2], #-1792	; 0xfffff900
    bedc:	cmncs	r6, #36175872	; 0x2280000
    bee0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    bee4:	strcs	r7, [r0, -r3, rrx]
    bee8:	str	r3, [r3, r2, lsl #8]
    beec:			; <UNDEFINED> instruction: 0xf1092376
    bef0:	rsbvc	r0, r3, r2, lsl #18
    bef4:	strcc	r2, [r2], #-1792	; 0xfffff900
    bef8:	cmncs	lr, #124, 14	; 0x1f00000
    befc:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    bf00:	strcs	r7, [r0, -r3, rrx]
    bf04:	ldrb	r3, [r5, -r2, lsl #8]!
    bf08:			; <UNDEFINED> instruction: 0xf1092362
    bf0c:	rsbvc	r0, r3, r2, lsl #18
    bf10:	strcc	r2, [r2], #-1792	; 0xfffff900
    bf14:	teqcs	r0, #28835840	; 0x1b80000
    bf18:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    bf1c:	strcs	r7, [r0, -r3, rrx]
    bf20:	strb	r3, [r7, -r2, lsl #8]!
    bf24:	vqdmulh.s<illegal width 8>	d2, d0, d13
    bf28:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    bf2c:	andge	pc, r7, r3
    bf30:	adcge	sl, r0, r0, lsr #1
    bf34:	andge	sl, r7, r0, lsr #1
    bf38:	streq	r0, [r7, -r7, lsl #14]
    bf3c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    bf40:	ldrb	r2, [r7, -r0, lsl #14]
    bf44:			; <UNDEFINED> instruction: 0xf0002e00
    bf48:			; <UNDEFINED> instruction: 0xf8df8090
    bf4c:	bl	12c984 <__assert_fail@plt+0x12a220>
    bf50:	svcge	0x000f0686
    bf54:	andslt	pc, r4, sp, asr #17
    bf58:			; <UNDEFINED> instruction: 0x46d344f8
    bf5c:			; <UNDEFINED> instruction: 0xf81746aa
    bf60:	strtmi	r5, [r0], -r1, lsl #22
    bf64:	strcc	r4, [r4], #-1603	; 0xfffff9bd
    bf68:	rscscc	pc, pc, #79	; 0x4f
    bf6c:	strls	r2, [r0, #-257]	; 0xfffffeff
    bf70:	b	1e49f50 <__assert_fail@plt+0x1e477ec>
    bf74:	ldrhle	r4, [r2, #36]!	; 0x24
    bf78:			; <UNDEFINED> instruction: 0x46da4655
    bf7c:			; <UNDEFINED> instruction: 0xf8dd782b
    bf80:	movwls	fp, #20
    bf84:	blmi	fe55d84c <__assert_fail@plt+0xfe55b0e8>
    bf88:	rscscc	pc, pc, #79	; 0x4f
    bf8c:	ldfnes	f2, [r4, #-4]!
    bf90:			; <UNDEFINED> instruction: 0xf7f6447b
    bf94:	strb	lr, [r1, -r8, ror #20]
    bf98:	strbmi	r2, [r7], -r1, lsl #12
    bf9c:	eorscc	pc, ip, sp, lsl #17
    bfa0:			; <UNDEFINED> instruction: 0xf00346b0
    bfa4:	movwls	r0, #8991	; 0x231f
    bfa8:	blls	285c40 <__assert_fail@plt+0x2834dc>
    bfac:	stfcsd	f3, [r0], {123}	; 0x7b
    bfb0:	strcs	sp, [r0], -r6, asr #2
    bfb4:	ssatmi	r4, #17, r9, asr #9
    bfb8:			; <UNDEFINED> instruction: 0x4647e71c
    bfbc:	eorscc	pc, ip, sp, lsl #17
    bfc0:			; <UNDEFINED> instruction: 0xf0032601
    bfc4:			; <UNDEFINED> instruction: 0xf04f030f
    bfc8:	movwls	r0, #10242	; 0x2802
    bfcc:	bls	c5c1c <__assert_fail@plt+0xc34b8>
    bfd0:	orreq	pc, r0, #-2147483608	; 0x80000028
    bfd4:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    bfd8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    bfdc:	stccs	6, cr4, [r0], {94}	; 0x5e
    bfe0:	adchi	pc, pc, r0
    bfe4:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    bfe8:	blcs	8a000 <__assert_fail@plt+0x8789c>
    bfec:	str	r4, [r1, -r7, asr #12]
    bff0:			; <UNDEFINED> instruction: 0xf88d4647
    bff4:			; <UNDEFINED> instruction: 0x2601303c
    bff8:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    bffc:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c000:	ldrbt	r9, [r7], r2, lsl #6
    c004:	bge	3dd0a4 <__assert_fail@plt+0x3da940>
    c008:			; <UNDEFINED> instruction: 0xf8121e63
    c00c:			; <UNDEFINED> instruction: 0xf8031b01
    c010:	addsmi	r1, lr, #1, 30
    c014:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    c018:			; <UNDEFINED> instruction: 0x4647e71f
    c01c:	eorscc	pc, ip, sp, lsl #17
    c020:			; <UNDEFINED> instruction: 0xf0032601
    c024:			; <UNDEFINED> instruction: 0xf04f0303
    c028:	movwls	r0, #10244	; 0x2804
    c02c:	b	1405bbc <__assert_fail@plt+0x1403458>
    c030:			; <UNDEFINED> instruction: 0x2c000b8b
    c034:	strcs	sp, [r0, -pc, ror #2]
    c038:			; <UNDEFINED> instruction: 0x463e44d9
    c03c:			; <UNDEFINED> instruction: 0xe6d946b8
    c040:	bge	3dd0e0 <__assert_fail@plt+0x3da97c>
    c044:			; <UNDEFINED> instruction: 0xf8121e63
    c048:			; <UNDEFINED> instruction: 0xf8031b01
    c04c:	adcsmi	r1, r3, #1, 30
    c050:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    c054:	strbmi	lr, [r7], -sp, lsr #15
    c058:	eorscc	pc, ip, sp, lsl #17
    c05c:			; <UNDEFINED> instruction: 0xf0032601
    c060:			; <UNDEFINED> instruction: 0xf04f0301
    c064:	movwls	r0, #10245	; 0x2805
    c068:	strtmi	lr, [r6], -r4, asr #13
    c06c:	strcs	lr, [r0, -r9, lsl #15]
    c070:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    c074:			; <UNDEFINED> instruction: 0xe6bd463c
    c078:	movwls	r1, #3168	; 0xc60
    c07c:	rscscc	pc, pc, #79	; 0x4f
    c080:	tstcs	r1, r7, asr fp
    c084:			; <UNDEFINED> instruction: 0xf1091cc4
    c088:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    c08c:			; <UNDEFINED> instruction: 0xf7f62700
    c090:	strt	lr, [pc], sl, ror #19
    c094:			; <UNDEFINED> instruction: 0x26004f53
    c098:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    c09c:	eorvc	r4, r6, pc, ror r4
    c0a0:			; <UNDEFINED> instruction: 0x463944f8
    c0a4:	ldrdeq	pc, [r0], -r8
    c0a8:	ldmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c0ac:	strmi	r1, [r5], -r3, asr #24
    c0b0:	blls	100250 <__assert_fail@plt+0xfdaec>
    c0b4:	strls	r1, [sp], #-2788	; 0xfffff51c
    c0b8:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
    c0bc:	andls	r0, lr, r8, lsl r1
    c0c0:	svcne	0x0010ebb3
    c0c4:			; <UNDEFINED> instruction: 0xf7f5d171
    c0c8:	bge	3c7d78 <__assert_fail@plt+0x3c5614>
    c0cc:	andls	sl, r0, #12, 22	; 0x3000
    c0d0:	bge	376504 <__assert_fail@plt+0x373da0>
    c0d4:	strtmi	r4, [r8], -r4, lsl #12
    c0d8:			; <UNDEFINED> instruction: 0xf7f5940c
    c0dc:	andcc	lr, r1, r2, asr pc
    c0e0:	blmi	10c05b0 <__assert_fail@plt+0x10bde4c>
    c0e4:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c0e8:	eorsle	r2, r4, r0, lsl #16
    c0ec:	andcs	r4, r1, #64, 22	; 0x10000
    c0f0:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    c0f4:			; <UNDEFINED> instruction: 0xf7f5615a
    c0f8:			; <UNDEFINED> instruction: 0x4620efda
    c0fc:	svc	0x00d6f7f5
    c100:	ldmib	sp, {r2, r9, fp, ip, pc}^
    c104:	movwcs	r1, #6
    c108:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    c10c:	strtmi	r9, [r8], -r3
    c110:	svc	0x002ef7f5
    c114:	strls	lr, [r5, #-1616]	; 0xfffff9b0
    c118:	streq	lr, [fp, -r4, lsl #22]
    c11c:	bpl	447984 <__assert_fail@plt+0x445220>
    c120:	ldrtmi	sl, [r8], pc, lsl #28
    c124:	blvc	8a184 <__assert_fail@plt+0x87a20>
    c128:	strtmi	r4, [fp], -r0, lsr #12
    c12c:			; <UNDEFINED> instruction: 0xf04f3404
    c130:	strdcs	r3, [r1, -pc]
    c134:			; <UNDEFINED> instruction: 0xf7f69700
    c138:	strbmi	lr, [r4, #-2454]	; 0xfffff66a
    c13c:	stflsd	f5, [r5, #-968]	; 0xfffffc38
    c140:			; <UNDEFINED> instruction: 0x4627e779
    c144:	ldrb	r4, [r5], -r0, lsr #13
    c148:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
    c14c:	andsvc	r9, lr, r3, lsl #8
    c150:	svc	0x00acf7f5
    c154:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c158:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c15c:	svc	0x00cef7f5
    c160:			; <UNDEFINED> instruction: 0xf7f64606
    c164:			; <UNDEFINED> instruction: 0xf8d8e974
    c168:	andls	r2, r2, #0
    c16c:			; <UNDEFINED> instruction: 0xf7f66800
    c170:	bls	c6490 <__assert_fail@plt+0xc3d2c>
    c174:			; <UNDEFINED> instruction: 0x46034639
    c178:			; <UNDEFINED> instruction: 0xf7fa4630
    c17c:			; <UNDEFINED> instruction: 0xe7b5fa11
    c180:	andcs	r4, r1, #59768832	; 0x3900000
    c184:	ldrdeq	pc, [r0], -r8
    c188:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    c18c:			; <UNDEFINED> instruction: 0xf7f59803
    c190:	blmi	687fd0 <__assert_fail@plt+0x68586c>
    c194:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    c198:	ldrdne	lr, [r6], -sp
    c19c:			; <UNDEFINED> instruction: 0xf7ff691b
    c1a0:	mulls	r3, r1, sp
    c1a4:			; <UNDEFINED> instruction: 0xf7f5e608
    c1a8:	bmi	548070 <__assert_fail@plt+0x54590c>
    c1ac:	orrcs	pc, r3, r0, asr #4
    c1b0:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
    c1b4:			; <UNDEFINED> instruction: 0xf7fa4478
    c1b8:	svclt	0x0000fba3
    c1bc:	andeq	r5, r1, ip, lsl #15
    c1c0:	andeq	r5, r1, ip, lsr #32
    c1c4:			; <UNDEFINED> instruction: 0x000002b4
    c1c8:	ldrdeq	r3, [r0], -ip
    c1cc:	andeq	r4, r1, r0, asr pc
    c1d0:	strdeq	r3, [r0], -r2
    c1d4:	andeq	r3, r0, r8, lsr fp
    c1d8:	andeq	r3, r0, r4, lsl #21
    c1dc:	andeq	r3, r0, ip, asr #20
    c1e0:	andeq	r3, r0, sl, asr r9
    c1e4:	andeq	r1, r0, ip, asr #29
    c1e8:	andeq	r5, r1, ip, lsl #2
    c1ec:	andeq	r5, r1, ip, ror r3
    c1f0:	andeq	r5, r1, lr, ror #6
    c1f4:	andeq	r3, r0, sl, lsr #17
    c1f8:	andeq	r5, r1, sl, asr #5
    c1fc:			; <UNDEFINED> instruction: 0x000038b2
    c200:	andeq	r3, r0, r8, lsr r8
    c204:			; <UNDEFINED> instruction: 0x4604b570
    c208:	subsle	r2, r4, r0, lsl #16
    c20c:			; <UNDEFINED> instruction: 0xf7f64620
    c210:	stmdacs	r3, {r3, r4, r6, r7, fp, sp, lr, pc}
    c214:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
    c218:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
    c21c:	andcs	r4, r0, #1081344	; 0x108000
    c220:	ldrmi	r4, [r0], -r2, asr #22
    c224:	cfstrdmi	mvd4, [r2], {121}	; 0x79
    c228:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    c22c:	stmib	r3, {r2, r3, sp, lr}^
    c230:	lfmlt	f2, 2, [r0, #-12]!
    c234:	andcs	r4, r3, #1032192	; 0xfc000
    c238:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c23c:			; <UNDEFINED> instruction: 0xf9daf7ff
    c240:	mvnle	r2, r0, lsl #16
    c244:	blcs	17ea5d8 <__assert_fail@plt+0x17e7e74>
    c248:	blcs	b7beb0 <__assert_fail@plt+0xb7974c>
    c24c:	stclne	15, cr11, [r5], #72	; 0x48
    c250:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
    c254:	rscle	r2, r1, r0, lsl #22
    c258:			; <UNDEFINED> instruction: 0x46284937
    c25c:			; <UNDEFINED> instruction: 0xf7ff4479
    c260:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    c264:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
    c268:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c26c:			; <UNDEFINED> instruction: 0xf960f7ff
    c270:	sbcsle	r2, r3, r0, lsl #16
    c274:			; <UNDEFINED> instruction: 0x46284932
    c278:			; <UNDEFINED> instruction: 0xf7ff4479
    c27c:	stmdacs	r0, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    c280:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
    c284:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c288:			; <UNDEFINED> instruction: 0xf952f7ff
    c28c:	sbcle	r2, r5, r0, lsl #16
    c290:	strtmi	r4, [r8], -sp, lsr #18
    c294:			; <UNDEFINED> instruction: 0xf7ff4479
    c298:	stmiblt	r8, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    c29c:	strcs	r4, [r0], #-2603	; 0xfffff5d5
    c2a0:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
    c2a4:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
    c2a8:			; <UNDEFINED> instruction: 0x4620447b
    c2ac:	andsvs	r4, r1, r9, ror r4
    c2b0:	strpl	lr, [r3], #-2499	; 0xfffff63d
    c2b4:	andcs	fp, lr, r0, ror sp
    c2b8:	ldmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2bc:	str	r4, [r5, r4, lsl #12]!
    c2c0:	strtmi	r4, [r8], -r5, lsr #28
    c2c4:			; <UNDEFINED> instruction: 0x4631447e
    c2c8:			; <UNDEFINED> instruction: 0xf932f7ff
    c2cc:	rscle	r2, r5, r0, lsl #16
    c2d0:			; <UNDEFINED> instruction: 0x46204631
    c2d4:	stmda	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2d8:	strmi	r1, [r5], -r2, asr #24
    c2dc:			; <UNDEFINED> instruction: 0xf7f5d015
    c2e0:	strtmi	lr, [r1], -r8, asr #28
    c2e4:			; <UNDEFINED> instruction: 0xf7f54630
    c2e8:	mcrrne	15, 15, lr, r3, cr14
    c2ec:	andsle	r4, r3, r5, lsl #12
    c2f0:	mrc	7, 1, APSR_nzcv, cr14, cr5, {7}
    c2f4:	blmi	69eb60 <__assert_fail@plt+0x69c3fc>
    c2f8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    c2fc:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    c300:	andsvs	r4, r4, r8, lsl #12
    c304:	strne	lr, [r3, #-2499]	; 0xfffff63d
    c308:			; <UNDEFINED> instruction: 0x4620bd70
    c30c:	andcs	r4, r0, #51380224	; 0x3100000
    c310:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    c314:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    c318:			; <UNDEFINED> instruction: 0x46214630
    c31c:			; <UNDEFINED> instruction: 0xf7ff2200
    c320:			; <UNDEFINED> instruction: 0x4628fc71
    c324:	svclt	0x0000bd70
    c328:	andeq	r4, r1, r8, lsl #31
    c32c:	andeq	r5, r1, r8, lsr r2
    c330:	andeq	r3, r0, sl, lsl #16
    c334:	strdeq	r3, [r0], -r6
    c338:	ldrdeq	r3, [r0], -ip
    c33c:	ldrdeq	r3, [r0], -r6
    c340:	andeq	r3, r0, ip, asr #15
    c344:	andeq	r3, r0, r6, asr #15
    c348:	andeq	r3, r0, r8, asr #15
    c34c:	andeq	r4, r1, r8, lsl #30
    c350:			; <UNDEFINED> instruction: 0x000151b8
    c354:			; <UNDEFINED> instruction: 0x00001cbc
    c358:	andeq	r1, r0, r4, lsr #25
    c35c:			; <UNDEFINED> instruction: 0x00014eb2
    c360:	andeq	r5, r1, r2, ror #2
    c364:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c368:			; <UNDEFINED> instruction: 0x47706818
    c36c:	andeq	r4, r1, r6, asr #28
    c370:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c374:			; <UNDEFINED> instruction: 0x477068d8
    c378:	andeq	r5, r1, lr, ror #1
    c37c:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
    c380:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
    c384:	push	{r0, r3, r4, r5, r6, sl, lr}
    c388:	strdlt	r4, [sl], r0
    c38c:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
    c390:	andls	r6, r9, #1179648	; 0x120000
    c394:	andeq	pc, r0, #79	; 0x4f
    c398:	cmnle	r1, r0, lsl #28
    c39c:	ldmdbvs	r8, {r2, r9, sl, lr}
    c3a0:	teqle	r7, r0, lsl #16
    c3a4:	blcs	2a438 <__assert_fail@plt+0x27cd4>
    c3a8:	addshi	pc, sp, r0
    c3ac:	ldreq	r4, [r9], -r2, lsr #12
    c3b0:	svccc	0x0001f812
    c3b4:	andcc	fp, r1, r4, asr pc
    c3b8:	blcs	183c8 <__assert_fail@plt+0x15c64>
    c3bc:	strdcc	sp, [r1], -r7
    c3c0:	stc	7, cr15, [ip, #980]!	; 0x3d4
    c3c4:	strmi	r7, [r5], -r3, lsr #16
    c3c8:			; <UNDEFINED> instruction: 0xb1ab4602
    c3cc:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
    c3d0:			; <UNDEFINED> instruction: 0xf802bfa8
    c3d4:	ble	2dafe0 <__assert_fail@plt+0x2d887c>
    c3d8:	ldmibeq	fp, {r4, r9, sl, lr}
    c3dc:	teqeq	pc, r1	; <UNPREDICTABLE>
    c3e0:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
    c3e4:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    c3e8:	blcc	ca3f0 <__assert_fail@plt+0xc7c8c>
    c3ec:			; <UNDEFINED> instruction: 0x46027051
    c3f0:	svccc	0x0001f814
    c3f4:	mvnle	r2, r0, lsl #22
    c3f8:	andsvc	r2, r3, r0, lsl #6
    c3fc:	blmi	fded04 <__assert_fail@plt+0xfdc5a0>
    c400:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c404:	blls	266474 <__assert_fail@plt+0x263d10>
    c408:	cmnle	r1, sl, asr r0
    c40c:	andlt	r4, sl, r8, lsr #12
    c410:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c414:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    c418:	ldrbtmi	r4, [r8], #3387	; 0xd3b
    c41c:			; <UNDEFINED> instruction: 0xf8d8447d
    c420:	strtmi	r1, [r8], -r0
    c424:	svc	0x005ef7f5
    c428:	strmi	r1, [r7], -r2, asr #24
    c42c:	stmdavc	r3!, {r4, r6, ip, lr, pc}
    c430:	blcs	1dcc0 <__assert_fail@plt+0x1b55c>
    c434:			; <UNDEFINED> instruction: 0x061bd059
    c438:	svccc	0x0001f812
    c43c:			; <UNDEFINED> instruction: 0x3601bf54
    c440:	blcs	19c60 <__assert_fail@plt+0x174fc>
    c444:	ldfnep	f5, [r0], #-988	; 0xfffffc24
    c448:	stcl	7, cr15, [r8, #-980]!	; 0xfffffc2c
    c44c:	strmi	r9, [r5], -r5, lsl #8
    c450:			; <UNDEFINED> instruction: 0xf7f54620
    c454:	bge	248334 <__assert_fail@plt+0x245bd0>
    c458:	andls	sl, r0, #6144	; 0x1800
    c45c:	bge	1f6878 <__assert_fail@plt+0x1f4114>
    c460:	strmi	r9, [r4], r6, lsl #10
    c464:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    c468:			; <UNDEFINED> instruction: 0xf7f5c607
    c46c:	andcc	lr, r1, sl, lsl #27
    c470:	blls	1c04a0 <__assert_fail@plt+0x1bdd3c>
    c474:	andsvc	r2, sl, r0, lsl #4
    c478:			; <UNDEFINED> instruction: 0xf7f54638
    c47c:			; <UNDEFINED> instruction: 0xe7bded7a
    c480:	ldmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c484:	ldr	r4, [r9, r5, lsl #12]!
    c488:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    c48c:			; <UNDEFINED> instruction: 0xb1406998
    c490:			; <UNDEFINED> instruction: 0x46214b1f
    c494:	andcs	r4, r1, #40, 12	; 0x2800000
    c498:	orrsvs	r4, sl, fp, ror r4
    c49c:	mcr	7, 6, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    c4a0:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c4a4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c4a8:	mcr	7, 1, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    c4ac:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    c4b0:	tstls	r3, r9, lsl r8
    c4b4:			; <UNDEFINED> instruction: 0xf7f54606
    c4b8:	stmdavs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    c4bc:	svc	0x001ef7f5
    c4c0:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
    c4c4:			; <UNDEFINED> instruction: 0x4603447a
    c4c8:			; <UNDEFINED> instruction: 0xf7fa4630
    c4cc:	ldrb	pc, [pc, r9, ror #16]	; <UNPREDICTABLE>
    c4d0:			; <UNDEFINED> instruction: 0xf8d84628
    c4d4:	andcs	r1, r1, #0
    c4d8:	blx	fe54a4de <__assert_fail@plt+0xfe547d7a>
    c4dc:			; <UNDEFINED> instruction: 0xf7ff4620
    c4e0:	strmi	pc, [r5], -sp, asr #30
    c4e4:	andcs	lr, r1, sl, lsl #15
    c4e8:	ldrmi	lr, [lr], -sl, ror #14
    c4ec:	str	r2, [fp, r1]!
    c4f0:	mcr	7, 0, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    c4f4:	ldrdeq	r5, [r1], -lr
    c4f8:	andeq	r4, r1, ip, lsl #19
    c4fc:			; <UNDEFINED> instruction: 0x000002b4
    c500:	andeq	r4, r1, r0, lsl r9
    c504:	muleq	r1, r2, sp
    c508:	andeq	r1, r0, ip, asr #22
    c50c:	ldrdeq	r4, [r1], -r6
    c510:	andeq	r4, r1, r8, asr #31
    c514:	andeq	r3, r0, lr, asr r5
    c518:	strdeq	r4, [r1], -lr
    c51c:	andeq	r1, r0, r4, lsr #21
    c520:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    c524:			; <UNDEFINED> instruction: 0xf7ff691b
    c528:	svclt	0x0000bbcd
    c52c:	andeq	r4, r1, lr, lsr pc
    c530:	mrclt	7, 6, APSR_nzcv, cr6, cr5, {7}
    c534:	stclt	7, cr15, [r2, #-980]!	; 0xfffffc2c
    c538:	ldclt	7, cr15, [r8, #-980]	; 0xfffffc2c
    c53c:	blmi	ff25f064 <__assert_fail@plt+0xff25c900>
    c540:	push	{r1, r3, r4, r5, r6, sl, lr}
    c544:			; <UNDEFINED> instruction: 0xf5ad4ff0
    c548:	ldmpl	r3, {r0, r1, r2, r8, sl, fp, ip, sp, lr}^
    c54c:	strmi	r4, [r5], -lr, lsl #12
    c550:	stmdavc	r1, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    c554:	orrls	r6, r5, #1769472	; 0x1b0000
    c558:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c55c:	svc	0x000cf7f5
    c560:	tstcs	r0, r1, asr #21
    c564:	ldreq	pc, [sp, sp, lsl #2]!
    c568:			; <UNDEFINED> instruction: 0x4603447a
    c56c:			; <UNDEFINED> instruction: 0xf7f54640
    c570:	ldmdage	pc, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    c574:	ldc	7, cr15, [sl, #980]!	; 0x3d4
    c578:	svcmi	0x00bcb108
    c57c:			; <UNDEFINED> instruction: 0x212f447f
    c580:			; <UNDEFINED> instruction: 0xf7f64630
    c584:	stmdacs	r0, {r4, fp, sp, lr, pc}
    c588:	sbcshi	pc, r0, r0
    c58c:	beq	1c7414 <__assert_fail@plt+0x1c4cb0>
    c590:	ldrbmi	r9, [r4], -r3, lsl #12
    c594:	sbcslt	pc, r8, #14614528	; 0xdf0000
    c598:	ldrbtmi	r4, [fp], #1592	; 0x638
    c59c:	ldrdcs	pc, [r0], -fp
    c5a0:	andpl	pc, r0, fp, asr #17
    c5a4:			; <UNDEFINED> instruction: 0xf7f5602a
    c5a8:	strmi	lr, [r4], #-3852	; 0xfffff0f4
    c5ac:	eorseq	pc, r0, r4, lsl #2
    c5b0:			; <UNDEFINED> instruction: 0xf7f5342f
    c5b4:	pkhtbmi	lr, r1, r0, asr #25
    c5b8:	stmdacs	r0, {r3, r5, r8, sp, lr}
    c5bc:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    c5c0:			; <UNDEFINED> instruction: 0xf7f54638
    c5c4:	bls	1081c4 <__assert_fail@plt+0x105a60>
    c5c8:	ldrbmi	r9, [r3], -r1, lsl #10
    c5cc:			; <UNDEFINED> instruction: 0x61a84621
    c5d0:	andls	r4, r0, #72, 12	; 0x4800000
    c5d4:	ldrbtmi	r4, [sl], #-2727	; 0xfffff559
    c5d8:	svc	0x00acf7f5
    c5dc:			; <UNDEFINED> instruction: 0x9010f8d5
    c5e0:			; <UNDEFINED> instruction: 0xf7f54648
    c5e4:	cmnvs	r8, lr, ror #29
    c5e8:	strmi	r1, [r1], #2593	; 0xa21
    c5ec:			; <UNDEFINED> instruction: 0xf7f59103
    c5f0:	bmi	fe888108 <__assert_fail@plt+0xfe8859a4>
    c5f4:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    c5f8:	strbmi	r4, [r8], -r3, lsl #12
    c5fc:	ldrtmi	r9, [fp], -r0, lsl #6
    c600:	svc	0x0098f7f5
    c604:			; <UNDEFINED> instruction: 0xf7f5e005
    c608:	stmdavs	r4, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    c60c:			; <UNDEFINED> instruction: 0xf0402c04
    c610:	mulcs	r0, r3, r0
    c614:	svc	0x00e0f7f5
    c618:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    c61c:	biccs	r6, r1, r8, lsr #18
    c620:	mrc	7, 1, APSR_nzcv, cr4, cr5, {7}
    c624:	strmi	r1, [r4], -r2, asr #24
    c628:	strbmi	sp, [r1], -sp, ror #1
    c62c:			; <UNDEFINED> instruction: 0xf7f5220b
    c630:	stmdacs	fp, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    c634:	ldrtmi	sp, [r8], -r9, asr #2
    c638:	mcr	7, 6, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    c63c:			; <UNDEFINED> instruction: 0x46024639
    c640:			; <UNDEFINED> instruction: 0xf7f54620
    c644:	strmi	lr, [r3], -r4, asr #30
    c648:			; <UNDEFINED> instruction: 0x461f4638
    c64c:	mrc	7, 5, APSR_nzcv, cr8, cr5, {7}
    c650:	teqle	sl, r7, lsl #5
    c654:	andcs	r4, r1, #2244608	; 0x224000
    c658:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c65c:	svc	0x0036f7f5
    c660:	teqle	r2, r1, lsl #16
    c664:			; <UNDEFINED> instruction: 0xf7f64620
    c668:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    c66c:	sbcshi	pc, r6, r0, asr #32
    c670:			; <UNDEFINED> instruction: 0xf10d692c
    c674:	andcs	r0, r3, r0, lsl r8
    c678:	strtmi	r4, [r1], -r2, asr #12
    c67c:	ldmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c680:	rsbsle	r2, r4, r0, lsl #16
    c684:	mcr	7, 7, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    c688:	tstls	r3, r9, lsr #18
    c68c:	strmi	r6, [r4], -r6, lsl #16
    c690:			; <UNDEFINED> instruction: 0xf7f54630
    c694:	stmdbls	r3, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    c698:	ldmdami	r9!, {r1, r9, sl, lr}^
    c69c:			; <UNDEFINED> instruction: 0xf7f94478
    c6a0:			; <UNDEFINED> instruction: 0x4630ffb1
    c6a4:	svc	0x0098f7f5
    c6a8:	blmi	1da6748 <__assert_fail@plt+0x1da3fe4>
    c6ac:	stmdavs	sl!, {r4, r5, r9, sl, lr}
    c6b0:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
    c6b4:	tstls	r3, sl, lsl r0
    c6b8:	mcr	7, 1, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    c6bc:	strmi	r9, [r2], -r3, lsl #18
    c6c0:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    c6c4:			; <UNDEFINED> instruction: 0xff9ef7f9
    c6c8:			; <UNDEFINED> instruction: 0xf7f5e014
    c6cc:	stmdavs	r6, {r6, r7, r9, sl, fp, sp, lr, pc}
    c6d0:	ldrtmi	r4, [r0], -lr, ror #22
    c6d4:	stmdbvs	r9!, {r1, r3, r5, fp, sp, lr}
    c6d8:	andsvs	r4, sl, fp, ror r4
    c6dc:			; <UNDEFINED> instruction: 0xf7f59103
    c6e0:	stmdbls	r3, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    c6e4:	stmdami	sl!, {r1, r9, sl, lr}^
    c6e8:			; <UNDEFINED> instruction: 0xf7f94478
    c6ec:	strtmi	pc, [r0], -fp, lsl #31
    c6f0:	ldmda	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c6f4:			; <UNDEFINED> instruction: 0xf04f6928
    c6f8:			; <UNDEFINED> instruction: 0xf7f50900
    c6fc:	stmdbvs	r8!, {r3, r4, r8, sl, fp, sp, lr, pc}
    c700:	ldcl	7, cr15, [r4], {245}	; 0xf5
    c704:			; <UNDEFINED> instruction: 0xf7f54628
    c708:			; <UNDEFINED> instruction: 0x4630ecd2
    c70c:	svc	0x0064f7f5
    c710:	blmi	151f098 <__assert_fail@plt+0x151c934>
    c714:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c718:	blls	fe166788 <__assert_fail@plt+0xfe164024>
    c71c:			; <UNDEFINED> instruction: 0xf040405a
    c720:			; <UNDEFINED> instruction: 0x46488096
    c724:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    c728:	svchi	0x00f0e8bd
    c72c:	strcs	r4, [r1], #-2906	; 0xfffff4a6
    c730:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
    c734:	str	r9, [sp, -r3, lsl #6]!
    c738:			; <UNDEFINED> instruction: 0x46204b58
    c73c:			; <UNDEFINED> instruction: 0xf04f682a
    c740:	stmdbvs	r9!, {r8, fp}
    c744:	andsvs	r4, sl, fp, ror r4
    c748:			; <UNDEFINED> instruction: 0xf7f59103
    c74c:	stmdbls	r3, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    c750:	ldmdami	r3, {r1, r9, sl, lr}^
    c754:			; <UNDEFINED> instruction: 0xf7f94478
    c758:	stmdbvs	r8!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c75c:	stc	7, cr15, [r6], #980	; 0x3d4
    c760:			; <UNDEFINED> instruction: 0xf7f54628
    c764:	strtmi	lr, [r0], -r4, lsr #25
    c768:	svc	0x0036f7f5
    c76c:			; <UNDEFINED> instruction: 0x4620e7d0
    c770:			; <UNDEFINED> instruction: 0x9014f8d8
    c774:	mcr	7, 1, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    c778:			; <UNDEFINED> instruction: 0xf7f53002
    c77c:	strmi	lr, [r7], -ip, ror #23
    c780:			; <UNDEFINED> instruction: 0xf43f2800
    c784:	qsub16mi	sl, r1, pc	; <UNPREDICTABLE>
    c788:	stc	7, cr15, [sl], #980	; 0x3d4
    c78c:	ldrtmi	r4, [r9], -r5, asr #22
    c790:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c794:	strtmi	r4, [r0], -r2, lsl #12
    c798:			; <UNDEFINED> instruction: 0xf7f58013
    c79c:			; <UNDEFINED> instruction: 0x4642ee92
    c7a0:	andcs	r4, r3, r1, lsr #12
    c7a4:	svc	0x0088f7f5
    c7a8:			; <UNDEFINED> instruction: 0xf8d8bb88
    c7ac:			; <UNDEFINED> instruction: 0xf1093014
    c7b0:	ldrtmi	r0, [r8], -r1, lsl #18
    c7b4:	eorsle	r4, r8, fp, asr #10
    c7b8:	ldc	7, cr15, [r8], #980	; 0x3d4
    c7bc:			; <UNDEFINED> instruction: 0xf7f54638
    c7c0:	stmdbvs	r8!, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    c7c4:	ldc	7, cr15, [r2], #980	; 0x3d4
    c7c8:			; <UNDEFINED> instruction: 0xf0437a2b
    c7cc:	eorvc	r0, fp, #4, 6	; 0x10000000
    c7d0:			; <UNDEFINED> instruction: 0xf7f54630
    c7d4:	strdcc	lr, [r6], -r6
    c7d8:	bl	fef4a7b4 <__assert_fail@plt+0xfef48050>
    c7dc:	rsbvs	r4, r8, r1, lsl #13
    c7e0:	ldrtmi	fp, [r1], -r8, asr #6
    c7e4:	ldcl	7, cr15, [ip], #-980	; 0xfffffc2c
    c7e8:	bvc	a5f0ac <__assert_fail@plt+0xa5c948>
    c7ec:			; <UNDEFINED> instruction: 0x4603447a
    c7f0:	ldmhi	r2, {r4, fp, sp, lr}
    c7f4:	addshi	r6, sl, r8, lsl r0
    c7f8:	svclt	0x0058074b
    c7fc:	strle	r4, [r7, #1705]	; 0x6a9
    c800:	strbmi	r4, [r9], -sl, lsr #16
    c804:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
    c808:			; <UNDEFINED> instruction: 0xff94f7f9
    c80c:	ldrtmi	lr, [r8], -r0, lsl #15
    c810:	stc	7, cr15, [ip], {245}	; 0xf5
    c814:			; <UNDEFINED> instruction: 0xf7f54638
    c818:	ldr	lr, [r3, -sl, asr #24]!
    c81c:	mrc	7, 0, APSR_nzcv, cr6, cr5, {7}
    c820:	cdpcs	8, 0, cr6, cr4, cr6, {0}
    c824:	svcge	0x0054f47f
    c828:			; <UNDEFINED> instruction: 0xf7f5e73f
    c82c:	ldrtmi	lr, [r8], -r0, lsl #25
    c830:	ldc	7, cr15, [ip], #-980	; 0xfffffc2c
    c834:			; <UNDEFINED> instruction: 0xf7f5e7cc
    c838:	blmi	788068 <__assert_fail@plt+0x785904>
    c83c:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    c840:			; <UNDEFINED> instruction: 0x4601601a
    c844:	stmdavs	ip, {r3, r5, r8, fp, sp, lr}
    c848:	ldcl	7, cr15, [r0], #-980	; 0xfffffc2c
    c84c:			; <UNDEFINED> instruction: 0xf7f5e785
    c850:	stmdavs	sl!, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    c854:			; <UNDEFINED> instruction: 0xf8cb4628
    c858:			; <UNDEFINED> instruction: 0xf7f52000
    c85c:	ldrb	lr, [r7, -r8, lsr #24]
    c860:	ldrdeq	r4, [r1], -r0
    c864:			; <UNDEFINED> instruction: 0x000002b4
    c868:	andeq	r3, r0, r8, lsl r5
    c86c:	strdeq	r3, [r0], -ip
    c870:	andeq	r4, r1, r2, ror #29
    c874:			; <UNDEFINED> instruction: 0x000034b2
    c878:	andeq	r3, r0, r2, lsr #9
    c87c:	andeq	r1, r0, lr, asr r4
    c880:	andeq	r3, r0, r4, lsl #8
    c884:	andeq	r4, r1, sl, asr #27
    c888:			; <UNDEFINED> instruction: 0x00001fbe
    c88c:	andeq	r4, r1, r4, lsr #27
    c890:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    c894:	strdeq	r4, [r1], -ip
    c898:	andeq	r1, r0, r6, asr #26
    c89c:	andeq	r4, r1, r8, lsr sp
    c8a0:			; <UNDEFINED> instruction: 0x000033b4
    c8a4:	andeq	r3, r0, r8, asr r2
    c8a8:	strdeq	r3, [r0], -r0
    c8ac:	ldrdeq	r3, [r0], -lr
    c8b0:	andeq	r4, r1, lr, lsr ip
    c8b4:	svcmi	0x00f0e92d
    c8b8:			; <UNDEFINED> instruction: 0x460bb099
    c8bc:	tstls	r1, r5, ror sl
    c8c0:	ldmdbmi	r5!, {sl, sp}^
    c8c4:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
    c8c8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    c8cc:			; <UNDEFINED> instruction: 0xf04f9217
    c8d0:	andsvs	r0, ip, r0, lsl #4
    c8d4:	strcc	r6, [ip], -r6, lsl #19
    c8d8:	stmdble	sp!, {r0, r4, r6, r9, sl, fp, sp}^
    c8dc:			; <UNDEFINED> instruction: 0xf7f54630
    c8e0:			; <UNDEFINED> instruction: 0x4680eb3a
    c8e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c8e8:	sbcshi	pc, r0, r0
    c8ec:	ldrdeq	pc, [r4], -r9
    c8f0:			; <UNDEFINED> instruction: 0xf7f54621
    c8f4:	mcrrne	12, 12, lr, r3, cr12
    c8f8:			; <UNDEFINED> instruction: 0xf0004607
    c8fc:			; <UNDEFINED> instruction: 0xf10d80ae
    c900:	strbmi	r0, [r2], r8, lsl #22
    c904:	and	r2, ip, r0, lsl #10
    c908:	vmull.s8	q9, d0, d0
    c90c:	strtmi	r8, [r2], #185	; 0xb9
    c910:	blne	1c5d9ac <__assert_fail@plt+0x1c5b248>
    c914:	tstcs	r1, r8, lsl pc
    c918:	svclt	0x00142c00
    c91c:	strcs	r4, [r0], #-1548	; 0xfffff9f4
    c920:	blne	1cb9718 <__assert_fail@plt+0x1cb6fb4>
    c924:			; <UNDEFINED> instruction: 0x46384651
    c928:	bl	17ca904 <__assert_fail@plt+0x17c81a0>
    c92c:	stclne	6, cr4, [r0], #-16
    c930:			; <UNDEFINED> instruction: 0xf7f5d1ea
    c934:	stmdavs	r2, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    c938:	rscle	r2, sl, r4, lsl #20
    c93c:			; <UNDEFINED> instruction: 0xf8d94857
    c940:	ldrbtmi	r1, [r8], #-4
    c944:			; <UNDEFINED> instruction: 0xf7f99201
    c948:	ldrtmi	pc, [r8], -fp, lsr #28	; <UNPREDICTABLE>
    c94c:	mcr	7, 7, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    c950:	bls	5e0b8 <__assert_fail@plt+0x5b954>
    c954:	strbmi	sp, [r0], -r3
    c958:	bl	fea4a934 <__assert_fail@plt+0xfea481d0>
    c95c:	ldrmi	r9, [r0], -r1, lsl #20
    c960:	ldrbtcc	pc, [pc], #79	; c968 <__assert_fail@plt+0xa204>	; <UNPREDICTABLE>
    c964:	mrc	7, 1, APSR_nzcv, cr8, cr5, {7}
    c968:	blmi	129f2a4 <__assert_fail@plt+0x129cb40>
    c96c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c970:	blls	5e69e0 <__assert_fail@plt+0x5e427c>
    c974:			; <UNDEFINED> instruction: 0xf040405a
    c978:	strtmi	r8, [r0], -r7, lsl #1
    c97c:	pop	{r0, r3, r4, ip, sp, pc}
    c980:	shsub8mi	r8, r8, r0
    c984:	mcr	7, 6, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    c988:	stclle	13, cr2, [r8, #-40]	; 0xffffffd8
    c98c:	mulcs	sl, r8, r8
    c990:	teqle	r0, sl, lsl #20
    c994:			; <UNDEFINED> instruction: 0xf8884621
    c998:	strbmi	r4, [r0], -sl
    c99c:	bl	34a978 <__assert_fail@plt+0x348214>
    c9a0:	strmi	r1, [r4], -r1, asr #24
    c9a4:	movtlt	sp, #39	; 0x27
    c9a8:	andsle	r4, r0, lr, lsr #5
    c9ac:	ldrsble	r4, [fp], #88	; 0x58
    c9b0:			; <UNDEFINED> instruction: 0xf7f54640
    c9b4:			; <UNDEFINED> instruction: 0xe7d7eb7c
    c9b8:	strtmi	r6, [r1], -r0, asr #16
    c9bc:	stcl	7, cr15, [r6], #-980	; 0xfffffc2c
    c9c0:	strmi	r1, [r7], -r2, asr #24
    c9c4:			; <UNDEFINED> instruction: 0xf10dd034
    c9c8:	ldrbmi	r0, [r8], r8, lsl #22
    c9cc:			; <UNDEFINED> instruction: 0xf8d9e799
    c9d0:			; <UNDEFINED> instruction: 0xf1085018
    c9d4:	ldmib	r9, {r0, r1, r3, r8}^
    c9d8:	strtmi	r0, [sl], -r4, lsl #6
    c9dc:			; <UNDEFINED> instruction: 0xf7f54418
    c9e0:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    c9e4:	strbmi	sp, [r5], #-482	; 0xfffffe1e
    c9e8:	blcs	2ab59c <__assert_fail@plt+0x2a8e38>
    c9ec:	bls	7c5fc <__assert_fail@plt+0x79e98>
    c9f0:	andsvs	r2, r3, r1, lsl #6
    c9f4:			; <UNDEFINED> instruction: 0xf04fe7da
    c9f8:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    c9fc:			; <UNDEFINED> instruction: 0xf8d94621
    ca00:	ldrbtmi	r2, [r8], #-4
    ca04:	ldc2l	7, cr15, [lr, #996]!	; 0x3e4
    ca08:	ldrdle	r4, [r2], -r8
    ca0c:			; <UNDEFINED> instruction: 0xf7f54640
    ca10:	andscs	lr, r6, lr, asr #22
    ca14:	ldrbtcc	pc, [pc], #79	; ca1c <__assert_fail@plt+0xa2b8>	; <UNPREDICTABLE>
    ca18:	ldcl	7, cr15, [lr, #980]	; 0x3d4
    ca1c:	stmdami	r2!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    ca20:	ldrdne	pc, [r4], -r9
    ca24:			; <UNDEFINED> instruction: 0xf7f94478
    ca28:	ldrbmi	pc, [r8, #3515]	; 0xdbb	; <UNPREDICTABLE>
    ca2c:	ldrb	sp, [r0, lr, ror #3]!
    ca30:	stc	7, cr15, [ip, #-980]	; 0xfffffc2c
    ca34:	ldrdne	pc, [r4], -r9
    ca38:	stmdavs	r4, {r0, r8, ip, pc}
    ca3c:			; <UNDEFINED> instruction: 0xf7f54620
    ca40:	stmdbls	r1, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    ca44:	ldmdami	r9, {r1, r9, sl, lr}
    ca48:			; <UNDEFINED> instruction: 0xf7f94478
    ca4c:	strtmi	pc, [r0], -r9, lsr #27
    ca50:	ldrbtcc	pc, [pc], #79	; ca58 <__assert_fail@plt+0xa2f4>	; <UNPREDICTABLE>
    ca54:	stcl	7, cr15, [r0, #980]	; 0x3d4
    ca58:			; <UNDEFINED> instruction: 0xf7f5e786
    ca5c:			; <UNDEFINED> instruction: 0xf8d9ecf8
    ca60:	tstls	r1, r4
    ca64:	strtmi	r6, [r0], -r4, lsl #16
    ca68:	mcrr	7, 15, pc, r8, cr5	; <UNPREDICTABLE>
    ca6c:	strmi	r9, [r2], -r1, lsl #18
    ca70:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    ca74:	ldc2	7, cr15, [r4, #996]	; 0x3e4
    ca78:			; <UNDEFINED> instruction: 0xf7f54628
    ca7c:			; <UNDEFINED> instruction: 0xe7e6eb18
    ca80:	stcl	7, cr15, [r4], #980	; 0x3d4
    ca84:	ldrb	r6, [r9, -r2, lsl #16]
    ca88:	bl	fcaa64 <__assert_fail@plt+0xfc8300>
    ca8c:	ldrbtcc	pc, [pc], #79	; ca94 <__assert_fail@plt+0xa330>	; <UNPREDICTABLE>
    ca90:	svclt	0x0000e76a
    ca94:			; <UNDEFINED> instruction: 0x000002b4
    ca98:	andeq	r4, r1, sl, asr #8
    ca9c:	strdeq	r3, [r0], -r2
    caa0:	andeq	r4, r1, r4, lsr #7
    caa4:	andeq	r3, r0, r2, ror r1
    caa8:	andeq	r3, r0, r0, lsr r1
    caac:	andeq	r3, r0, r0, asr r1
    cab0:	andeq	r3, r0, r6, lsr #2
    cab4:	andcs	r4, r1, #2048	; 0x800
    cab8:	subsvs	r4, sl, fp, ror r4
    cabc:	svclt	0x00004770
    cac0:	andeq	r4, r1, r4, asr #19
    cac4:			; <UNDEFINED> instruction: 0x4604b570
    cac8:			; <UNDEFINED> instruction: 0x460d4e16
    cacc:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    cad0:			; <UNDEFINED> instruction: 0xb324b1db
    cad4:	tstcs	ip, r5, lsl #22
    cad8:			; <UNDEFINED> instruction: 0xf7f52001
    cadc:	strmi	lr, [r3], -r0, ror #25
    cae0:	bmi	479288 <__assert_fail@plt+0x476b24>
    cae4:	mvnscc	pc, pc, asr #32
    cae8:	ldrbtmi	r6, [sl], #-193	; 0xffffff3f
    caec:	cmplt	r1, r1, asr r8
    caf0:	bvc	666b38 <__assert_fail@plt+0x6643d4>
    caf4:	andsvs	r6, r8, r3, lsl r0
    caf8:	andeq	pc, r2, #65	; 0x41
    cafc:	andsvc	r4, sl, #24, 12	; 0x1800000
    cb00:			; <UNDEFINED> instruction: 0x4621bd70
    cb04:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cb08:	stmdami	r8, {r3, r4, r8, sl, sp, lr, pc}
    cb0c:			; <UNDEFINED> instruction: 0xf0004478
    cb10:	movwcs	pc, #7777	; 0x1e61	; <UNPREDICTABLE>
    cb14:			; <UNDEFINED> instruction: 0xe7dc60b3
    cb18:			; <UNDEFINED> instruction: 0xf7f52016
    cb1c:	movwcs	lr, #3422	; 0xd5e
    cb20:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    cb24:			; <UNDEFINED> instruction: 0x000149b0
    cb28:	muleq	r1, r2, r9
    cb2c:	andeq	r0, r0, r5, lsr #1
    cb30:	ldrbmi	r6, [r0, -r1, asr #1]!
    cb34:	ldrbmi	r6, [r0, -r0, asr #17]!
    cb38:	eorsle	r2, r8, r0, lsl #16
    cb3c:	ldrlt	r4, [r0, #-2588]	; 0xfffff5e4
    cb40:			; <UNDEFINED> instruction: 0x4604447a
    cb44:	cmplt	r1, r1, lsl r8
    cb48:	stmdavs	fp, {r3, r7, r9, lr}
    cb4c:	teqlt	r3, sp, lsr #32
    cb50:	ldmdavs	sl, {r2, r3, r4, r7, r9, lr}
    cb54:	ldrmi	sp, [r9], -fp
    cb58:	blcs	1e3ac <__assert_fail@plt+0x1bc48>
    cb5c:	bvc	901344 <__assert_fail@plt+0x8febe0>
    cb60:	strle	r0, [sl, #-1945]	; 0xfffff867
    cb64:	pop	{r5, r9, sl, lr}
    cb68:			; <UNDEFINED> instruction: 0xf7f54010
    cb6c:	mulvs	sl, sp, sl
    cb70:	eorvs	r2, r3, r0, lsl #6
    cb74:	ldreq	r7, [r9, r3, lsr #20]
    cb78:			; <UNDEFINED> instruction: 0x07dad4f4
    cb7c:	stmdavs	r0!, {r0, r1, r8, sl, ip, lr, pc}^
    cb80:			; <UNDEFINED> instruction: 0xf7f5b108
    cb84:	stmdbvs	r0!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    cb88:	bvc	8f9030 <__assert_fail@plt+0x8f68cc>
    cb8c:	strle	r0, [r2], #-1883	; 0xfffff8a5
    cb90:	b	ff34ab6c <__assert_fail@plt+0xff348408>
    cb94:			; <UNDEFINED> instruction: 0xf7f56920
    cb98:	stmdavs	r0!, {r1, r3, r7, r9, fp, sp, lr, pc}^
    cb9c:	b	fe1cab78 <__assert_fail@plt+0xfe1c8414>
    cba0:	pop	{r5, r9, sl, lr}
    cba4:			; <UNDEFINED> instruction: 0xf7f54010
    cba8:	andsvs	fp, r3, pc, ror sl
    cbac:	ldrbmi	lr, [r0, -r0, ror #15]!
    cbb0:	andeq	r4, r1, ip, lsr r9
    cbb4:	andcs	r4, r0, #6144	; 0x1800
    cbb8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    cbbc:	andsvs	r6, sl, ip, lsl r8
    cbc0:	strtmi	fp, [r0], -ip, lsr #2
    cbc4:			; <UNDEFINED> instruction: 0xf7ff6824
    cbc8:	stccs	15, cr15, [r0], {183}	; 0xb7
    cbcc:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    cbd0:	andeq	r4, r1, r2, asr #17
    cbd4:	svcmi	0x00f0e92d
    cbd8:	ldmibmi	lr!, {r0, r1, r2, r3, r9, sl, lr}
    cbdc:	bmi	fefb8e80 <__assert_fail@plt+0xfefb671c>
    cbe0:	bvc	dddcc <__assert_fail@plt+0xdb668>
    cbe4:			; <UNDEFINED> instruction: 0xf013588a
    cbe8:	ldmdavs	r2, {r1, sl}
    cbec:			; <UNDEFINED> instruction: 0xf04f9225
    cbf0:	svclt	0x00180200
    cbf4:			; <UNDEFINED> instruction: 0xf0402400
    cbf8:			; <UNDEFINED> instruction: 0xf013808d
    cbfc:	strmi	r0, [r6], -r1, lsl #16
    cc00:	sbcshi	pc, sp, r0, asr #32
    cc04:			; <UNDEFINED> instruction: 0xf6444ab5
    cc08:			; <UNDEFINED> instruction: 0x46455bd3
    cc0c:	bleq	18c9718 <__assert_fail@plt+0x18c6fb4>
    cc10:	andls	r4, r2, #2046820352	; 0x7a000000
    cc14:			; <UNDEFINED> instruction: 0xf04f4ab2
    cc18:	ldrbtmi	r3, [sl], #-2815	; 0xfffff501
    cc1c:	and	r9, sl, r3, lsl #4
    cc20:	ldc	7, cr15, [r4], {245}	; 0xf5
    cc24:	blcs	a6c38 <__assert_fail@plt+0xa44d4>
    cc28:	msrhi	CPSR_fxc, r0, asr #32
    cc2c:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    cc30:	ldc2	7, cr15, [r6], #996	; 0x3e4
    cc34:	smmlareq	r8, r3, sl, r7
    cc38:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, ip, lr, pc}^
    cc3c:			; <UNDEFINED> instruction: 0xf7f56930
    cc40:	ldmdbvs	r1!, {r6, sl, fp, sp, lr, pc}
    cc44:	andcs	sl, r3, r6, lsl #20
    cc48:	ldc	7, cr15, [r6, #-980]!	; 0xfffffc2c
    cc4c:	stmdacs	r0, {r2, r9, sl, lr}
    cc50:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    cc54:	blcs	b3888 <__assert_fail@plt+0xb1124>
    cc58:	rschi	pc, r2, r0
    cc5c:	ldrtmi	sl, [r0], -r5, lsl #18
    cc60:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    cc64:	strmi	r1, [r4], -r1, asr #24
    cc68:			; <UNDEFINED> instruction: 0xf7f5d0da
    cc6c:	blls	187a8c <__assert_fail@plt+0x185328>
    cc70:			; <UNDEFINED> instruction: 0xf0004284
    cc74:	cmplt	r3, sp, asr #1
    cc78:	strtmi	r2, [r0], -r0, lsl #2
    cc7c:	bl	194ac58 <__assert_fail@plt+0x19484f4>
    cc80:			; <UNDEFINED> instruction: 0xf7f5b128
    cc84:	stmdavs	r3, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    cc88:			; <UNDEFINED> instruction: 0xf0002b03
    cc8c:			; <UNDEFINED> instruction: 0xf1ba8104
    cc90:			; <UNDEFINED> instruction: 0xf0003fff
    cc94:	bl	fed2cf84 <__assert_fail@plt+0xfed2a820>
    cc98:	svclt	0x0018030a
    cc9c:			; <UNDEFINED> instruction: 0xb3a72301
    cca0:	svclt	0x00082d00
    cca4:	blcs	158b0 <__assert_fail@plt+0x1314c>
    cca8:	addhi	pc, pc, r0, asr #32
    ccac:	svcvc	0x0048f5b5
    ccb0:	strhteq	fp, [sp], #-248	; 0xffffff08
    ccb4:	addhi	pc, sl, r0, asr #5
    ccb8:	sbchi	pc, pc, r0
    ccbc:	svcpl	0x00faf5b5
    ccc0:	strhteq	fp, [sp], #-248	; 0xffffff08
    ccc4:	addhi	pc, r2, r0, lsl #5
    ccc8:	vpmax.f32	d18, d0, d0
    cccc:	adcsmi	r8, sp, #135	; 0x87
    ccd0:	bicspl	pc, fp, #64, 4
    ccd4:	ldrtmi	fp, [sp], -r8, lsr #31
    ccd8:	ldrmi	r4, [r8, #1192]	; 0x4a8
    ccdc:	streq	lr, [r5, -r7, lsr #23]
    cce0:	blx	feb03eda <__assert_fail@plt+0xfeb01776>
    cce4:	vst3.8	{d19-d21}, [pc], r5
    cce8:	movwcs	r7, #3194	; 0xc7a
    ccec:	ldrmi	sl, [sl], -r6, lsl #18
    ccf0:	ldrmi	r9, [r8], -r0, lsl #2
    ccf4:	stmibeq	r4!, {r0, r3, r4, r9, sl, lr}
    ccf8:	blx	331d1a <__assert_fail@plt+0x32f5b6>
    ccfc:	blx	321d56 <__assert_fail@plt+0x31f5f2>
    cd00:	strls	pc, [r7], #-1028	; 0xfffffbfc
    cd04:	ldmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd08:	mulcs	sp, r4, r7
    cd0c:	ldrbtcc	pc, [pc], #79	; cd14 <__assert_fail@plt+0xa5b0>	; <UNPREDICTABLE>
    cd10:	stcl	7, cr15, [r2], #-980	; 0xfffffc2c
    cd14:	blmi	1c1f6ec <__assert_fail@plt+0x1c1cf88>
    cd18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd1c:	blls	966d8c <__assert_fail@plt+0x964628>
    cd20:			; <UNDEFINED> instruction: 0xf040405a
    cd24:			; <UNDEFINED> instruction: 0x462080d5
    cd28:	pop	{r0, r1, r2, r5, ip, sp, pc}
    cd2c:			; <UNDEFINED> instruction: 0xf7f58ff0
    cd30:	stmdavs	r3, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    cd34:	cmnle	r8, r4, lsl #22
    cd38:			; <UNDEFINED> instruction: 0xf7f52000
    cd3c:	ldmdavs	r0!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}^
    cd40:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    cd44:			; <UNDEFINED> instruction: 0xf7f521c1
    cd48:			; <UNDEFINED> instruction: 0xf1b0eaa2
    cd4c:			; <UNDEFINED> instruction: 0x46813fff
    cd50:			; <UNDEFINED> instruction: 0xf7f5d0ed
    cd54:			; <UNDEFINED> instruction: 0xac21eb12
    cd58:	tstcs	r0, r4, ror #20
    cd5c:			; <UNDEFINED> instruction: 0x4603447a
    cd60:			; <UNDEFINED> instruction: 0xf7f54620
    cd64:	strtmi	lr, [r1], -r8, ror #23
    cd68:	strbmi	r2, [r8], -fp, lsl #4
    cd6c:	bl	febcad48 <__assert_fail@plt+0xfebc85e4>
    cd70:	tstle	sl, fp, lsl #16
    cd74:	andcc	lr, r5, #3506176	; 0x358000
    cd78:	ldmdbvs	r1!, {r3, r6, r9, sl, lr}
    cd7c:			; <UNDEFINED> instruction: 0xf7f54419
    cd80:	ldmibvs	r3!, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    cd84:			; <UNDEFINED> instruction: 0xf0004298
    cd88:			; <UNDEFINED> instruction: 0xf7f5808f
    cd8c:	ldmdavs	r1!, {r5, r6, r8, r9, fp, sp, lr, pc}^
    cd90:	ldrbtcc	pc, [pc], #79	; cd98 <__assert_fail@plt+0xa634>	; <UNPREDICTABLE>
    cd94:	stmdavs	r5, {r1, r8, ip, pc}
    cd98:			; <UNDEFINED> instruction: 0xf7f54628
    cd9c:	stmdbls	r2, {r4, r5, r7, r9, fp, sp, lr, pc}
    cda0:	ldmdami	r3, {r1, r9, sl, lr}^
    cda4:			; <UNDEFINED> instruction: 0xf7f94478
    cda8:	strbmi	pc, [r8], -sp, lsr #24	; <UNPREDICTABLE>
    cdac:	ldc	7, cr15, [sl], #980	; 0x3d4
    cdb0:			; <UNDEFINED> instruction: 0xf7f56870
    cdb4:			; <UNDEFINED> instruction: 0x4628e9bc
    cdb8:	stc	7, cr15, [lr], {245}	; 0xf5
    cdbc:	stmdavs	r1, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    cdc0:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    cdc4:	ldc2	7, cr15, [r6], #996	; 0x3e4
    cdc8:	ldrcs	lr, [r2, #-1956]!	; 0xfffff85c
    cdcc:			; <UNDEFINED> instruction: 0xf73f2f00
    cdd0:	strtmi	sl, [r8], #3966	; 0xf7e
    cdd4:	bicspl	pc, fp, #64, 4
    cdd8:	cfstr32le	mvfx4, [r2, #608]	; 0x260
    cddc:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    cde0:	rsbsle	r2, r2, r0, lsl #22
    cde4:	mulle	r2, lr, r2
    cde8:	bfieq	r7, sl, (invalid: 20:18)
    cdec:	ldmdavs	fp, {r1, r4, r5, sl, ip, lr, pc}
    cdf0:	mvnsle	r2, r0, lsl #22
    cdf4:	bmi	1033a08 <__assert_fail@plt+0x10312a4>
    cdf8:	stmdami	r0, {r0, r5, r9, sl, lr}^
    cdfc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ce00:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    ce04:	blx	ff34adf2 <__assert_fail@plt+0xff34868e>
    ce08:	strtmi	lr, [r2], fp, ror #14
    ce0c:	strb	r2, [r6, -r0, lsl #6]
    ce10:			; <UNDEFINED> instruction: 0xf43f2b00
    ce14:	ldmdami	sl!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    ce18:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    ce1c:	blx	ff04ae0a <__assert_fail@plt+0xff0486a6>
    ce20:			; <UNDEFINED> instruction: 0xf0437a33
    ce24:	eorsvc	r0, r3, #67108864	; 0x4000000
    ce28:	blcs	486c00 <__assert_fail@plt+0x48449c>
    ce2c:	svcge	0x0016f43f
    ce30:			; <UNDEFINED> instruction: 0x46186871
    ce34:	strbmi	r9, [ip], -r2, lsl #6
    ce38:			; <UNDEFINED> instruction: 0xf7f59103
    ce3c:	stmdbls	r3, {r5, r6, r9, fp, sp, lr, pc}
    ce40:	ldmdami	r0!, {r1, r9, sl, lr}
    ce44:			; <UNDEFINED> instruction: 0xf7f94478
    ce48:	blls	cbdc4 <__assert_fail@plt+0xc9660>
    ce4c:			; <UNDEFINED> instruction: 0xf7f54618
    ce50:	ldrb	lr, [pc, -r4, asr #23]
    ce54:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    ce58:	vst1.64	{d30}, [pc]!
    ce5c:			; <UNDEFINED> instruction: 0xe73365fa
    ce60:	b	ffd4ae3c <__assert_fail@plt+0xffd486d8>
    ce64:	ldrbtcc	pc, [pc], #79	; ce6c <__assert_fail@plt+0xa708>	; <UNPREDICTABLE>
    ce68:	strtmi	r6, [r8], -r5, lsl #16
    ce6c:	b	11cae48 <__assert_fail@plt+0x11c86e4>
    ce70:	stmdami	r6!, {r0, r9, sl, lr}
    ce74:			; <UNDEFINED> instruction: 0xf7f94478
    ce78:	strtmi	pc, [r8], -r5, asr #23
    ce7c:	bl	feb4ae58 <__assert_fail@plt+0xfeb486f4>
    ce80:	stmdami	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}
    ce84:	ldrbtmi	r9, [r8], #-770	; 0xfffffcfe
    ce88:	blx	fe2cae76 <__assert_fail@plt+0xfe2c8712>
    ce8c:	ldrmi	r9, [r8], -r2, lsl #22
    ce90:	bl	fe8cae6c <__assert_fail@plt+0xfe8c8708>
    ce94:	ldmdami	pc, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    ce98:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    ce9c:	blx	fe04ae8a <__assert_fail@plt+0xfe048726>
    cea0:			; <UNDEFINED> instruction: 0xf7f56870
    cea4:	strb	lr, [r5], r4, asr #18
    cea8:	andcs	r4, r1, #442368	; 0x6c000
    ceac:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    ceb0:	bl	34ae8c <__assert_fail@plt+0x348728>
    ceb4:			; <UNDEFINED> instruction: 0xf47f2801
    ceb8:	strbmi	sl, [r8], -r8, ror #30
    cebc:	ldc	7, cr15, [r2], #-980	; 0xfffffc2c
    cec0:	stmdacs	r0, {r2, r9, sl, lr}
    cec4:	svcge	0x0061f47f
    cec8:	blmi	546d78 <__assert_fail@plt+0x544614>
    cecc:			; <UNDEFINED> instruction: 0xe792447b
    ced0:	ldmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ced4:	andeq	r4, r1, r0, lsr r1
    ced8:			; <UNDEFINED> instruction: 0x000002b4
    cedc:	andeq	r4, r1, ip, ror #16
    cee0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    cee4:	andeq	r3, r0, r6, lsr r0
    cee8:	strdeq	r3, [r1], -r8
    ceec:	andeq	r2, r0, r4, lsr #26
    cef0:	andeq	r2, r0, r8, asr #28
    cef4:	andeq	r2, r0, sl, lsl #28
    cef8:	andeq	r2, r0, ip, lsl #22
    cefc:	andeq	r2, r0, r6, asr #29
    cf00:	andeq	r2, r0, r2, ror #28
    cf04:	andeq	r2, r0, ip, lsr #29
    cf08:	andeq	r2, r0, r6, ror #26
    cf0c:	andeq	r2, r0, r4, lsr #27
    cf10:	andeq	r2, r0, r6, asr #27
    cf14:	andeq	r2, r0, r2, lsl #28
    cf18:	andeq	r0, r0, sl, lsl #24
    cf1c:	andeq	r2, r0, r0, asr #20
    cf20:	bmi	c9f3ec <__assert_fail@plt+0xc9cc88>
    cf24:	blmi	c9e110 <__assert_fail@plt+0xc9b9ac>
    cf28:	addlt	fp, r2, r0, ror r5
    cf2c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    cf30:	andls	r6, r1, #1179648	; 0x120000
    cf34:	andeq	pc, r0, #79	; 0x4f
    cf38:	mvnlt	r6, ip, lsl r8
    cf3c:	strmi	r7, [r5], -r4, lsl #20
    cf40:	svclt	0x004807a2
    cf44:	ldrle	r2, [r7], #-1024	; 0xfffffc00
    cf48:	streq	pc, [r1], #-20	; 0xffffffec
    cf4c:			; <UNDEFINED> instruction: 0x4669d01f
    cf50:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    cf54:	strmi	r1, [r4], -r3, asr #24
    cf58:			; <UNDEFINED> instruction: 0xf7f5d02a
    cf5c:	addmi	lr, r4, #57344	; 0xe000
    cf60:	blls	413d4 <__assert_fail@plt+0x3ec70>
    cf64:	stmdavs	r8!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
    cf68:	stmia	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf6c:	bllt	141e784 <__assert_fail@plt+0x141c020>
    cf70:	vpmax.u32	d23, d0, d27
    cf74:	eorvc	r0, fp, #0, 6
    cf78:	blmi	71f7f8 <__assert_fail@plt+0x71d094>
    cf7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cf80:	blls	66ff0 <__assert_fail@plt+0x6488c>
    cf84:	qsuble	r4, sl, ip
    cf88:	andlt	r4, r2, r0, lsr #12
    cf8c:	stmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    cf90:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    cf94:	blx	ff3caf82 <__assert_fail@plt+0xff3c881e>
    cf98:	ldmdami	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cf9c:			; <UNDEFINED> instruction: 0xf04f4621
    cfa0:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    cfa4:	blx	bcaf92 <__assert_fail@plt+0xbc882e>
    cfa8:			; <UNDEFINED> instruction: 0xf7f5200d
    cfac:			; <UNDEFINED> instruction: 0xe7e3eb16
    cfb0:	b	134af8c <__assert_fail@plt+0x1348828>
    cfb4:	ldmdami	r2, {r0, r2, fp, sp, lr}
    cfb8:			; <UNDEFINED> instruction: 0xf7f94478
    cfbc:	strtmi	pc, [r8], -r3, lsr #22
    cfc0:	bl	2caf9c <__assert_fail@plt+0x2c8838>
    cfc4:			; <UNDEFINED> instruction: 0xf7f5e7d8
    cfc8:	stmdavs	r9!, {r1, r6, r9, fp, sp, lr, pc}^
    cfcc:	ldrbtcc	pc, [pc], #79	; cfd4 <__assert_fail@plt+0xa870>	; <UNPREDICTABLE>
    cfd0:	stmdami	ip, {r1, r2, fp, sp, lr}
    cfd4:			; <UNDEFINED> instruction: 0xf7f94478
    cfd8:			; <UNDEFINED> instruction: 0x4630fb15
    cfdc:	b	fff4afb8 <__assert_fail@plt+0xfff48854>
    cfe0:			; <UNDEFINED> instruction: 0xf7f5e7ca
    cfe4:	svclt	0x0000e892
    cfe8:	andeq	r3, r1, ip, ror #27
    cfec:			; <UNDEFINED> instruction: 0x000002b4
    cff0:	andeq	r4, r1, lr, asr #10
    cff4:	muleq	r1, r4, sp
    cff8:	andeq	r2, r0, lr, lsl #27
    cffc:			; <UNDEFINED> instruction: 0x00002dbe
    d000:	andeq	r2, r0, r4, lsl #27
    d004:			; <UNDEFINED> instruction: 0x00002db4
    d008:			; <UNDEFINED> instruction: 0x4604b510
    d00c:	teqlt	r8, r0, lsl #17
    d010:			; <UNDEFINED> instruction: 0xf0006821
    d014:	stmiavs	r0!, {r0, r5, r8, fp, ip, sp, lr, pc}
    d018:	stmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d01c:	adcvs	r2, r3, r0, lsl #6
    d020:			; <UNDEFINED> instruction: 0xf7f568e0
    d024:	ldrdcs	lr, [r0], -sl
    d028:	svclt	0x0000bd10
    d02c:			; <UNDEFINED> instruction: 0x4604b510
    d030:	strmi	r2, [r8], -r0, lsl #6
    d034:	eorvs	r6, r3, r1, rrx
    d038:			; <UNDEFINED> instruction: 0xf7f460e3
    d03c:	adcvs	lr, r0, ip, lsl #31
    d040:	ldfltd	f3, [r0, #-0]
    d044:	b	cb020 <__assert_fail@plt+0xc88bc>
    d048:	rscvs	r6, r3, r3, lsl #16
    d04c:	svclt	0x0000bd10
    d050:			; <UNDEFINED> instruction: 0x4604b510
    d054:	strmi	r2, [r8], -r0, lsl #6
    d058:	eorvs	r6, r3, r1, rrx
    d05c:			; <UNDEFINED> instruction: 0xf7f560e3
    d060:	adcvs	lr, r0, r2, lsr #18
    d064:	ldfltd	f3, [r0, #-0]
    d068:	ldmib	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d06c:	rscvs	r6, r3, r3, lsl #16
    d070:	svclt	0x0000bd10
    d074:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
    d078:	addmi	r6, sl, #131072	; 0x20000
    d07c:	andvs	sp, r3, r2, lsl #16
    d080:			; <UNDEFINED> instruction: 0x47704770
    d084:	bne	14a7298 <__assert_fail@plt+0x14a4b34>
    d088:	ldrmi	r6, [r9], #-2
    d08c:			; <UNDEFINED> instruction: 0xf7f44618
    d090:	svclt	0x0000bfc5
    d094:			; <UNDEFINED> instruction: 0xf382fab2
    d098:			; <UNDEFINED> instruction: 0x4604b570
    d09c:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
    d0a0:	svclt	0x00182800
    d0a4:	tstlt	r3, r1, lsl #6
    d0a8:			; <UNDEFINED> instruction: 0x4615bd70
    d0ac:	andcc	lr, r0, #212, 18	; 0x350000
    d0b0:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
    d0b4:	addsmi	r1, r1, #1458176	; 0x164000
    d0b8:			; <UNDEFINED> instruction: 0xf505d308
    d0bc:	ldrmi	r6, [r1], #-384	; 0xfffffe80
    d0c0:			; <UNDEFINED> instruction: 0xf7f56061
    d0c4:	cmplt	r0, lr, lsl sl
    d0c8:	adcvs	r6, r0, r3, lsr #16
    d0cc:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
    d0d0:			; <UNDEFINED> instruction: 0xf7f44631
    d0d4:	stmdavs	r2!, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d0d8:	eorvs	r4, r2, sl, lsr #8
    d0dc:			; <UNDEFINED> instruction: 0xf7f5bd70
    d0e0:	stmdavs	r1!, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    d0e4:	stmiavs	r0!, {r0, r1, fp, sp, lr}
    d0e8:	svclt	0x00082b00
    d0ec:	rscvs	r2, r3, ip, lsl #6
    d0f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d0f4:	ldmlt	r0!, {ip, sp, lr, pc}
    d0f8:	strlt	fp, [r8, #-289]	; 0xfffffedf
    d0fc:			; <UNDEFINED> instruction: 0xffcaf7ff
    d100:	stclt	0, cr2, [r8, #-0]
    d104:	ldrbmi	r2, [r0, -r0]!
    d108:	addlt	fp, r2, r0, lsl r5
    d10c:	strmi	r4, [r8], -r4, lsl #12
    d110:			; <UNDEFINED> instruction: 0xf7f59101
    d114:	stmdbls	r1, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    d118:	strtmi	r4, [r0], -r2, lsl #12
    d11c:	pop	{r1, ip, sp, pc}
    d120:			; <UNDEFINED> instruction: 0xf7ff4010
    d124:	svclt	0x0000bfb7
    d128:			; <UNDEFINED> instruction: 0xf8dfb40e
    d12c:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
    d130:	bge	279354 <__assert_fail@plt+0x276bf0>
    d134:	ldrbtmi	r4, [ip], #2843	; 0xb1b
    d138:			; <UNDEFINED> instruction: 0xf8524604
    d13c:	stmdage	r4, {r2, r8, r9, fp, ip}
    d140:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    d144:	movwls	r6, #22555	; 0x581b
    d148:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d14c:			; <UNDEFINED> instruction: 0xf7f59203
    d150:	stmdacs	r0, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    d154:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    d158:	tstls	r1, r8, lsl #12
    d15c:	ldmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d160:	strmi	r9, [r2], -r1, lsl #18
    d164:			; <UNDEFINED> instruction: 0xf7ff4620
    d168:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d16c:	svc	0x009ef7f4
    d170:	blmi	31f9ac <__assert_fail@plt+0x31d248>
    d174:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d178:	blls	1671e8 <__assert_fail@plt+0x164a84>
    d17c:	qaddle	r4, sl, ip
    d180:	pop	{r0, r1, r2, ip, sp, pc}
    d184:	andlt	r4, r3, r0, lsl r0
    d188:			; <UNDEFINED> instruction: 0xf7f54770
    d18c:	stmdavs	r3, {r5, r6, r8, fp, sp, lr, pc}
    d190:	svclt	0x00082b00
    d194:	rscvs	r2, r3, ip, lsl #6
    d198:			; <UNDEFINED> instruction: 0xf7f4e7ea
    d19c:	svclt	0x0000efb6
    d1a0:	ldrdeq	r3, [r1], -sl
    d1a4:			; <UNDEFINED> instruction: 0x000002b4
    d1a8:	muleq	r1, ip, fp
    d1ac:	strmi	r6, [r3], -r2, asr #17
    d1b0:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
    d1b4:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
    d1b8:	tstcs	r0, sl
    d1bc:	stmib	r3, {r2, r3, r9, sp}^
    d1c0:	ldrbmi	r1, [r0, -r2, lsl #4]!
    d1c4:	svclt	0x0000e720
    d1c8:	blmi	69fa34 <__assert_fail@plt+0x69d2d0>
    d1cc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d1d0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    d1d4:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    d1d8:			; <UNDEFINED> instruction: 0xf04f9301
    d1dc:	mvnlt	r0, r0, lsl #6
    d1e0:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
    d1e4:	andcs	r6, ip, #65536	; 0x10000
    d1e8:	eorvs	r6, r9, r4, lsl #17
    d1ec:	andcc	lr, r2, #192, 18	; 0x300000
    d1f0:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
    d1f4:	bmi	43b740 <__assert_fail@plt+0x438fdc>
    d1f8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    d1fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d200:	subsmi	r9, sl, r1, lsl #22
    d204:			; <UNDEFINED> instruction: 0x4620d111
    d208:	ldclt	0, cr11, [r0, #-12]!
    d20c:			; <UNDEFINED> instruction: 0xf7f54620
    d210:	stmdacs	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    d214:			; <UNDEFINED> instruction: 0x4604bf18
    d218:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    d21c:	blcs	1ebd8 <__assert_fail@plt+0x1c474>
    d220:			; <UNDEFINED> instruction: 0xf7ffd0e0
    d224:			; <UNDEFINED> instruction: 0x4604fef1
    d228:			; <UNDEFINED> instruction: 0xf7f4e7e2
    d22c:	svclt	0x0000ef6e
    d230:	andeq	r3, r1, r4, asr #22
    d234:			; <UNDEFINED> instruction: 0x000002b4
    d238:	andeq	r3, r1, r6, lsl fp
    d23c:	strmi	fp, [r3], -r8, lsl #10
    d240:	stmdblt	r0!, {r6, r7, fp, sp, lr}
    d244:			; <UNDEFINED> instruction: 0xb1096898
    d248:	andvs	r6, fp, fp, lsl r8
    d24c:			; <UNDEFINED> instruction: 0xf7f5bd08
    d250:	andcs	lr, r0, r4, asr #19
    d254:	svclt	0x0000bd08
    d258:	rscscc	pc, pc, #79	; 0x4f
    d25c:	ldmiblt	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d260:	blmi	7dfae0 <__assert_fail@plt+0x7dd37c>
    d264:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d268:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    d26c:	strmi	r4, [sp], -r4, lsl #12
    d270:	teqls	r5, #1769472	; 0x1b0000
    d274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d278:			; <UNDEFINED> instruction: 0xf898f7fe
    d27c:	andcs	fp, r1, r0, asr r9
    d280:	blmi	5dfae8 <__assert_fail@plt+0x5dd384>
    d284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d288:	blls	d672f8 <__assert_fail@plt+0xd64b94>
    d28c:	qsuble	r4, sl, r2
    d290:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    d294:	strbtmi	r4, [sl], -r1, lsr #12
    d298:			; <UNDEFINED> instruction: 0xf7f52003
    d29c:	tstlt	r8, lr, lsl #20
    d2a0:	strb	r2, [sp, r0]!
    d2a4:			; <UNDEFINED> instruction: 0x4629aa1a
    d2a8:			; <UNDEFINED> instruction: 0xf7f52003
    d2ac:	stmdacs	r0, {r1, r2, r9, fp, sp, lr, pc}
    d2b0:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d2b4:	ldmib	sp, {r8}^
    d2b8:	addsmi	r2, r9, #1744830464	; 0x68000000
    d2bc:	addsmi	fp, r0, #8, 30
    d2c0:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    d2c4:	ldmib	sp, {r3, r4, r8}^
    d2c8:	addsmi	r2, r9, #-939524096	; 0xc8000000
    d2cc:	addsmi	fp, r0, #6, 30
    d2d0:	andcs	r2, r0, r1
    d2d4:			; <UNDEFINED> instruction: 0xf7f4e7d4
    d2d8:	svclt	0x0000ef18
    d2dc:	andeq	r3, r1, ip, lsr #21
    d2e0:			; <UNDEFINED> instruction: 0x000002b4
    d2e4:	andeq	r3, r1, ip, lsl #21
    d2e8:			; <UNDEFINED> instruction: 0xf0002900
    d2ec:	b	fe02d7ec <__assert_fail@plt+0xfe02b088>
    d2f0:	svclt	0x00480c01
    d2f4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    d2f8:	tsthi	pc, r0	; <UNPREDICTABLE>
    d2fc:	svclt	0x00480003
    d300:	addmi	r4, fp, #805306372	; 0x30000004
    d304:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    d308:			; <UNDEFINED> instruction: 0xf0004211
    d30c:	blx	feced7a0 <__assert_fail@plt+0xfeceb03c>
    d310:	blx	fec89d24 <__assert_fail@plt+0xfec875c0>
    d314:	bl	fe849520 <__assert_fail@plt+0xfe846dbc>
    d318:			; <UNDEFINED> instruction: 0xf1c20202
    d31c:	andge	r0, r4, pc, lsl r2
    d320:	andne	lr, r2, #0, 22
    d324:	andeq	pc, r0, pc, asr #32
    d328:	svclt	0x00004697
    d32c:	andhi	pc, r0, pc, lsr #7
    d330:	svcvc	0x00c1ebb3
    d334:	bl	103cf3c <__assert_fail@plt+0x103a7d8>
    d338:	svclt	0x00280000
    d33c:	bicvc	lr, r1, #166912	; 0x28c00
    d340:	svcvc	0x0081ebb3
    d344:	bl	103cf4c <__assert_fail@plt+0x103a7e8>
    d348:	svclt	0x00280000
    d34c:	orrvc	lr, r1, #166912	; 0x28c00
    d350:	svcvc	0x0041ebb3
    d354:	bl	103cf5c <__assert_fail@plt+0x103a7f8>
    d358:	svclt	0x00280000
    d35c:	movtvc	lr, #7075	; 0x1ba3
    d360:	svcvc	0x0001ebb3
    d364:	bl	103cf6c <__assert_fail@plt+0x103a808>
    d368:	svclt	0x00280000
    d36c:	movwvc	lr, #7075	; 0x1ba3
    d370:	svcvs	0x00c1ebb3
    d374:	bl	103cf7c <__assert_fail@plt+0x103a818>
    d378:	svclt	0x00280000
    d37c:	bicvs	lr, r1, #166912	; 0x28c00
    d380:	svcvs	0x0081ebb3
    d384:	bl	103cf8c <__assert_fail@plt+0x103a828>
    d388:	svclt	0x00280000
    d38c:	orrvs	lr, r1, #166912	; 0x28c00
    d390:	svcvs	0x0041ebb3
    d394:	bl	103cf9c <__assert_fail@plt+0x103a838>
    d398:	svclt	0x00280000
    d39c:	movtvs	lr, #7075	; 0x1ba3
    d3a0:	svcvs	0x0001ebb3
    d3a4:	bl	103cfac <__assert_fail@plt+0x103a848>
    d3a8:	svclt	0x00280000
    d3ac:	movwvs	lr, #7075	; 0x1ba3
    d3b0:	svcpl	0x00c1ebb3
    d3b4:	bl	103cfbc <__assert_fail@plt+0x103a858>
    d3b8:	svclt	0x00280000
    d3bc:	bicpl	lr, r1, #166912	; 0x28c00
    d3c0:	svcpl	0x0081ebb3
    d3c4:	bl	103cfcc <__assert_fail@plt+0x103a868>
    d3c8:	svclt	0x00280000
    d3cc:	orrpl	lr, r1, #166912	; 0x28c00
    d3d0:	svcpl	0x0041ebb3
    d3d4:	bl	103cfdc <__assert_fail@plt+0x103a878>
    d3d8:	svclt	0x00280000
    d3dc:	movtpl	lr, #7075	; 0x1ba3
    d3e0:	svcpl	0x0001ebb3
    d3e4:	bl	103cfec <__assert_fail@plt+0x103a888>
    d3e8:	svclt	0x00280000
    d3ec:	movwpl	lr, #7075	; 0x1ba3
    d3f0:	svcmi	0x00c1ebb3
    d3f4:	bl	103cffc <__assert_fail@plt+0x103a898>
    d3f8:	svclt	0x00280000
    d3fc:	bicmi	lr, r1, #166912	; 0x28c00
    d400:	svcmi	0x0081ebb3
    d404:	bl	103d00c <__assert_fail@plt+0x103a8a8>
    d408:	svclt	0x00280000
    d40c:	orrmi	lr, r1, #166912	; 0x28c00
    d410:	svcmi	0x0041ebb3
    d414:	bl	103d01c <__assert_fail@plt+0x103a8b8>
    d418:	svclt	0x00280000
    d41c:	movtmi	lr, #7075	; 0x1ba3
    d420:	svcmi	0x0001ebb3
    d424:	bl	103d02c <__assert_fail@plt+0x103a8c8>
    d428:	svclt	0x00280000
    d42c:	movwmi	lr, #7075	; 0x1ba3
    d430:	svccc	0x00c1ebb3
    d434:	bl	103d03c <__assert_fail@plt+0x103a8d8>
    d438:	svclt	0x00280000
    d43c:	biccc	lr, r1, #166912	; 0x28c00
    d440:	svccc	0x0081ebb3
    d444:	bl	103d04c <__assert_fail@plt+0x103a8e8>
    d448:	svclt	0x00280000
    d44c:	orrcc	lr, r1, #166912	; 0x28c00
    d450:	svccc	0x0041ebb3
    d454:	bl	103d05c <__assert_fail@plt+0x103a8f8>
    d458:	svclt	0x00280000
    d45c:	movtcc	lr, #7075	; 0x1ba3
    d460:	svccc	0x0001ebb3
    d464:	bl	103d06c <__assert_fail@plt+0x103a908>
    d468:	svclt	0x00280000
    d46c:	movwcc	lr, #7075	; 0x1ba3
    d470:	svccs	0x00c1ebb3
    d474:	bl	103d07c <__assert_fail@plt+0x103a918>
    d478:	svclt	0x00280000
    d47c:	biccs	lr, r1, #166912	; 0x28c00
    d480:	svccs	0x0081ebb3
    d484:	bl	103d08c <__assert_fail@plt+0x103a928>
    d488:	svclt	0x00280000
    d48c:	orrcs	lr, r1, #166912	; 0x28c00
    d490:	svccs	0x0041ebb3
    d494:	bl	103d09c <__assert_fail@plt+0x103a938>
    d498:	svclt	0x00280000
    d49c:	movtcs	lr, #7075	; 0x1ba3
    d4a0:	svccs	0x0001ebb3
    d4a4:	bl	103d0ac <__assert_fail@plt+0x103a948>
    d4a8:	svclt	0x00280000
    d4ac:	movwcs	lr, #7075	; 0x1ba3
    d4b0:	svcne	0x00c1ebb3
    d4b4:	bl	103d0bc <__assert_fail@plt+0x103a958>
    d4b8:	svclt	0x00280000
    d4bc:	bicne	lr, r1, #166912	; 0x28c00
    d4c0:	svcne	0x0081ebb3
    d4c4:	bl	103d0cc <__assert_fail@plt+0x103a968>
    d4c8:	svclt	0x00280000
    d4cc:	orrne	lr, r1, #166912	; 0x28c00
    d4d0:	svcne	0x0041ebb3
    d4d4:	bl	103d0dc <__assert_fail@plt+0x103a978>
    d4d8:	svclt	0x00280000
    d4dc:	movtne	lr, #7075	; 0x1ba3
    d4e0:	svcne	0x0001ebb3
    d4e4:	bl	103d0ec <__assert_fail@plt+0x103a988>
    d4e8:	svclt	0x00280000
    d4ec:	movwne	lr, #7075	; 0x1ba3
    d4f0:	svceq	0x00c1ebb3
    d4f4:	bl	103d0fc <__assert_fail@plt+0x103a998>
    d4f8:	svclt	0x00280000
    d4fc:	biceq	lr, r1, #166912	; 0x28c00
    d500:	svceq	0x0081ebb3
    d504:	bl	103d10c <__assert_fail@plt+0x103a9a8>
    d508:	svclt	0x00280000
    d50c:	orreq	lr, r1, #166912	; 0x28c00
    d510:	svceq	0x0041ebb3
    d514:	bl	103d11c <__assert_fail@plt+0x103a9b8>
    d518:	svclt	0x00280000
    d51c:	movteq	lr, #7075	; 0x1ba3
    d520:	svceq	0x0001ebb3
    d524:	bl	103d12c <__assert_fail@plt+0x103a9c8>
    d528:	svclt	0x00280000
    d52c:	movweq	lr, #7075	; 0x1ba3
    d530:	svceq	0x0000f1bc
    d534:	submi	fp, r0, #72, 30	; 0x120
    d538:	b	fe71f300 <__assert_fail@plt+0xfe71cb9c>
    d53c:	svclt	0x00480f00
    d540:	ldrbmi	r4, [r0, -r0, asr #4]!
    d544:	andcs	fp, r0, r8, lsr pc
    d548:	b	13fd160 <__assert_fail@plt+0x13fa9fc>
    d54c:			; <UNDEFINED> instruction: 0xf04070ec
    d550:	ldrbmi	r0, [r0, -r1]!
    d554:			; <UNDEFINED> instruction: 0xf281fab1
    d558:	andseq	pc, pc, #-2147483600	; 0x80000030
    d55c:	svceq	0x0000f1bc
    d560:			; <UNDEFINED> instruction: 0xf002fa23
    d564:	submi	fp, r0, #72, 30	; 0x120
    d568:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    d56c:			; <UNDEFINED> instruction: 0xf06fbfc8
    d570:	svclt	0x00b84000
    d574:	andmi	pc, r0, pc, asr #32
    d578:	ldmdalt	r6!, {ip, sp, lr, pc}^
    d57c:	rscsle	r2, r4, r0, lsl #18
    d580:	andmi	lr, r3, sp, lsr #18
    d584:	mrc2	7, 5, pc, cr3, cr15, {7}
    d588:			; <UNDEFINED> instruction: 0x4006e8bd
    d58c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    d590:	smlatbeq	r3, r1, fp, lr
    d594:	svclt	0x00004770
    d598:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    d59c:	svclt	0x00be2900
    d5a0:			; <UNDEFINED> instruction: 0xf04f2000
    d5a4:	and	r4, r6, r0, lsl #2
    d5a8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    d5ac:			; <UNDEFINED> instruction: 0xf06fbf1c
    d5b0:			; <UNDEFINED> instruction: 0xf04f4100
    d5b4:			; <UNDEFINED> instruction: 0xf00030ff
    d5b8:			; <UNDEFINED> instruction: 0xf1adb857
    d5bc:	stmdb	sp!, {r3, sl, fp}^
    d5c0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    d5c4:	blcs	441f0 <__assert_fail@plt+0x41a8c>
    d5c8:			; <UNDEFINED> instruction: 0xf000db1a
    d5cc:			; <UNDEFINED> instruction: 0xf8ddf853
    d5d0:	ldmib	sp, {r2, sp, lr, pc}^
    d5d4:	andlt	r2, r4, r2, lsl #6
    d5d8:	submi	r4, r0, #112, 14	; 0x1c00000
    d5dc:	cmpeq	r1, r1, ror #22
    d5e0:	blle	6d81e8 <__assert_fail@plt+0x6d5a84>
    d5e4:			; <UNDEFINED> instruction: 0xf846f000
    d5e8:	ldrd	pc, [r4], -sp
    d5ec:	movwcs	lr, #10717	; 0x29dd
    d5f0:	submi	fp, r0, #4
    d5f4:	cmpeq	r1, r1, ror #22
    d5f8:	bl	18ddf48 <__assert_fail@plt+0x18db7e4>
    d5fc:	ldrbmi	r0, [r0, -r3, asr #6]!
    d600:	bl	18ddf50 <__assert_fail@plt+0x18db7ec>
    d604:			; <UNDEFINED> instruction: 0xf0000343
    d608:			; <UNDEFINED> instruction: 0xf8ddf835
    d60c:	ldmib	sp, {r2, sp, lr, pc}^
    d610:	andlt	r2, r4, r2, lsl #6
    d614:	bl	185df1c <__assert_fail@plt+0x185b7b8>
    d618:	ldrbmi	r0, [r0, -r1, asr #2]!
    d61c:	bl	18ddf6c <__assert_fail@plt+0x18db808>
    d620:			; <UNDEFINED> instruction: 0xf0000343
    d624:			; <UNDEFINED> instruction: 0xf8ddf827
    d628:	ldmib	sp, {r2, sp, lr, pc}^
    d62c:	andlt	r2, r4, r2, lsl #6
    d630:	bl	18ddf80 <__assert_fail@plt+0x18db81c>
    d634:	ldrbmi	r0, [r0, -r3, asr #6]!
    d638:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    d63c:	svclt	0x00082900
    d640:	svclt	0x001c2800
    d644:	mvnscc	pc, pc, asr #32
    d648:	rscscc	pc, pc, pc, asr #32
    d64c:	stmdalt	ip, {ip, sp, lr, pc}
    d650:	stfeqd	f7, [r8], {173}	; 0xad
    d654:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    d658:			; <UNDEFINED> instruction: 0xf80cf000
    d65c:	ldrd	pc, [r4], -sp
    d660:	movwcs	lr, #10717	; 0x29dd
    d664:	ldrbmi	fp, [r0, -r4]!
    d668:			; <UNDEFINED> instruction: 0xf04fb502
    d66c:			; <UNDEFINED> instruction: 0xf7f40008
    d670:	stclt	12, cr14, [r2, #-400]	; 0xfffffe70
    d674:	svclt	0x00084299
    d678:	push	{r4, r7, r9, lr}
    d67c:			; <UNDEFINED> instruction: 0x46044ff0
    d680:	andcs	fp, r0, r8, lsr pc
    d684:			; <UNDEFINED> instruction: 0xf8dd460d
    d688:	svclt	0x0038c024
    d68c:	cmnle	fp, #1048576	; 0x100000
    d690:			; <UNDEFINED> instruction: 0x46994690
    d694:			; <UNDEFINED> instruction: 0xf283fab3
    d698:	rsbsle	r2, r0, r0, lsl #22
    d69c:			; <UNDEFINED> instruction: 0xf385fab5
    d6a0:	rsble	r2, r8, r0, lsl #26
    d6a4:			; <UNDEFINED> instruction: 0xf1a21ad2
    d6a8:	blx	250f30 <__assert_fail@plt+0x24e7cc>
    d6ac:	blx	24c2bc <__assert_fail@plt+0x249b58>
    d6b0:			; <UNDEFINED> instruction: 0xf1c2f30e
    d6b4:	b	12cf33c <__assert_fail@plt+0x12ccbd8>
    d6b8:	blx	a102cc <__assert_fail@plt+0xa0db68>
    d6bc:	b	130a2e0 <__assert_fail@plt+0x1307b7c>
    d6c0:	blx	2102d4 <__assert_fail@plt+0x20db70>
    d6c4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    d6c8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    d6cc:	andcs	fp, r0, ip, lsr pc
    d6d0:	movwle	r4, #42497	; 0xa601
    d6d4:	bl	fed156e0 <__assert_fail@plt+0xfed12f7c>
    d6d8:	blx	e708 <__assert_fail@plt+0xbfa4>
    d6dc:	blx	849b1c <__assert_fail@plt+0x8473b8>
    d6e0:	bl	198a304 <__assert_fail@plt+0x1987ba0>
    d6e4:	tstmi	r9, #46137344	; 0x2c00000
    d6e8:	bcs	1d930 <__assert_fail@plt+0x1b1cc>
    d6ec:	b	14017e4 <__assert_fail@plt+0x13ff080>
    d6f0:	b	13cf860 <__assert_fail@plt+0x13cd0fc>
    d6f4:	b	120fc68 <__assert_fail@plt+0x120d504>
    d6f8:	ldrmi	r7, [r6], -fp, asr #17
    d6fc:	bl	fed45730 <__assert_fail@plt+0xfed42fcc>
    d700:	bl	194e328 <__assert_fail@plt+0x194bbc4>
    d704:	ldmne	fp, {r0, r3, r9, fp}^
    d708:	beq	2c8438 <__assert_fail@plt+0x2c5cd4>
    d70c:			; <UNDEFINED> instruction: 0xf14a1c5c
    d710:	cfsh32cc	mvfx0, mvfx1, #0
    d714:	strbmi	sp, [sp, #-7]
    d718:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    d71c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    d720:	adfccsz	f4, f1, #5.0
    d724:	blx	181f08 <__assert_fail@plt+0x17f7a4>
    d728:	blx	94b34c <__assert_fail@plt+0x948be8>
    d72c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    d730:	vseleq.f32	s30, s28, s11
    d734:	blx	953b3c <__assert_fail@plt+0x9513d8>
    d738:	b	110b748 <__assert_fail@plt+0x1108fe4>
    d73c:			; <UNDEFINED> instruction: 0xf1a2040e
    d740:			; <UNDEFINED> instruction: 0xf1c20720
    d744:	blx	20efcc <__assert_fail@plt+0x20c868>
    d748:	blx	14a358 <__assert_fail@plt+0x147bf4>
    d74c:	blx	14b370 <__assert_fail@plt+0x148c0c>
    d750:	b	1109f60 <__assert_fail@plt+0x11077fc>
    d754:	blx	90e378 <__assert_fail@plt+0x90bc14>
    d758:	bl	118af78 <__assert_fail@plt+0x1188814>
    d75c:	teqmi	r3, #1073741824	; 0x40000000
    d760:	strbmi	r1, [r5], -r0, lsl #21
    d764:	tsteq	r3, r1, ror #22
    d768:	svceq	0x0000f1bc
    d76c:	stmib	ip, {r0, ip, lr, pc}^
    d770:	pop	{r8, sl, lr}
    d774:	blx	fed3173c <__assert_fail@plt+0xfed2efd8>
    d778:	msrcc	CPSR_, #132, 6	; 0x10000002
    d77c:	blx	fee475cc <__assert_fail@plt+0xfee44e68>
    d780:	blx	fed8a1a8 <__assert_fail@plt+0xfed87a44>
    d784:	eorcc	pc, r0, #335544322	; 0x14000002
    d788:	orrle	r2, fp, r0, lsl #26
    d78c:	svclt	0x0000e7f3
    d790:	mvnsmi	lr, #737280	; 0xb4000
    d794:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    d798:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    d79c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    d7a0:	bl	feb4b778 <__assert_fail@plt+0xfeb49014>
    d7a4:	blne	1d9e9a0 <__assert_fail@plt+0x1d9c23c>
    d7a8:	strhle	r1, [sl], -r6
    d7ac:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    d7b0:	svccc	0x0004f855
    d7b4:	strbmi	r3, [sl], -r1, lsl #8
    d7b8:	ldrtmi	r4, [r8], -r1, asr #12
    d7bc:	adcmi	r4, r6, #152, 14	; 0x2600000
    d7c0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d7c4:	svclt	0x000083f8
    d7c8:	andeq	r3, r1, sl, lsr #7
    d7cc:	andeq	r3, r1, r0, lsr #7
    d7d0:	svclt	0x00004770
    d7d4:	tstcs	r0, r2, lsl #22
    d7d8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    d7dc:	mcrlt	7, 2, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d7e0:	andeq	r3, r1, r8, lsr #16

Disassembly of section .fini:

0000d7e4 <.fini>:
    d7e4:	push	{r3, lr}
    d7e8:	pop	{r3, pc}
