// Seed: 228063677
module module_0 ();
  always begin : LABEL_0
    id_1 <= "" - 1;
  end
  wire id_3;
  assign module_1.type_24 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input tri id_8,
    output tri id_9,
    output logic id_10,
    input wand id_11,
    input wire id_12,
    input tri1 id_13,
    output tri0 id_14,
    output wire id_15,
    input tri id_16,
    input tri1 id_17,
    input supply1 id_18
);
  always @(posedge id_12 or negedge id_8)
    @(negedge 1) begin : LABEL_0
      id_10 = #1 1'b0;
    end
  module_0 modCall_1 ();
  wire id_20, id_21;
endmodule
