<h1 align="center">Awesome RISC-V Resources</h1>
<div align="center">
<img src="https://awesome.re/badge.svg" alt="Awesome Badge"/>
<img src="https://img.shields.io/static/v1?label=%F0%9F%8C%9F&message=If%20Useful&style=style=flat&color=BC4E99" alt="Star Badge"/>
<a href="https://github.com/suryakantamangaraj/AwesomeRISC-VResources/blob/master/LICENSE"><img src="https://img.shields.io/github/license/suryakantamangaraj/AwesomeRISC-VResources?color=brightgreen" alt="License Badge"/></a>
</a><br>

<i>A curated list of awesome RISC-V resources</i>

<i>Hopefully this repo can serve as a source of inspiration for your RISC-V related projects!</i>

<a href="https://github.com/suryakantamangaraj/AwesomeRISC-VResources/stargazers"><img src="https://img.shields.io/github/stars/suryakantamangaraj/AwesomeRISC-VResources" alt="Stars Badge"/></a>
<a href="https://github.com/suryakantamangaraj/AwesomeRISC-VResources/pulls"><img src="https://img.shields.io/github/issues-pr/suryakantamangaraj/AwesomeRISC-VResources" alt="Pull Requests Badge"/></a>
<a href="https://github.com/suryakantamangaraj/AwesomeRISC-VResources/issues"><img src="https://img.shields.io/github/issues/suryakantamangaraj/AwesomeRISC-VResources" alt="Issues Badge"/></a>
<a href="https://github.com/suryakantamangaraj/AwesomeRISC-VResources/graphs/contributors"><img alt="GitHub contributors" src="https://img.shields.io/github/contributors/suryakantamangaraj/AwesomeRISC-VResources?color=2b9348"></a>

<i>Loved the project? Please support it to improve!</i>

</div>

#

### Contents
- [Open Source Implementations](#open-source-implementations)
  - [Cores](#cores)
  - [SoCs](#socs)
  - [Deprecated](#deprecated)
- [Toolchains](#toolchains)
  - [HDLs](#hdls)
  - [Simulators/Emulators](#simulatorsemulators)
  - [Design Environment](#design-environment)
  - [Testing Environment](#testing-environment)
  - [Others](#others)
- [Resources](#resources)
  - [Others](#others-1)
- [Contribute](#contribute)
- [License](#license)


## Open Source Implementations
A curated list of awesome RISC-V open source implementations which will inspire you to make yours.

### Cores
- [riscv-boom](https://github.com/riscv-boom/riscv-boom) - The Berkeley Out-of-Order RISC-V Processor
- [Shakti C-Class](https://gitlab.com/shaktiproject/cores/c-class) - Shakti C-Class Core
- [Shakti E-Class](https://gitlab.com/shaktiproject/cores/e-class) - Shakti E-Class Core
- [CVA6](https://github.com/openhwgroup/cva6) - CVA6 RISC-V CPU
- [CV32E40P](https://github.com/openhwgroup/cv32e40p) - OpenHW Group CORE-V CV32E40P RISC-V IP
- [FWRISC](https://github.com/mballance/fwrisc) - a Featherweight RISC-V implementation
- [FWRISC-S](https://github.com/mballance/fwrisc-s)
- [Ibex](https://github.com/lowRISC/ibex) - Ibex RISC-V Core
- [Minerva](https://github.com/lambdaconcept/minerva) - a 32-bit RISC-V soft processor
- [PicoRV32](https://github.com/cliffordwolf/picorv32) - a Size-Optimized RISC-V CPU
- [riscv-mini](https://github.com/ucb-bar/riscv-mini)
- [Rocket](https://github.com/chipsalliance/rocket-chip) - Rocket Chip Generator ðŸš€
- [SERV](https://github.com/olofk/serv) - SERV is an award-winning bit-serial RISC-V core
- [SweRV](https://github.com/chipsalliance/Cores-SweRV) - EH1 SweRV RISC-V CoreTM 1.8 from Western Digital
- [VexRiscv](https://github.com/SpinalHDL/VexRiscv)
- [SSRV](https://github.com/risclite/SuperScalar-RISCV-CPU) - SuperScalar-RISCV-CPU
- [Leros](https://github.com/leros-dev/leros) - a Tiny Processor Core
- [patmos](https://github.com/t-crest/patmos) - a time-predictable VLIW processor
- [lipsi](https://github.com/schoeberl/lipsi) - Lipsi: Probably the Smallest Processor in the World
- [DANA](https://github.com/bu-icsg/dana) - Dynamically Allocated Neural Network (DANA) Accelerator
- [Sodor](https://github.com/ucb-bar/riscv-sodor)
- [Taiga](https://gitlab.com/sfu-rcl/Taiga) - Taiga is a 32-bit RISC-V processor 
- [Reindeer](https://github.com/PulseRain/Reindeer) - PulseRain Reindeer - RISCV RV32I[M] Soft CPU
- [Rattlesnake](https://github.com/PulseRain/Rattlesnake) - RISC-V RV32IMC Soft CPU, with a Security-Hardened Processor Core

### SoCs
-[Shakti SoC](https://gitlab.com/shaktiproject/cores/shakti-soc)


### Deprecated
- [zscale](https://github.com/ucb-bar/zscale)
- [Ariane](https://github.com/pulp-platform/ariane)
- [SweRV from WD](https://github.com/westerndigitalcorporation/swerv_eh1_fpga) - FPGA Reference Design for the SweRV RISC-V CoreTM from Western Digital

## Toolchains

### HDLs
- [CHISEL](https://github.com/freechipsproject/chisel3)

### Simulators/Emulators
- [Verilator](https://github.com/verilator/verilator) - The fastest Verilog/SystemVerilog simulator.
- [Dromajo](https://github.com/chipsalliance/dromajo) - Esperanto Technology's RISC-V Reference Model
- [TLBSim](https://github.com/nbdd0121/TLBSim) - Fast TLB simulator for RISC-V systems

### Design Environment
- [Treadle](https://github.com/freechipsproject/treadle) - A Chisel/Firrtl Execution Engine
- [Firrtl](https://github.com/freechipsproject/firrtl) - Flexible Internal Representation for RTL


### Testing Environment
-[CHISEL Tester](https://github.com/freechipsproject/chisel-testers)

### Others



## Resources

### Others
- [UVM](https://github.com/SymbiFlow/uvm)
- [CHISEL Bootcamp](https://github.com/freechipsproject/chisel-bootcamp)
- [CHISEL Cheatsheet](https://github.com/freechipsproject/chisel-cheatsheet)
- [FTPVL](https://github.com/TypingKoala/FPGA-Tool-Performance-Visualization-Library) - FPGA Tool Performance Visualization Library

## Contribute
Contributions are welcome!
Please read the [contribution guidelines](Contributing.md) first.

## License
[![CC0](https://licensebuttons.net/p/zero/1.0/88x31.png)](https://creativecommons.org/publicdomain/zero/1.0/)

To the extent possible under law, [Surya Raj](https://suryaraj.me) has waived all copyright and related or neighboring rights to this work.



