// Seed: 3535983571
module module_0 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6
);
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd18,
    parameter id_4 = 32'd87
) (
    output tri id_0,
    input supply0 _id_1,
    output tri0 _id_2
    , id_8,
    output tri1 id_3,
    input tri1 _id_4,
    input supply1 id_5,
    output uwire id_6
);
  assign id_8 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_5,
      id_5,
      id_6,
      id_5
  );
  wire id_10 = id_10, id_11;
  tri1 [id_4 : 1  -  {  id_1  ,  1  }] id_12;
  assign id_12 = 1 ? -1 : id_4;
  wire [id_2 : 1] id_13;
  parameter id_14 = 1;
  class id_15;
  endclass
endmodule
