
---------- Begin Simulation Statistics ----------
final_tick                               81939664274500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77596                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792512                       # Number of bytes of host memory used
host_op_rate                                   124459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.87                       # Real time elapsed on the host
host_tick_rate                               20143971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002596                       # Number of seconds simulated
sim_ticks                                  2596017000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              584                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 584                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    76                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       633364                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       862106                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499336                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       633364                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       134028                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          945955                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41130                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2989                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14093181                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120974                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20834                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1272110                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1258286                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5014003                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.198934                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.128018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       748057     14.92%     14.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1882274     37.54%     52.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       421201      8.40%     60.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       194001      3.87%     64.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       160878      3.21%     67.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       147806      2.95%     70.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       140367      2.80%     73.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        47309      0.94%     74.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1272110     25.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5014003                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.519201                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.519201                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2270862                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17652837                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           560421                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1572358                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          21056                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        758111                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3695670                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    68                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412250                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    70                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              945955                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            857276                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4290013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4061                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10971081                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           42112                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.182194                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       871556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540466                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.113069                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5182816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.452893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.556977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2369151     45.71%     45.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           137673      2.66%     48.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106353      2.05%     50.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149330      2.88%     53.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           182274      3.52%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335375      6.47%     63.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           167994      3.24%     66.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           193921      3.74%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1540745     29.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5182816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2745706                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1368521                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34354                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           782052                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.232889                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5102373                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412250                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          149462                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3723891                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1429979                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17297806                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3690123                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35399                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16785204                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             98                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         11831                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          21056                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         11944                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       382847                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       118266                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31779                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5529                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26962642                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16767420                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498480                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13440348                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.229464                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16774561                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29051959                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13103198                       # number of integer regfile writes
system.switch_cpus.ipc                       1.926035                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.926035                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100256      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10415841     61.92%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86857      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35034      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342944      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129241      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161094      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63351      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138926      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           50      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176423      1.05%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23335      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13134      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3418960     20.33%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413947      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279639      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          487      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16820611                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1588358                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3152603                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1546643                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1899602                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              202243                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012024                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          118457     58.57%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            146      0.07%     58.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3338      1.65%     60.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            32      0.02%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2428      1.20%     61.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     61.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     61.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9835      4.86%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          58567     28.96%     95.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           426      0.21%     95.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         9014      4.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15334240                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35948904                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15220777                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16656721                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17297784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16820611                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           22                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1258260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75234                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1777698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5182816                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.245458                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.228402                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       646654     12.48%     12.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       613559     11.84%     24.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       883814     17.05%     41.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       831392     16.04%     57.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       726773     14.02%     71.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       617349     11.91%     83.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       353043      6.81%     90.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       248703      4.80%     94.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261529      5.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5182816                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.239709                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              857304                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       380403                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       317019                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3723891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1429979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6738569                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5192013                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          191645                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         135058                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           866931                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         527041                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2669                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54998031                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17534431                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22506637                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2013559                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1190177                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          21056                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2089617                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1773943                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3014026                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30086018                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4062157                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21039645                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34765006                       # The number of ROB writes
system.switch_cpus.timesIdled                     141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             70                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1077                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           75                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1732                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1732                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1077                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       184576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       184576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  184576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2809                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3773498                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14749750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2596017000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5543                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19321                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           373                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2844416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2884032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1127                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26958                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002597                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26888     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     70      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26958                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44484000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38178000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            558998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          241                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23334                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23575                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          241                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23334                       # number of overall hits
system.l2.overall_hits::total                   23575                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          131                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2118                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2256                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          131                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2118                       # number of overall misses
system.l2.overall_misses::total                  2256                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10270000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    168575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178845000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10270000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    168575000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178845000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25831                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25831                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.352151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.083215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.352151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.083215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78396.946565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79591.595845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79275.265957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78396.946565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79591.595845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79275.265957                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  75                       # number of writebacks
system.l2.writebacks::total                        75                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    147395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    156355000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     36632584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    147395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    192987584                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.352151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.083215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.352151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.083215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68396.946565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69591.595845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69522.009782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66243.370705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68396.946565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69591.595845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68874.940757                       # average overall mshr miss latency
system.l2.replacements                            170                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18986                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18986                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              246                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          246                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          246                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          553                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            553                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     36632584                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     36632584                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66243.370705                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66243.370705                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        17589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17589                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1732                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    134015000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     134015000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.089596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.089643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77420.566147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77375.866051                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    116705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    116705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.089596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.089592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67420.566147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67420.566147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10270000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10270000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.352151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.353887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78396.946565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77803.030303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.352151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.351206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68396.946565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68396.946565                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     34560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.063112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89302.325581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88163.265306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     30690000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30690000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.063112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79302.325581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79302.325581                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2228.981073                       # Cycle average of tags in use
system.l2.tags.total_refs                        1225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.205882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.362688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.304826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   442.783816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   102.113165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1674.416589                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.108102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.024930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.408793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.544185                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           540                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2009                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.131836                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.518311                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    204877                       # Number of tag accesses
system.l2.tags.data_accesses                   204877                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        35392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       135552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             179776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           75                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 75                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            147919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     13633193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3229563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     52215375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69250702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3229563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3254216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1848986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1848986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1848986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           147919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     13633193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3229563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     52215375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             71099688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002208498750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 49                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         75                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       75                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               11                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31902255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                83614755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11567.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30317.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      38                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   75                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.821705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.008444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.327616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          217     33.64%     33.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          182     28.22%     61.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           84     13.02%     74.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      8.68%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      3.57%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.02%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.09%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.86%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      7.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          645                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    224.796458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1455.893883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 176512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  179328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        67.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2490583000                       # Total gap between requests
system.mem_ctrls.avgGap                     865687.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        35392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       132736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 13633192.694809010252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3229562.826437577140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 51130635.893370501697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1281963.870036290260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           75                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     19290253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3562750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     60761752                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19248140500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34882.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27196.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28688.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 256641873.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2049180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1089165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6426000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              88740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     204675120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        238732530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        795806400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1248867135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.070476                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2066403000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    443023500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2556120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1358610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13266120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     204675120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        305839770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        739296000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1267174440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.122551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1919344501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    590081999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2596006500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       856858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           856873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       856858                       # number of overall hits
system.cpu.icache.overall_hits::total          856873                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          418                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15089500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15089500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15089500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15089500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       857276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       857292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       857276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       857292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 36099.282297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36013.126492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 36099.282297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36013.126492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13376500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13376500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13376500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13376500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000434                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000434                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 35958.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35958.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 35958.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35958.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       856858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          856873                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15089500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15089500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       857276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       857292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 36099.282297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36013.126492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13376500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13376500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 35958.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35958.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39997                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.589431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1714957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1714957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4684358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4684359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4684358                       # number of overall hits
system.cpu.dcache.overall_hits::total         4684359                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26570                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26564                       # number of overall misses
system.cpu.dcache.overall_misses::total         26570                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    494673497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    494673497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    494673497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    494673497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4710922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4710929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4710922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4710929                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005639                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005640                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18621.950647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18617.745465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18621.950647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18617.745465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2388                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.925000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18986                       # number of writebacks
system.cpu.dcache.writebacks::total             18986                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1112                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25452                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25452                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    453175497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    453175497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    453175497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    453175497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005403                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005403                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005403                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005403                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17805.103607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17805.103607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 17805.103607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17805.103607                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24434                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    127600000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    127600000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3312752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3312757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17617.009526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17604.856512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    105459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    105459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17198.222440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17198.222440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19321                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    367073497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    367073497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18998.680037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18997.696771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    347715997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    347715997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17997.722412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17997.722412                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939664274500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2381770                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.477695                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9447316                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9447316                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947116667000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793700                       # Number of bytes of host memory used
host_op_rate                                   169548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   378.43                       # Real time elapsed on the host
host_tick_rate                               19692822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007452                       # Number of seconds simulated
sim_ticks                                  7452392500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              286                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 286                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    22                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1829834                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59620                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2585045                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1498138                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1829834                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       331696                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2831734                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          121142                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7446                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42282558                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21360717                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59620                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3792120                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3686092                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14411352                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.339233                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.121327                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1638952     11.37%     11.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5660497     39.28%     50.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1189161      8.25%     58.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       591808      4.11%     63.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       433672      3.01%     66.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       528077      3.66%     69.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       442866      3.07%     72.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       134199      0.93%     73.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3792120     26.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14411352                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.496826                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.496826                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6233549                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52839223                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1656552                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4563439                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60250                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2390389                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11069587                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    80                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4228672                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   188                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2831734                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2556207                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12257516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32818745                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          120500                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.189988                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2586413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1619280                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.201893                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14904179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.591230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.553251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6473611     43.43%     43.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           409154      2.75%     46.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           323633      2.17%     48.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           446113      2.99%     51.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           554874      3.72%     55.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1026942      6.89%     61.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           501598      3.37%     65.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           580252      3.89%     69.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4588002     30.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14904179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8240978                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4104233                       # number of floating regfile writes
system.switch_cpus.idleCycles                     606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       100683                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2346240                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.374614                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15281024                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4228672                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          434975                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11150677                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4278454                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51808915                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11052352                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       101235                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50297901                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          4315                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60250                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          4591                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          375                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1191196                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          175                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          740                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       337159                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        86534                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          740                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81019048                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50247436                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497614                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40316235                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.371229                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50268233                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87055337                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39260392                       # number of integer regfile writes
system.switch_cpus.ipc                       2.012777                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.012777                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       300070      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31213636     61.93%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260034      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104348      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1025849      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388574      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483310      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189875      0.38%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419080      0.83%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          151      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531016      1.05%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69624      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38901      0.08%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10236132     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4233538      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       840381      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1365      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50399132                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4756775                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9450556                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4641598                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5687736                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              570276                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011315                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          341703     59.92%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            392      0.07%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10197      1.79%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            69      0.01%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7398      1.30%     63.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29964      5.25%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         162464     28.49%     96.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1156      0.20%     97.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        16930      2.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45912563                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107051532                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45605838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49807982                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51808872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50399132                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           43                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3686076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       229365                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5258244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14904179                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.381544                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.183998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1445528      9.70%      9.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1725137     11.57%     21.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2528596     16.97%     38.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2582729     17.33%     55.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2172978     14.58%     70.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1844549     12.38%     82.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1051882      7.06%     89.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       779573      5.23%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       773207      5.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14904179                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.381406                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2556207                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       888701                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       659707                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11150677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4278454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20184198                       # number of misc regfile reads
system.switch_cpus.numCycles                 14904785                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          490877                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         376173                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2650604                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         905629                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8200                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164745763                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52496235                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67406470                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5929528                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3634530                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60250                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5772920                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5204417                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9035850                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     90070455                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13123866                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62428189                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104112441                       # The number of ROB writes
system.switch_cpus.timesIdled                     174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          120                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160342                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            120                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                449                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          500                       # Transaction distribution
system.membus.trans_dist::CleanEvict              164                       # Transaction distribution
system.membus.trans_dist::ReadExReq               835                       # Transaction distribution
system.membus.trans_dist::ReadExResp              835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           449                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       114176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       114176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  114176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1284                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1284    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1284                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4239000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6745750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7452392500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          695                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17110                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61014                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           703                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18458                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9094784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9184256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1187                       # Total snoops (count)
system.tol2bus.snoopTraffic                     32000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            81362                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001475                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81242     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    120      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81362                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143500000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119208000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1054500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          695                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78439                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79134                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          695                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78439                       # number of overall hits
system.l2.overall_hits::total                   79134                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1033                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1041                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1033                       # number of overall misses
system.l2.overall_misses::total                  1041                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     79707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         80379500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       672500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     79707000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        80379500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80175                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80175                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.011380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.012998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.011380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.012998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77160.696999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77213.736792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77160.696999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77213.736792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         9                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 500                       # number of writebacks
system.l2.writebacks::total                       500                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1284                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       592500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     69377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     69969500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     15957810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       592500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     69377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     85927310                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.011380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.012998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.011380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.012998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016015                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67160.696999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67213.736792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher        65670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67160.696999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66921.580997                       # average overall mshr miss latency
system.l2.replacements                            772                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          695                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              695                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          695                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          243                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            243                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     15957810                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     15957810                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher        65670                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total        65670                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        60179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60179                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 835                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     62645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      62645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.013685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75023.952096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75023.952096                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     54295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     54295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.013685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65023.952096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65023.952096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       672500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       672500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.011380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84062.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84062.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       592500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       592500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.011380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     17062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.010727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86171.717172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86171.717172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     15082000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15082000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.010727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76171.717172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76171.717172                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3184.079224                       # Cycle average of tags in use
system.l2.tags.total_refs                      210409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.444915                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.470117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.684983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   656.048670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    80.231308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2418.644146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.160168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.590489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.777363                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           672                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.164062                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    642717                       # Number of tag accesses
system.l2.tags.data_accesses                   642717                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7452392500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher        15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        66112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              82176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           32000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          500                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                500                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher      2086847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        68703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      8871245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11026794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        68703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            68703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4293923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4293923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4293923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      2086847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        68703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      8871245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15320717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004853066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1284                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        500                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1284                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      500                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               73                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15471750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36903000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13536.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32286.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      801                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     392                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1284                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  500                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.319635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.111569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.987544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          164     37.44%     37.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          124     28.31%     65.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57     13.01%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      8.68%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      3.88%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.28%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.60%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.37%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.814815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.764057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.434080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               3     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5     18.52%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             4     14.81%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             2      7.41%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             4     14.81%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             1      3.70%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3     11.11%     81.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      3.70%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      3.70%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      3.70%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      3.70%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.074074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.049161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.957799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     66.67%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4     14.81%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      7.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  73152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   31232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   82176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                32000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         9.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     11.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7507259500                       # Total gap between requests
system.mem_ctrls.avgGap                    4208105.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        15168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        57472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 2035319.529936191626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 68702.768942993804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 7711885.813851054758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4190868.905522622168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          500                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      8369250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       264500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     28269250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 180206690250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34441.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27366.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 360413380.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1399440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               743820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3455760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             824760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     588210480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        259140240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2643495360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3497269860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.281490                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6869694000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    333878500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1727880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               918390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4705260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1722600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     588210480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        420911940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2507266560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3525463110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.064604                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6514084000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    689488500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10048399000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3412298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3412313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3412298                       # number of overall hits
system.cpu.icache.overall_hits::total         3412313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1185                       # number of overall misses
system.cpu.icache.overall_misses::total          1186                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25276500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25276500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25276500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25276500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3413483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3413499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3413483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3413499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21330.379747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21312.394604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21330.379747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21312.394604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          941                       # number of writebacks
system.cpu.icache.writebacks::total               941                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1075                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1075                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1075                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1075                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     22455500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22455500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     22455500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22455500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000315                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000315                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000315                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000315                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20888.837209                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20888.837209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20888.837209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20888.837209                       # average overall mshr miss latency
system.cpu.icache.replacements                    941                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3412298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3412313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1186                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25276500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25276500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3413483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3413499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21330.379747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21312.394604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     22455500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22455500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20888.837209                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20888.837209                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3413389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1076                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3172.294610                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015610                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.263672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6828074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6828074                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18672341                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18672342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18672341                       # number of overall hits
system.cpu.dcache.overall_hits::total        18672342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108786                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108792                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108786                       # number of overall misses
system.cpu.dcache.overall_misses::total        108792                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1632229990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1632229990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1632229990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1632229990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18781127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18781134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18781127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18781134                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005792                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15004.044546                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15003.217056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15004.044546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15003.217056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6860                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               620                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.064516                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81620                       # number of writebacks
system.cpu.dcache.writebacks::total             81620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3862                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104924                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104924                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1480379490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1480379490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1480379490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1480379490                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005587                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005587                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005587                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005587                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14109.064561                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14109.064561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14109.064561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14109.064561                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103906                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13162587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13162587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28456                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    417983500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    417983500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13191038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13191043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14691.346526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14688.765111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    346504500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    346504500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14091.276942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14091.276942                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1214246490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1214246490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15114.787950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15114.599806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1133874990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1133874990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14114.509299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14114.509299                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947116667000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.124347                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18777272                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104930                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.950462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.123976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37667198                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37667198                       # Number of data accesses

---------- End Simulation Statistics   ----------
