Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr  2 00:18:19 2021
| Host         : dabby running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.139        0.000                      0                   33        0.261        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.139        0.000                      0                   33        0.261        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.828ns (28.776%)  route 2.049ns (71.224%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    i_clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  counter_reg[22]/Q
                         net (fo=2, routed)           0.862     7.473    counter_reg[22]
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  o_led_i_4/O
                         net (fo=1, routed)           0.736     8.332    o_led_i_4_n_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  o_led_i_3/O
                         net (fo=1, routed)           0.452     8.908    o_led_i_3_n_0
    SLICE_X112Y103       LUT3 (Prop_lut3_I1_O)        0.124     9.032 r  o_led_i_1/O
                         net (fo=1, routed)           0.000     9.032    o_led_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  o_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    i_clk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  o_led_reg/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)        0.077    14.171    o_led_reg
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 2.148ns (78.326%)  route 0.594ns (21.674%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    counter_reg[24]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.898 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.898    counter_reg[28]_i_1_n_6
    SLICE_X113Y108       FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 2.127ns (78.158%)  route 0.594ns (21.842%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    counter_reg[24]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.877 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.877    counter_reg[28]_i_1_n_4
    SLICE_X113Y108       FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 2.053ns (77.548%)  route 0.594ns (22.452%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    counter_reg[24]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.803 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.803    counter_reg[28]_i_1_n_5
    SLICE_X113Y108       FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.037ns (77.411%)  route 0.594ns (22.589%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    counter_reg[24]_i_1_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.787 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.787    counter_reg[28]_i_1_n_7
    SLICE_X113Y108       FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.034ns (77.385%)  route 0.594ns (22.614%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.784 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.784    counter_reg[24]_i_1_n_6
    SLICE_X113Y107       FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 2.013ns (77.203%)  route 0.594ns (22.797%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.763 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.763    counter_reg[24]_i_1_n_4
    SLICE_X113Y107       FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.939ns (76.537%)  route 0.594ns (23.462%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.689 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.689    counter_reg[24]_i_1_n_5
    SLICE_X113Y107       FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.923ns (76.388%)  route 0.594ns (23.612%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    counter_reg[20]_i_1_n_0
    SLICE_X113Y107       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.673 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.673    counter_reg[24]_i_1_n_7
    SLICE_X113Y107       FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    i_clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_D)        0.062    14.155    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.920ns (76.360%)  route 0.594ns (23.640%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.058     6.156    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.612 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.594     7.206    counter_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.880 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.108    counter_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    counter_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.336 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.336    counter_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.670 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.670    counter_reg[20]_i_1_n_6
    SLICE_X113Y106       FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    i_clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X113Y106       FDRE (Setup_fdre_C_D)        0.062    14.156    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    i_clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.117     2.087    counter_reg[19]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.195    counter_reg[16]_i_1_n_4
    SLICE_X113Y105       FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    i_clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.105     1.933    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    i_clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.117     2.087    counter_reg[23]
    SLICE_X113Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.195    counter_reg[20]_i_1_n_4
    SLICE_X113Y106       FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    i_clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.105     1.933    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.717     1.827    i_clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.117     2.086    counter_reg[31]
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.194 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.194    counter_reg[28]_i_1_n_4
    SLICE_X113Y108       FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.993     2.360    i_clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.105     1.932    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.829    i_clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.970 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.117     2.088    counter_reg[7]
    SLICE_X113Y102       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.196 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.196    counter_reg[4]_i_1_n_4
    SLICE_X113Y102       FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.362    i_clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     1.934    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    i_clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.119     2.089    counter_reg[11]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.197    counter_reg[8]_i_1_n_4
    SLICE_X113Y103       FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    i_clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.933    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 o_led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    i_clk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  o_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.992 r  o_led_reg/Q
                         net (fo=2, routed)           0.175     2.168    o_led_OBUF
    SLICE_X112Y103       LUT3 (Prop_lut3_I2_O)        0.045     2.213 r  o_led_i_1/O
                         net (fo=1, routed)           0.000     2.213    o_led_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  o_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    i_clk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  o_led_reg/C
                         clock pessimism             -0.532     1.828    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.120     1.948    o_led_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    i_clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.120     2.090    counter_reg[15]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.198 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.198    counter_reg[12]_i_1_n_4
    SLICE_X113Y104       FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    i_clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.933    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.717     1.827    i_clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.120     2.089    counter_reg[27]
    SLICE_X113Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.197    counter_reg[24]_i_1_n_4
    SLICE_X113Y107       FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.993     2.360    i_clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.105     1.932    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.829    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.141     1.970 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.120     2.091    counter_reg[3]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.199 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.199    counter_reg[0]_i_1_n_4
    SLICE_X113Y101       FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.362    i_clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     1.934    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    i_clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.114     2.084    counter_reg[8]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.199 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.199    counter_reg[8]_i_1_n_7
    SLICE_X113Y103       FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    i_clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.933    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y105  counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y105  counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  counter_reg[18]/C



