QuestaSim-64 vmap 2022.4 Lib Mapping Utility 2022.10 Oct 18 2022
vmap xtlm_simple_interconnect_v1_0 /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -std=c++11 -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/include -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -DNDEBUG -work xtlm_simple_interconnect_v1_0 -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0/.cxl.systemc.xtlm_simple_interconnect_v1_0.xtlm_simple_interconnect_v1_0.cmf 
Start time: 18:42:02 on Jan 19,2024

QuestaSim-64 sccom 2022.4 compiler 2022.10 Oct 18 2022

In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.h:52,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:47:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_icn_interface_property.cpp:208:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.h:51,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.h:51,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:48:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_handler_aximm.cpp:188:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.h:51,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:48:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_payload_link.cpp:90:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/include/xtlm_simple_interconnect_model.h:53,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:47:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model.cpp:106:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp: In member function ‘unsigned int xsc::xtlm_simple_interconnect_model_impl::transport_dbg(xtlm::aximm_payload&, uint32_t)’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:363:21: warning: variable ‘t’ set but not used [-Wunused-but-set-variable]
    sc_core::sc_time t = SC_ZERO_TIME;
                     ^
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:333:20: warning: variable ‘t’ set but not used [-Wunused-but-set-variable]
   sc_core::sc_time t = SC_ZERO_TIME;
                    ^
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.h:51,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:47:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm_simple_interconnect/xtlm_simple_interconnect_v1_0/src/xtlm_simple_interconnect_model_impl.cpp:709:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 18:42:16 on Jan 19,2024, Elapsed time: 0:00:14
Errors: 0, Warnings: 0
sccom -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib xtlm_simple_interconnect_v1_0 -lib xtlm -L/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -work xtlm_simple_interconnect_v1_0 
Start time: 18:42:16 on Jan 19,2024

QuestaSim-64 sccom 2022.4 compiler 2022.10 Oct 18 2022

/usr/bin/ld: cannot find -lcommon_cpp_v1_0: No such file or directory
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm_simple_interconnect_v1_0/systemc.so failed.
End time: 18:42:16 on Jan 19,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
