

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:600.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default4b78f99461c43410b943bce99e547744  /tmp/tmp.45AcKCTHVg/stencil__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.45AcKCTHVg/stencil__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.45AcKCTHVg/stencil__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.45AcKCTHVg/stencil__SIZE1_1 > _cuobjdump_complete_output_iC5iKE"
Parsing file _cuobjdump_complete_output_iC5iKE
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/stencil/stencil.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/stencil/stencil.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_9i5NcT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_05kkF7
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' transfer to GPU hardware scheduler
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2291413
gpu_sim_insn = 914451016
gpu_ipc =     399.0773
gpu_tot_sim_cycle = 2291413
gpu_tot_sim_insn = 914451016
gpu_tot_ipc =     399.0773
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6496845
gpu_stall_icnt2sh    = 363483
gpu_total_sim_rate=412844
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86464, Miss = 84112 (0.973), PendingHit = 753 (0.00871)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85534, Miss = 83608 (0.977), PendingHit = 663 (0.00775)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 90574, Miss = 89117 (0.984), PendingHit = 399 (0.00441)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87224, Miss = 85947 (0.985), PendingHit = 525 (0.00602)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 84976, Miss = 83569 (0.983), PendingHit = 457 (0.00538)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87736, Miss = 86956 (0.991), PendingHit = 227 (0.00259)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 88464, Miss = 87203 (0.986), PendingHit = 574 (0.00649)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86712, Miss = 85338 (0.984), PendingHit = 456 (0.00526)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85054, Miss = 83742 (0.985), PendingHit = 388 (0.00456)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 90806, Miss = 89667 (0.987), PendingHit = 405 (0.00446)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87720, Miss = 87064 (0.993), PendingHit = 293 (0.00334)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87472, Miss = 86525 (0.989), PendingHit = 281 (0.00321)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 84728, Miss = 83978 (0.991), PendingHit = 138 (0.00163)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85472, Miss = 84983 (0.994), PendingHit = 199 (0.00233)
total_dl1_misses=1201809
total_dl1_accesses=1218936
total_dl1_miss_rate= 0.985949
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 
distro:
8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 
gpgpu_n_tot_thrd_icount = 1013502976
gpgpu_n_tot_w_icount = 31671968
gpgpu_n_icache_hits = 17291998
gpgpu_n_icache_misses = 19797
gpgpu_n_l1dcache_read_hits = 11369
gpgpu_n_l1dcache_read_misses = 1207567
gpgpu_n_l1dcache_write_accesses = 505920
gpgpu_n_l1dcache_wirte_misses = 505920
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2764920
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 17146090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1201809
gpgpu_n_mem_write_global = 505920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 50502752
gpgpu_n_store_insn = 32252400
gpgpu_n_shmem_insn = 210373968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 149094960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17146090
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28117849	W0_Idle:115759	W0_Scoreboard:3802886	W1:1770720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2782064	W32:27119184
maxmrqlatency = 2662 
maxdqlatency = 0 
maxmflatency = 3140 
averagemflatency = 579 
max_icnt2mem_latency = 1011 
max_icnt2sh_latency = 2291412 
mrq_lat_table:577019 	44568 	25282 	44423 	136007 	248307 	384125 	312382 	83668 	4305 	55 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	5489 	45229 	531761 	1108744 	16512 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:464 	153064 	116870 	53734 	114472 	213468 	167851 	341035 	540987 	9156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	812703 	367490 	21541 	89 	0 	0 	0 	0 	0 	0 	0 	289 	2037 	4417 	8510 	16106 	30640 	59070 	118997 	228097 	37757 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	321 	4181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        62        62        62        64        56        52        58        42        48        52        64        64        64        62        64        64 
dram[1]:        62        62        60        62        64        62        62        40        42        48        64        64        64        64        64        64 
dram[2]:        64        64        56        56        64        52        52        40        32        44        64        64        64        64        64        64 
dram[3]:        60        64        34        56        60        46        46        50        34        32        64        64        64        64        64        64 
dram[4]:        64        64        60        50        58        34        44        40        32        48        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      4946      6275      5127      5884      5662      5667     10333     10334     10479      6078      6155      6167      5891      4631      5249      5442 
dram[1]:      4497      5455      4582      5659      5636      5660     10288     10282     10456      5601      6117      6208      4484      4731      5150      5611 
dram[2]:      8232      5387      4691      5638      5688      5650     10204     10245     10242      5551      6095      6089      4960      5021      5256      5264 
dram[3]:      4232      6084      3513      6171      5688      5668     10389     10366     10365      5576      6035      5897      5428      4892      5175      5519 
dram[4]:      5573      6061      5060      5631      5769      5782     10342     10362     10398      5612      5890      6103      4612      4984      5129      5829 
average row accesses per activate:
dram[0]:  1.683704  1.714663  1.707852  1.678876  1.718399  1.723773  1.692690  1.727461  1.719191  1.674135  1.687790  1.733924  1.712882  1.692247  1.751077  1.720697 
dram[1]:  1.671334  1.738133  1.702291  1.689792  1.693295  1.736315  1.686101  1.723596  1.716685  1.684495  1.671683  1.746713  1.698487  1.709122  1.758473  1.734133 
dram[2]:  1.678133  1.717658  1.719102  1.671103  1.715275  1.706629  1.697746  1.711118  1.715022  1.675222  1.688126  1.725823  1.722156  1.689739  1.737428  1.713155 
dram[3]:  1.658924  1.705260  1.722356  1.667212  1.722729  1.711766  1.696902  1.720416  1.705690  1.671786  1.686111  1.734731  1.708299  1.683248  1.748457  1.723716 
dram[4]:  1.690627  1.731807  1.724899  1.693709  1.732461  1.741531  1.702376  1.731079  1.738915  1.690374  1.708595  1.741304  1.733799  1.710796  1.778160  1.741528 
average row locality = 1860150/1087697 = 1.710173
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17166     17016     16872     16792     16938     16816     16870     17059     16947     16691     16937     16903     16899     17161     16811     16970 
dram[1]:     17226     16769     17142     16729     17277     16724     16930     16805     16865     16748     17293     16748     16866     16941     16981     16774 
dram[2]:     17080     16806     16865     17088     16954     16939     16861     17120     16942     16767     16891     16796     16904     17165     16884     16851 
dram[3]:     16898     17200     16592     17191     16516     17146     16634     17318     16597     17131     16929     17292     16456     17184     16584     17080 
dram[4]:     16831     16962     16788     17077     16976     17004     16691     16902     16802     16994     17009     17009     16773     17306     16917     16862 
total reads: 1354230
bank skew: 17318/16456 = 1.05
chip skew: 270913/270748 = 1.00
number of total write accesses:
dram[0]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6248      6368      6368      6290      6368      6368      6342 
dram[1]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6274      6368      6368      6264      6368      6368      6342 
dram[2]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6274      6368      6368      6290      6368      6368      6316 
dram[3]:      6312      6336      6336      6240      6336      6336      6264      6336      6336      6274      6368      6368      6290      6368      6368      6316 
dram[4]:      6312      6336      6336      6264      6336      6336      6240      6336      6336      6274      6368      6368      6290      6368      6368      6316 
total reads: 505920
bank skew: 6368/6240 = 1.02
chip skew: 101184/101184 = 1.00
average mf latency per bank:
dram[0]:        525       525       527       531       536       536       534       544       525       525       530       531       528       536       541       535
dram[1]:        532       528       533       530       542       535       545       544       536       521       536       530       537       535       549       534
dram[2]:        528       531       527       530       536       536       539       541       526       523       534       534       530       538       541       539
dram[3]:        520       530       523       533       532       537       532       545       519       526       522       534       527       541       536       543
dram[4]:        523       521       524       524       530       528       535       538       522       517       524       527       527       528       536       532
maximum mf latency per bank:
dram[0]:       1505      1486      1442      1390      1398      2777      1385      1638      3140      1296      1710      1559      1589      1673      1651      1491
dram[1]:       1669      1520      1406      1406      1561      1549      1581      1534      2309      1455      1549      1628      1569      1679      1526      1455
dram[2]:       1517      2990      1710      1510      1636      1476      1485      1465      2295      1415      1445      1649      1472      1633      1457      1452
dram[3]:       1321      1501      1843      1450      1700      1686      1403      1606      1504      1539      1673      1750      1527      1677      1512      1854
dram[4]:       1355      1566      1851      1476      1914      1623      1668      1503      1359      1510      1703      1547      1582      1477      1586      1675

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291413 n_nop=1111849 n_act=217758 n_pre=217742 n_req=372032 n_rd=541696 n_write=202368 bw_util=0.6494
n_activity=2274266 dram_eff=0.6543
bk0: 34332a 1177934i bk1: 34032a 1166827i bk2: 33744a 1145617i bk3: 33584a 1160006i bk4: 33876a 1165550i bk5: 33632a 1141401i bk6: 33740a 1150994i bk7: 34118a 1158006i bk8: 33894a 1124258i bk9: 33382a 1116317i bk10: 33874a 1135347i bk11: 33806a 1110713i bk12: 33798a 1096411i bk13: 34322a 1090590i bk14: 33622a 966513i bk15: 33940a 379993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.7941
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291413 n_nop=1112217 n_act=217604 n_pre=217588 n_req=372002 n_rd=541636 n_write=202368 bw_util=0.6494
n_activity=2274568 dram_eff=0.6542
bk0: 34452a 1181564i bk1: 33538a 1166837i bk2: 34284a 1141142i bk3: 33458a 1154090i bk4: 34554a 1162709i bk5: 33448a 1140181i bk6: 33860a 1148906i bk7: 33610a 1155110i bk8: 33730a 1121060i bk9: 33496a 1116285i bk10: 34586a 1136972i bk11: 33496a 1108928i bk12: 33732a 1089667i bk13: 33882a 1092340i bk14: 33962a 966456i bk15: 33548a 380736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8682
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291413 n_nop=1110753 n_act=218241 n_pre=218225 n_req=372097 n_rd=541826 n_write=202368 bw_util=0.6496
n_activity=2275678 dram_eff=0.654
bk0: 34160a 1181024i bk1: 33612a 1165256i bk2: 33730a 1136177i bk3: 34176a 1151797i bk4: 33908a 1157250i bk5: 33878a 1135266i bk6: 33722a 1149156i bk7: 34240a 1159279i bk8: 33884a 1119962i bk9: 33534a 1118649i bk10: 33782a 1133066i bk11: 33592a 1109418i bk12: 33808a 1090609i bk13: 34330a 1092473i bk14: 33768a 967238i bk15: 33702a 379391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8291
Cache L2_bank_003:
MSHR contents
MSHR: tag=0x87efe580, atomic=0 1 entries : 0x2ac23fb63c20 :  mf: uid=39454029, sid02:w28, part=3, addr=0x87efe580, load , size=128, unknown  status = IN_PARTITION_DRAM (2291412), 

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291413 n_nop=1110981 n_act=218293 n_pre=218277 n_req=371932 n_rd=541494 n_write=202368 bw_util=0.6493
n_activity=2274738 dram_eff=0.654
bk0: 33796a 1179796i bk1: 34400a 1166148i bk2: 33184a 1142995i bk3: 34382a 1156558i bk4: 33032a 1160426i bk5: 34292a 1138491i bk6: 33268a 1149478i bk7: 34636a 1156424i bk8: 33194a 1121551i bk9: 34262a 1115005i bk10: 33858a 1134757i bk11: 34584a 1110554i bk12: 32912a 1092053i bk13: 34368a 1092216i bk14: 33168a 968586i bk15: 34158a 379444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8002
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291413 n_nop=1115649 n_act=215803 n_pre=215787 n_req=372087 n_rd=541806 n_write=202368 bw_util=0.6495
n_activity=2274606 dram_eff=0.6543
bk0: 33662a 1185951i bk1: 33924a 1170876i bk2: 33576a 1144409i bk3: 34154a 1159901i bk4: 33952a 1165775i bk5: 34008a 1145265i bk6: 33382a 1152924i bk7: 33804a 1163566i bk8: 33604a 1128548i bk9: 33988a 1119680i bk10: 34018a 1139968i bk11: 34018a 1111789i bk12: 33546a 1095948i bk13: 34612a 1095372i bk14: 33834a 976596i bk15: 33724a 385692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.7133
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 343045, Miss = 270848 (0.79), PendingHit = 2211 (0.00645)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341718, Miss = 270818 (0.793), PendingHit = 2211 (0.00647)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 342995, Miss = 270913 (0.79), PendingHit = 2228 (0.0065)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341663, Miss = 270748 (0.792), PendingHit = 2185 (0.0064)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341680, Miss = 270903 (0.793), PendingHit = 2193 (0.00642)
L2 Cache Total Miss Rate = 0.791

icnt_total_pkts_mem_to_simt=6531797
icnt_total_pkts_simt_to_mem=3734781

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 191.292
% Accepted packets = 0 at node 0 (avg = 0.0354327)
lat(1) = 191.292;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.16317 0.162881 0.163159 0.162869 0.162872 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 5.04327
% Accepted packets = 0 at node 14 (avg = 0.0619686)
lat(2) = 5.04327;
thru(2,:) = [ 0.0998314 0.0992469 0.105726 0.101881 0.0992196 0.103093 0.103234 0.10113 0.0995187 0.106246 0.103122 0.102566 0.0996918 0.100771 0 0 0 0 0 0 0 0 0 ];
% latency change    = 36.93
% throughput change = 0.428215
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 191.292 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0354327 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 206221 23704 8940 15178 76908 17189 8226 12433 7577 6931 5080 4768 4653 5003 6228 9993 11209 9824 9825 10191 10824 11368 11318 11602 11919 12220 12187 12806 12654 13011 13027 13036 12980 13039 12930 12904 12864 12703 12519 12280 12114 11797 11860 11432 11375 11068 10854 10705 10165 9948 9837 9564 9456 9097 8874 8346 8139 7755 7675 7573 7284 7033 6814 6318 6255 5981 5836 5519 5452 5188 5006 4864 4747 4348 4433 4098 4005 3841 3742 3505 3510 3261 3218 2990 3006 2731 2806 2682 2622 2430 2424 2363 2326 2254 2197 2037 2009 2015 1987 1885 1847 1802 1794 1688 1848 1655 1750 1534 1586 1527 1545 1449 1542 1400 1572 1436 1507 1391 1453 1326 1371 1265 1362 1275 1319 1231 1257 1218 1266 1254 1253 1218 1307 1268 1284 1176 1242 1144 1177 1105 1236 1149 1187 1149 1212 1164 1207 1105 1199 1132 1182 1164 1186 1058 1146 1058 1146 1097 1235 1015 1111 1136 1193 1128 1120 984 1091 1018 1078 1029 1095 1024 1138 987 1095 997 1098 959 1054 998 1067 962 1020 988 1142 1001 1007 985 1028 989 1025 984 1009 940 1020 978 1069 932 1013 929 985 969 974 971 921 935 996 933 1017 944 993 952 957 885 929 950 962 833 949 915 933 889 927 883 922 873 944 904 953 852 877 818 895 798 892 779 913 840 867 761 869 808 892 796 893 842 924 797 863 785 842 796 796 807 818 737 842 787 840 759 870 745 913 788 788 790 755 699 780 753 832 750 838 735 851 728 779 756 797 713 797 724 753 736 741 695 747 702 730 723 783 675 733 684 821 684 731 631 699 672 686 637 752 668 735 662 706 658 776 680 725 672 728 640 783 642 736 656 692 657 765 661 761 721 724 665 801 705 722 660 767 690 791 745 793 669 761 650 789 708 789 666 809 703 833 703 746 707 831 694 772 683 744 694 785 701 798 715 763 711 784 699 798 685 747 741 828 709 767 706 806 685 788 700 735 718 774 649 813 686 780 673 778 741 798 745 826 741 817 729 822 700 758 731 790 777 862 730 755 802 887 775 842 760 817 725 780 734 808 707 818 680 858 782 822 682 874 782 805 787 884 775 831 781 834 782 845 716 871 726 843 720 872 713 841 765 854 745 907 766 850 744 905 753 894 797 875 735 912 804 961 794 934 825 934 810 888 810 899 789 966 793 984 800 946 820 896 781 949 796 920 798 885 823 924 827 936 860 977 816 991 827 973 806 919 831 1000 850 936 811 947 804 1003 833 941 849 903 862 963 839 1043 826 1056 850 968 852 1003 881 1008 858 1011 919 1029 879 989 856 995 924 1086 874 983 910 1062 824 1079 843 993 889 1042 893 1014 839 1003 934 1017 890 1028 910 1068 870 1052 900 1045 897 1013 934 1041 834 1000 909 1018 952 976 880 1046 876 1088 878 1069 934 1062 888 1048 879 1047 973 1055 846 1128 919 1054 950 1047 953 1048 922 1054 915 1043 952 1089 942 1077 921 1033 854 1074 904 1090 936 1006 893 979 873 1020 864 1088 848 1056 872 1086 874 977 900 1050 857 1068 915 1036 906 1027 886 992 900 1016 901 1043 839 1027 866 971 855 1065 807 1038 864 1041 878 997 859 980 867 1020 852 1017 868 932 853 1034 790 998 822 961 808 921 837 938 836 1017 802 901 784 972 830 942 833 920 828 955 789 907 797 903 786 914 769 883 757 910 749 881 768 945 754 829 774 925 785 874 745 843 747 836 735 866 720 827 747 874 712 846 720 796 684 811 682 837 666 796 712 788 708 810 737 829 697 757 664 835 655 817 640 782 632 779 679 771 644 778 666 800 624 713 638 744 633 727 607 679 600 735 628 733 630 714 586 703 596 689 661 705 551 690 564 680 607 694 580 674 585 656 590 681 609 647 550 657 548 615 507 641 550 611 517 627 477 630 467 572 486 545 509 546 478 546 500 546 462 578 485 512 450 528 415 502 437 528 425 474 477 468 496 503 421 527 420 478 441 509 423 480 386 480 393 445 435 423 395 456 360 456 388 415 351 435 360 487 351 418 371 383 359 423 323 399 374 420 326 389 301 375 289 379 320 365 328 343 287 355 306 361 283 365 265 363 272 344 289 309 280 309 265 300 258 296 229 311 269 275 254 278 230 258 226 292 232 285 243 243 197 256 211 272 229 260 216 251 194 253 223 241 206 211 197 222 178 198 205 195 178 211 182 223 170 217 181 191 157 207 161 218 155 235 144 193 159 189 161 174 151 166 156 177 135 163 137 177 152 179 127 161 102 135 118 134 131 158 102 134 123 156 115 117 100 158 116 142 112 143 98 143 107 123 94 109 96 111 85 125 93 91 93 104 80 109 81 103 74 111 77 104 71 85 62 101 79 92 65 90 69 99 74 79 63 70 76 79 55 60 48 71 54 73 53 63 52 66 44 42 41 63 55 58 44 59 51 61 35 3193 ];
Traffic[0]class1Average hops = 1 (1711101 samples)
traffic_manager/hop_stats_freq = [ 0 1711101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 5.04327 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0619686 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 440768 18753 8109 15006 707126 120297 29328 137449 120991 32620 18843 16938 13808 11258 4396 6915 2259 1805 1388 737 1037 310 217 215 112 203 44 29 34 20 49 8 2 6 2 12 0 0 0 0 3 0 0 0 0 2 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1711101 samples)
traffic_manager/hop_stats_freq = [ 0 1711101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 55 sec (2215 sec)
gpgpu_simulation_rate = 412844 (inst/sec)
gpgpu_simulation_rate = 1034 (cycle/sec)

kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' transfer to GPU hardware scheduler
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 2343670
gpu_sim_insn = 914451016
gpu_ipc =     390.1791
gpu_tot_sim_cycle = 4635083
gpu_tot_sim_insn = 1828902032
gpu_tot_ipc =     394.5781
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13110521
gpu_stall_icnt2sh    = 719623
gpu_total_sim_rate=407418
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173502, Miss = 170484 (0.983), PendingHit = 979 (0.00564)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 170510, Miss = 167795 (0.984), PendingHit = 969 (0.00568)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 177038, Miss = 174291 (0.984), PendingHit = 989 (0.00559)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 179302, Miss = 176445 (0.984), PendingHit = 1109 (0.00619)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173472, Miss = 171444 (0.988), PendingHit = 639 (0.00368)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 172712, Miss = 171430 (0.993), PendingHit = 394 (0.00228)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 175176, Miss = 172538 (0.985), PendingHit = 1124 (0.00642)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173176, Miss = 169897 (0.981), PendingHit = 1308 (0.00755)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 171022, Miss = 168081 (0.983), PendingHit = 892 (0.00522)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 177550, Miss = 175108 (0.986), PendingHit = 908 (0.00511)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 175502, Miss = 173664 (0.99), PendingHit = 663 (0.00378)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 175766, Miss = 173472 (0.987), PendingHit = 699 (0.00398)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 170944, Miss = 169216 (0.99), PendingHit = 452 (0.00264)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 172200, Miss = 170301 (0.989), PendingHit = 773 (0.00449)
total_dl1_misses=2404166
total_dl1_accesses=2437872
total_dl1_miss_rate= 0.986174
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 
distro:
8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 2731, 
gpgpu_n_tot_thrd_icount = 2027005952
gpgpu_n_tot_w_icount = 63343936
gpgpu_n_icache_hits = 34583996
gpgpu_n_icache_misses = 35242
gpgpu_n_l1dcache_read_hits = 21808
gpgpu_n_l1dcache_read_misses = 2416064
gpgpu_n_l1dcache_write_accesses = 1011840
gpgpu_n_l1dcache_wirte_misses = 1011840
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 5530288
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 34936860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2404166
gpgpu_n_mem_write_global = 1011840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 101005504
gpgpu_n_store_insn = 64504800
gpgpu_n_shmem_insn = 420747936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 298189920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34936860
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57415144	W0_Idle:162446	W0_Scoreboard:7571330	W1:3541440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5564128	W32:54238368
maxmrqlatency = 2662 
maxdqlatency = 0 
maxmflatency = 3140 
averagemflatency = 586 
max_icnt2mem_latency = 1021 
max_icnt2sh_latency = 4635082 
mrq_lat_table:1140457 	84926 	49608 	86490 	271850 	497628 	762903 	625007 	182892 	10980 	78 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	10610 	87028 	1032982 	2243594 	41798 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:844 	300691 	227073 	106074 	226979 	429673 	332346 	662609 	1112604 	23724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1626967 	735185 	41880 	148 	0 	0 	0 	0 	0 	0 	0 	289 	2037 	4417 	8510 	16106 	30640 	59070 	118997 	228097 	458587 	85090 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	182 	499 	8584 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        62        62        62        64        56        52        58        42        48        52        64        64        64        62        64        64 
dram[1]:        62        62        60        62        64        62        62        40        42        48        64        64        64        64        64        64 
dram[2]:        64        64        56        56        64        52        52        40        32        44        64        64        64        64        64        64 
dram[3]:        60        64        34        56        60        46        46        50        34        32        64        64        64        64        64        64 
dram[4]:        64        64        60        50        58        34        44        40        32        48        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5736      9677      7019      5884      5851      5667     10333     10334     10479     10156     11324      9994      9450     10672      9639     11868 
dram[1]:      5521      5549      6323      7979      6235      8768     10288     10282     10456      9927     11261     10802      8900     11331      9848     11591 
dram[2]:      8232      9620      6516      5897      8060      5650     10204     10245     10242      9901     10334     10960      9745      9991      6002     11744 
dram[3]:      4690      6389     10784      6171      8496      5668     10389     10366     10365     10466     10902     10242      9457     11416     10033     11170 
dram[4]:      9343      6958      6088      7355      8730      8923     10342     10362     10398     10347      9871     10865     10654     10221      5200     11662 
average row accesses per activate:
dram[0]:  1.701967  1.726861  1.711712  1.704968  1.731557  1.724123  1.713814  1.747516  1.708245  1.685187  1.712969  1.730212  1.712328  1.713648  1.748906  1.736895 
dram[1]:  1.688497  1.735703  1.702262  1.721115  1.710528  1.741510  1.700858  1.737367  1.714643  1.702877  1.697789  1.737713  1.707502  1.724554  1.759898  1.750853 
dram[2]:  1.701448  1.731156  1.719123  1.689308  1.733343  1.713244  1.711468  1.728655  1.714949  1.682797  1.714016  1.720862  1.720862  1.720985  1.752482  1.730845 
dram[3]:  1.698116  1.721319  1.716558  1.695751  1.739730  1.711076  1.705500  1.732168  1.707960  1.686213  1.704200  1.730545  1.703529  1.712635  1.743759  1.727052 
dram[4]:  1.710526  1.726892  1.726627  1.724591  1.746556  1.740636  1.724756  1.748396  1.723678  1.695454  1.722255  1.746365  1.744753  1.733589  1.783195  1.745978 
average row locality = 3712828/2157139 = 1.721182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33955     33771     33656     33526     33732     33750     33661     33943     33864     33403     33762     33856     33682     34074     33624     33969 
dram[1]:     34294     33490     34258     33155     34152     33431     33686     33502     33992     33392     34447     33401     33699     33620     34072     33479 
dram[2]:     33934     33736     33702     33902     33766     33834     33555     33834     33846     33468     33643     33761     33833     34092     33696     33701 
dram[3]:     33494     34393     33262     33968     33236     34309     33118     34417     33226     34133     33427     34417     32870     34257     33226     34330 
dram[4]:     33691     33910     33706     33896     33734     33984     33195     33914     33626     33970     33821     33903     33500     34220     33636     33598 
total reads: 2700988
bank skew: 34447/32870 = 1.05
chip skew: 540304/540070 = 1.00
number of total write accesses:
dram[0]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12488     12704     12704     12556     12736     12736     12684 
dram[1]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12538     12704     12704     12506     12736     12736     12684 
dram[2]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12538     12704     12704     12558     12736     12736     12632 
dram[3]:     12654     12704     12704     12482     12672     12672     12528     12672     12672     12538     12704     12704     12558     12736     12736     12632 
dram[4]:     12654     12704     12704     12530     12672     12672     12480     12672     12672     12538     12704     12704     12558     12736     12736     12632 
total reads: 1011840
bank skew: 12736/12480 = 1.02
chip skew: 202368/202368 = 1.00
average mf latency per bank:
dram[0]:        535       538       534       543       547       542       545       556       533       532       540       542       536       546       551       543
dram[1]:        537       532       535       536       548       538       550       549       537       525       542       535       540       540       556       538
dram[2]:        535       539       534       540       545       543       547       554       534       530       543       543       535       547       552       544
dram[3]:        528       540       529       543       541       545       540       555       526       534       533       542       532       551       545       547
dram[4]:        530       528       527       532       540       536       541       544       529       522       532       536       532       540       545       538
maximum mf latency per bank:
dram[0]:       1505      1486      1636      1605      1545      2777      1412      1638      3140      1677      1710      1700      1589      1673      1708      1578
dram[1]:       1669      1520      1554      1613      1561      1813      1581      1543      2309      1559      1549      1628      1569      1697      1526      1471
dram[2]:       1517      2990      1710      1510      1636      1633      1737      1546      2295      1555      1474      1655      1472      1633      1545      1508
dram[3]:       1531      1618      1843      1579      1700      1686      1565      1606      1504      1810      1673      1750      1627      1754      1543      1854
dram[4]:       1437      1566      1851      1476      1914      1623      1668      1503      1398      1666      1703      1645      1625      1497      1586      1675

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635083 n_nop=2286077 n_act=431915 n_pre=431899 n_req=742596 n_rd=1080456 n_write=404736 bw_util=0.6408
n_activity=4601322 dram_eff=0.6456
bk0: 67910a 2442221i bk1: 67542a 2432202i bk2: 67312a 2401090i bk3: 67052a 2445105i bk4: 67464a 2459893i bk5: 67500a 2434685i bk6: 67322a 2450325i bk7: 67886a 2447612i bk8: 67728a 2396812i bk9: 66806a 2363204i bk10: 67524a 2378533i bk11: 67712a 2324983i bk12: 67364a 2277586i bk13: 68148a 2256977i bk14: 67248a 1990659i bk15: 67938a 794686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9829
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635083 n_nop=2287199 n_act=431512 n_pre=431496 n_req=742438 n_rd=1080140 n_write=404736 bw_util=0.6407
n_activity=4601409 dram_eff=0.6454
bk0: 68588a 2445246i bk1: 66980a 2430599i bk2: 68516a 2394878i bk3: 66310a 2437145i bk4: 68304a 2456397i bk5: 66862a 2436901i bk6: 67372a 2448568i bk7: 67004a 2448467i bk8: 67984a 2390933i bk9: 66784a 2369513i bk10: 68894a 2381150i bk11: 66802a 2325746i bk12: 67398a 2273261i bk13: 67240a 2256408i bk14: 68144a 1990577i bk15: 66958a 795805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.982
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x83efe380, atomic=0 1 entries : 0x2ac2422b66d0 :  mf: uid=79548389, sid03:w04, part=2, addr=0x83efe380, load , size=128, unknown  status = IN_PARTITION_DRAM (4635082), 

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635083 n_nop=2285037 n_act=432361 n_pre=432345 n_req=742671 n_rd=1080604 n_write=404736 bw_util=0.6409
n_activity=4602072 dram_eff=0.6455
bk0: 67868a 2442596i bk1: 67472a 2426812i bk2: 67402a 2383711i bk3: 67804a 2434238i bk4: 67532a 2450415i bk5: 67668a 2426543i bk6: 67110a 2449145i bk7: 67668a 2449135i bk8: 67692a 2387085i bk9: 66936a 2367827i bk10: 67286a 2373336i bk11: 67522a 2324453i bk12: 67666a 2269277i bk13: 68184a 2257858i bk14: 67392a 1989178i bk15: 67402a 794845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0007
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635083 n_nop=2284185 n_act=433006 n_pre=432990 n_req=742451 n_rd=1080166 n_write=404736 bw_util=0.6407
n_activity=4601138 dram_eff=0.6454
bk0: 66988a 2445109i bk1: 68786a 2435681i bk2: 66524a 2400424i bk3: 67936a 2440402i bk4: 66472a 2452952i bk5: 68618a 2430730i bk6: 66236a 2447830i bk7: 68834a 2444863i bk8: 66452a 2391626i bk9: 68266a 2367424i bk10: 66854a 2376661i bk11: 68834a 2328855i bk12: 65740a 2274898i bk13: 68514a 2254759i bk14: 66452a 1992486i bk15: 68660a 791884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9534
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635083 n_nop=2293061 n_act=428347 n_pre=428331 n_req=742672 n_rd=1080608 n_write=404736 bw_util=0.6409
n_activity=4601597 dram_eff=0.6456
bk0: 67382a 2456669i bk1: 67820a 2438958i bk2: 67412a 2402513i bk3: 67792a 2448286i bk4: 67468a 2466538i bk5: 67968a 2444871i bk6: 66390a 2460194i bk7: 67828a 2458341i bk8: 67252a 2404758i bk9: 67940a 2375930i bk10: 67642a 2387038i bk11: 67806a 2333817i bk12: 67000a 2279035i bk13: 68440a 2259022i bk14: 67272a 2004075i bk15: 67196a 805283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8909
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 686148, Miss = 540228 (0.787), PendingHit = 4900 (0.00714)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683514, Miss = 540070 (0.79), PendingHit = 4832 (0.00707)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 686042, Miss = 540303 (0.788), PendingHit = 4965 (0.00724)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683390, Miss = 540083 (0.79), PendingHit = 4830 (0.00707)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683523, Miss = 540304 (0.79), PendingHit = 4823 (0.00706)
L2 Cache Total Miss Rate = 0.789

icnt_total_pkts_mem_to_simt=13065697
icnt_total_pkts_simt_to_mem=7469977

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 198.954
% Accepted packets = 0 at node 0 (avg = 0.0346465)
lat(3) = 198.954;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.159544 0.159266 0.159533 0.159251 0.159276 0 0 0 0 ];
% latency change    = 0.974651
% throughput change = 0.788596
Traffic 1 Stat
%=================================
% Average latency = 5.03323
% Accepted packets = 0 at node 14 (avg = 0.0606064)
lat(4) = 5.03323;
thru(4,:) = [ 0.100095 0.0976699 0.0987196 0.104972 0.101862 0.0979528 0.0988414 0.0980189 0.0978045 0.0991778 0.100322 0.100766 0.0987964 0.0989472 0 0 0 0 0 0 0 0 0 ];
% latency change    = 38.5282
% throughput change = 0.428336
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 195.123 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0350396 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 200403 22086 8358 14372 73128 16259 7753 11676 7379 6629 5036 4649 4447 4866 6309 9749 10807 9741 9540 10153 10691 11343 11166 11582 11726 12068 12085 12477 12626 12813 12765 12944 12855 12969 12857 12912 12862 12833 12775 12520 12312 12150 11896 11680 11532 11470 11118 10696 10565 10246 10099 9770 9580 9277 9163 8603 8407 8291 7861 7509 7451 7156 7052 6708 6417 6157 5919 5692 5458 5334 5268 4991 4879 4533 4365 4209 4169 3770 3759 3500 3476 3312 3354 3045 2994 2840 2841 2668 2713 2553 2488 2377 2334 2300 2349 2166 2199 1893 1980 1813 1926 1859 1907 1670 1779 1645 1696 1538 1667 1536 1614 1528 1570 1450 1458 1402 1468 1422 1476 1378 1413 1384 1363 1298 1275 1245 1310 1310 1316 1225 1279 1230 1225 1146 1239 1206 1320 1238 1233 1161 1302 1207 1245 1191 1232 1172 1181 1117 1191 1087 1175 1027 1203 1097 1176 1062 1122 1091 1202 1092 1200 1052 1148 1102 1086 1023 1100 1069 1152 1039 1161 1054 1093 1031 1042 1017 1081 968 1071 1000 1095 996 1056 948 1002 1065 1026 971 1032 961 1041 996 1060 981 1043 975 1021 918 1019 947 905 956 937 847 966 959 972 933 965 865 967 897 906 869 877 838 932 900 885 899 925 883 896 860 941 840 899 799 896 828 886 830 875 804 906 771 937 852 886 834 874 826 884 803 835 816 810 808 875 789 887 841 904 821 808 737 848 717 747 713 795 751 833 746 830 682 788 727 786 724 762 718 783 703 803 692 792 702 728 715 790 696 738 731 802 717 753 679 707 733 738 682 744 727 751 676 723 657 771 718 738 719 784 702 720 644 787 664 765 697 743 713 706 692 759 687 744 653 782 678 724 718 774 706 753 699 757 685 780 684 744 693 775 696 759 711 719 679 737 713 750 667 765 707 726 708 768 647 724 689 713 698 754 679 720 674 781 642 766 674 790 656 705 697 769 673 781 677 746 694 777 663 776 675 777 665 744 593 708 707 782 648 762 650 727 622 716 644 769 624 721 672 745 664 760 681 755 688 792 636 766 674 817 720 795 703 775 652 832 728 770 724 803 730 802 692 835 680 779 719 826 712 804 710 790 742 820 671 824 695 808 705 779 721 860 717 885 752 872 708 848 745 800 725 858 765 837 734 862 733 916 803 937 814 891 760 851 746 859 728 893 804 811 789 942 729 893 779 875 776 860 748 875 826 924 811 912 757 861 788 879 799 918 797 881 766 851 835 888 792 885 789 896 809 915 801 962 832 893 796 943 816 942 785 971 809 955 814 927 813 920 801 946 857 915 838 1014 928 1010 824 933 909 916 825 925 794 966 819 966 840 981 869 973 799 1011 860 992 882 955 844 990 838 1006 826 1001 776 1009 833 955 869 1000 826 1018 840 1012 893 923 870 1024 921 959 876 1028 907 1029 831 1006 913 1022 896 980 891 1005 803 988 885 1034 826 997 877 1045 893 1052 946 1062 837 984 877 974 817 999 812 1049 861 965 886 1088 911 992 894 1006 860 1005 866 1006 836 1042 903 1006 890 994 829 970 917 983 855 1007 850 982 846 989 856 994 876 1021 832 1014 858 971 902 1026 862 1001 866 1012 798 984 799 1015 899 906 883 975 867 953 828 990 800 945 848 964 813 983 801 928 855 988 802 954 813 964 829 969 840 968 786 968 888 978 805 956 788 927 813 931 786 905 779 927 795 912 815 922 849 909 763 909 816 922 782 907 783 930 756 916 829 892 772 880 765 896 754 906 746 874 766 892 712 857 747 846 722 815 780 811 768 858 713 810 690 837 752 797 720 822 708 821 670 837 663 765 677 832 682 770 676 736 616 731 630 765 655 760 613 718 623 745 602 705 631 701 595 725 587 784 594 674 620 675 557 685 624 704 579 672 619 657 570 593 550 685 605 641 528 631 591 642 539 615 530 576 525 618 551 629 514 564 493 618 508 583 490 578 481 537 481 522 443 505 458 566 459 553 472 551 416 495 422 521 424 494 387 505 433 467 421 498 429 470 400 506 394 449 414 431 373 476 381 489 412 431 361 413 373 436 369 427 364 419 335 439 342 436 349 413 295 417 332 398 330 402 347 342 337 390 309 407 302 368 321 387 349 352 271 361 346 355 268 298 282 332 269 309 266 313 258 311 261 292 252 325 276 308 211 303 242 291 244 294 242 277 233 294 230 284 219 276 257 254 243 266 199 284 213 244 215 240 186 245 195 221 212 205 194 207 171 223 168 199 170 222 172 180 152 220 165 194 154 184 169 193 152 163 143 198 142 187 136 175 133 183 138 165 133 160 117 171 128 150 128 167 130 124 131 140 127 143 106 135 108 125 118 131 92 99 88 117 101 111 107 138 101 130 91 129 90 113 89 108 93 100 84 84 85 90 72 102 76 90 87 85 82 93 58 84 75 80 82 5871 ];
Traffic[0]class1Average hops = 1 (3422617 samples)
traffic_manager/hop_stats_freq = [ 0 3422617 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 5.03825 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0612875 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 439568 18698 8254 15000 712445 117057 28826 139850 121224 32129 18415 16743 13786 10772 4459 6366 2228 1690 1308 779 782 323 228 187 99 134 33 25 33 11 24 3 8 6 5 6 2 1 0 0 7 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (3422617 samples)
traffic_manager/hop_stats_freq = [ 0 3422617 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 49 sec (4489 sec)
gpgpu_simulation_rate = 407418 (inst/sec)
gpgpu_simulation_rate = 1032 (cycle/sec)
