

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1575787|  1575787|  8.022 ms|  8.022 ms|  1575788|  1575788|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%f_1_loc = alloca i64 1"   --->   Operation 16 'alloca' 'f_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 17 'alloca' 'A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 18 'alloca' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 19 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_s = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 20 'alloca' 'sum_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w = alloca i64 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48]   --->   Operation 21 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2, i32 %w, i32 %sum, i32 %sum_s, i32 %A, i32 %B"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2, i32 %w, i32 %sum, i32 %sum_s, i32 %A, i32 %B"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_1, i32 %B, i32 %w, i32 %sum_s"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_1, i32 %B, i32 %w, i32 %sum_s"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (3.25ns)   --->   "%B_load = load i8 %B_addr"   --->   Operation 27 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 28 [1/2] (3.25ns)   --->   "%B_load = load i8 %B_addr"   --->   Operation 28 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 29 [2/2] (1.58ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_2, i32 %B_load, i32 %sum_s, i32 %B"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_11, i32 %A, i32 %w, i32 %sum"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_2, i32 %B_load, i32 %sum_s, i32 %B"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_0_loop_11, i32 %A, i32 %w, i32 %sum"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [2/2] (3.25ns)   --->   "%A_load = load i8 %A_addr"   --->   Operation 34 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 35 [1/2] (3.25ns)   --->   "%A_load = load i8 %A_addr"   --->   Operation 35 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 36 [2/2] (1.58ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_22, i32 %A_load, i32 %sum, i32 %A"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_loop_22, i32 %A_load, i32 %sum, i32 %A"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_83_3, i32 %A, i32 %B, i9 %f_1_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_83_3, i32 %A, i32 %B, i9 %f_1_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.81>
ST_15 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln47 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:47]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "%f_1_loc_load = load i9 %f_1_loc"   --->   Operation 42 'load' 'f_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (1.82ns)   --->   "%icmp_ln86 = icmp_ne  i9 %f_1_loc_load, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:86]   --->   Operation 43 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln90 = select i1 %icmp_ln86, i32 4294967295, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:90]   --->   Operation 44 'select' 'select_ln90' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln90 = ret i32 %select_ln90" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:90]   --->   Operation 45 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('B_addr') [11]  (0.000 ns)
	'load' operation 32 bit ('B_load') on array 'B', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48 [12]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('B_load') on array 'B', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48 [12]  (3.254 ns)

 <State 7>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_Pipeline_loop_2' [13]  (1.588 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('A_addr') [14]  (0.000 ns)
	'load' operation 32 bit ('A_load') on array 'A', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48 [16]  (3.254 ns)

 <State 10>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load') on array 'A', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:48 [16]  (3.254 ns)

 <State 11>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_Pipeline_loop_22' [17]  (1.588 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 2.816ns
The critical path consists of the following:
	'load' operation 9 bit ('f_1_loc_load') on local variable 'f_1_loc' [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:86) [20]  (1.823 ns)
	'select' operation 32 bit ('select_ln90', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:90) [21]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
