#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 15 15:30:24 2023
# Process ID: 19968
# Current directory: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19848 C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.xpr
# Log file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/vivado.log
# Journal file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.xpr
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/component.xml
close_project
update_ip_catalog -disable_ip c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/component.xml -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
ipx::current_core c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project lab_3
set_property  ip_repo_paths  c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo [current_project]
update_ip_catalog
update_ip_catalog -rebuild
current_project edit_ip_project
close_project
create_bd_design "lab_3"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv SHREC:SHREC:axi_regmap:1.0 axi_regmap_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:multiplier:1.0 multiplier_0
endgroup
set_property location {2.5 865 -126} [get_bd_cells multiplier_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_regmap_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_regmap_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins multiplier_0/clk]
endgroup
startgroup
set_property -dict [list CONFIG.WIDTH2 {1} CONFIG.NUM_REGS {3}] [get_bd_cells axi_regmap_0]
endgroup
connect_bd_net [get_bd_pins axi_regmap_0/REG0_OUT] [get_bd_pins multiplier_0/A]
connect_bd_net [get_bd_pins axi_regmap_0/REG1_OUT] [get_bd_pins multiplier_0/B]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins multiplier_0/rst]
connect_bd_net [get_bd_pins multiplier_0/rst] [get_bd_pins axi_regmap_0/REG2_OUT]
connect_bd_net [get_bd_pins multiplier_0/done] [get_bd_pins axi_regmap_0/REG2_IN]
set_property location {1 228 -442} [get_bd_cells axi_regmap_0]
set_property location {1 282 -184} [get_bd_cells rst_ps7_0_100M]
set_property location {2 626 -440} [get_bd_cells rst_ps7_0_100M]
set_property location {1 194 -205} [get_bd_cells ps7_0_axi_periph]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3.5 1066 -176} [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
undo
redo
set_property location {3 1101 -101} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins multiplier_0/R] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins multiplier_0/R] [get_bd_pins xlslice_0/Din]
startgroup
set_property -dict [list CONFIG.DIN_TO {31} CONFIG.DIN_FROM {63} CONFIG.DIN_WIDTH {64} CONFIG.DOUT_WIDTH {32} CONFIG.DIN_FROM {63}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {32} CONFIG.DIN_FROM {63} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {31} CONFIG.DIN_WIDTH {64} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins axi_regmap_0/REG0_IN]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins axi_regmap_0/REG1_IN]
set_property location {2 786 -148} [get_bd_cells multiplier_0]
set_property location {2 796 49} [get_bd_cells rst_ps7_0_100M]
set_property location {2 744 -449} [get_bd_cells multiplier_0]
set_property location {3 1030 -483} [get_bd_cells xlslice_0]
set_property location {3 1077 -389} [get_bd_cells xlslice_1]
set_property location {1 353 -150} [get_bd_cells ps7_0_axi_periph]
set_property location {2 746 -184} [get_bd_cells processing_system7_0]
set_property location {3 1203 -187} [get_bd_cells rst_ps7_0_100M]
save_bd_design
make_wrapper -files [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/lab_3.bd] -top
add_files -norecurse C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hdl/lab_3_wrapper.vhd
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project lab_3
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project multiplier_v1_0_project
current_project lab_3
upgrade_ip -vlnv xilinx.com:user:multiplier:1.0 [get_ips  lab_3_multiplier_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips lab_3_multiplier_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project multiplier_v1_0_project
source
source -help
v
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
set_property library xil_defaultlib [get_files *.vhd]
launch_simulation
source multiplier.tcl
close_sim
close_project
