{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698517937666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698517937675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 03:32:17 2023 " "Processing started: Sun Oct 29 03:32:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698517937675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698517937675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cntr8 -c cntr8 " "Command: quartus_sta cntr8 -c cntr8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698517937675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698517937792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698517938424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698517938440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517938487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517938487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cntr8.sdc " "Synopsys Design Constraints File file not found: 'cntr8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698517939026 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U0_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U0_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux0~1\|dataf " "Node \"U2\|Mux0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux0~1\|combout " "Node \"U2\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U1_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U1_cla8\|U1_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux0~1\|datae " "Node \"U2\|Mux0~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 39 -1 0 } } { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|Mux1~1\|dataf " "Node \"U2\|Mux1~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux1~1\|combout " "Node \"U2\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|Mux2~1\|combout " "Node \"U2\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|datae " "Node \"U2\|U1_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U1_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux2~1\|datae " "Node \"U2\|Mux2~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|datae " "Node \"U2\|U0_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U0_cla8\|U1_cla4\|U1_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux2~1\|dataf " "Node \"U2\|Mux2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } } { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|Mux3~1\|combout " "Node \"U2\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U0_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U0_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux3~1\|datae " "Node \"U2\|Mux3~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U1_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U1_cla8\|U1_cla4\|U0_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux3~1\|dataf " "Node \"U2\|Mux3~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } } { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|Mux4~1\|combout " "Node \"U2\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U1_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U1_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux4~1\|datae " "Node \"U2\|Mux4~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U0_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U0_cla8\|U0_cla4\|U3_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux4~1\|dataf " "Node \"U2\|Mux4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } } { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|Mux5~1\|combout " "Node \"U2\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U1_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U1_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U1_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux5~1\|datae " "Node \"U2\|Mux5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|dataf " "Node \"U2\|U0_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|U0_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|combout " "Node \"U2\|U0_cla8\|U0_cla4\|U2_fa\|U1_xor2\|U4_or2\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux5~1\|dataf " "Node \"U2\|Mux5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } } { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/gates.v" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|Mux6~1\|combout " "Node \"U2\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux6~1\|dataf " "Node \"U2\|Mux6~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|Mux7~1\|combout " "Node \"U2\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""} { "Warning" "WSTA_SCC_NODE" "U2\|Mux7~1\|dataf " "Node \"U2\|Mux7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698517939026 ""}  } { { "os_logic.v" "" { Text "C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/cntr8/os_logic.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698517939026 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698517939041 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698517939089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698517939101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698517939101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.174 " "Worst-case setup slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.400 clk  " "   -0.174              -0.400 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517939106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk  " "    0.383               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517939108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517939110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517939112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.575 clk  " "   -0.394              -1.575 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517939115 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698517939126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698517939152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698517939848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698517939886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698517939888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698517939888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.196 " "Worst-case setup slack is -0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196              -0.497 clk  " "   -0.196              -0.497 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517939890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clk  " "    0.394               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517939892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517939893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517939895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.707 clk  " "   -0.394              -1.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517939895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517939895 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698517939895 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698517940052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698517940518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698517940558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.301 " "Worst-case setup slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk  " "    0.301               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517940558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517940573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517940573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517940573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698517940573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698517940573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.242 clk  " "   -0.081              -0.242 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517940573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698517940589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698517940699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.330 " "Worst-case setup slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 clk  " "    0.330               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517940724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517940727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517940731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698517940732 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698517940732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698517940732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.079 " "Worst-case minimum pulse width slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.235 clk  " "   -0.079              -0.235 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698517940735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698517940735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698517941915 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698517941918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 55 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698517941967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 03:32:21 2023 " "Processing ended: Sun Oct 29 03:32:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698517941967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698517941967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698517941967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698517941967 ""}
