{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697605938378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697605938388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 14:12:18 2023 " "Processing started: Wed Oct 18 14:12:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697605938388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605938388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cntr8 -c cntr8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cntr8 -c cntr8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605938388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697605939659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697605939659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r " "Found entity 1: _dff_r" {  } { { "_dff_r.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/_dff_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla8 " "Found entity 1: tb_cla8" {  } { { "tb_cla8.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/tb_cla8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr8.v 1 1 " "Found 1 design units, including 1 entities, in source file cntr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cntr8 " "Found entity 1: cntr8" {  } { { "cntr8.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cntr8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla8 " "Found entity 1: cla8" {  } { { "cla8.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cla8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register3_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _register3_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register3_r " "Found entity 1: _register3_r" {  } { { "_register3_r.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/_register3_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register3_r.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_register3_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register3_r " "Found entity 1: tb_register3_r" {  } { { "tb_register3_r.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/tb_register3_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ns_logic " "Found entity 1: ns_logic" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/ns_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ns_logic " "Found entity 1: tb_ns_logic" {  } { { "tb_ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/tb_ns_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950161 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "os_logic.v(16) " "Verilog HDL information at os_logic.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "os_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/os_logic.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697605950172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "os_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file os_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 os_logic " "Found entity 1: os_logic" {  } { { "os_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/os_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_os_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_os_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_os_logic " "Found entity 1: tb_os_logic" {  } { { "tb_os_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/tb_os_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697605950190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 cla8.v(7) " "Verilog HDL Implicit Net warning at cla8.v(7): created implicit net for \"c1\"" {  } { { "cla8.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cla8.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cntr8 " "Elaborating entity \"cntr8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697605950249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register3_r _register3_r:U0_register3_1 " "Elaborating entity \"_register3_r\" for hierarchy \"_register3_r:U0_register3_1\"" {  } { { "cntr8.v" "U0_register3_1" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cntr8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r _register3_r:U0_register3_1\|_dff_r:U0_dff_r " "Elaborating entity \"_dff_r\" for hierarchy \"_register3_r:U0_register3_1\|_dff_r:U0_dff_r\"" {  } { { "_register3_r.v" "U0_dff_r" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/_register3_r.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ns_logic ns_logic:U1_ns_logic " "Elaborating entity \"ns_logic\" for hierarchy \"ns_logic:U1_ns_logic\"" {  } { { "cntr8.v" "U1_ns_logic" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cntr8.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950291 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ns_logic.v(15) " "Verilog HDL Case Statement warning at ns_logic.v(15): incomplete case statement has no default case item" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/ns_logic.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697605950293 "|cntr8|ns_logic:U1_ns_logic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state ns_logic.v(13) " "Verilog HDL Always Construct warning at ns_logic.v(13): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/ns_logic.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697605950293 "|cntr8|ns_logic:U1_ns_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] ns_logic.v(13) " "Inferred latch for \"next_state\[0\]\" at ns_logic.v(13)" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/ns_logic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950293 "|cntr8|ns_logic:U1_ns_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] ns_logic.v(13) " "Inferred latch for \"next_state\[1\]\" at ns_logic.v(13)" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/ns_logic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950293 "|cntr8|ns_logic:U1_ns_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] ns_logic.v(13) " "Inferred latch for \"next_state\[2\]\" at ns_logic.v(13)" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/ns_logic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605950293 "|cntr8|ns_logic:U1_ns_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "os_logic os_logic:U2_os_logic " "Elaborating entity \"os_logic\" for hierarchy \"os_logic:U2_os_logic\"" {  } { { "cntr8.v" "U2_os_logic" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cntr8.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950298 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_inc os_logic.v(21) " "Verilog HDL Always Construct warning at os_logic.v(21): variable \"d_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/os_logic.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697605950299 "|cntr8|os_logic:U2_os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_inc os_logic.v(22) " "Verilog HDL Always Construct warning at os_logic.v(22): variable \"d_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/os_logic.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697605950299 "|cntr8|os_logic:U2_os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_dec os_logic.v(23) " "Verilog HDL Always Construct warning at os_logic.v(23): variable \"d_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/os_logic.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697605950299 "|cntr8|os_logic:U2_os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_dec os_logic.v(24) " "Verilog HDL Always Construct warning at os_logic.v(24): variable \"d_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/os_logic.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697605950299 "|cntr8|os_logic:U2_os_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 os_logic:U2_os_logic\|cla8:cla8_1 " "Elaborating entity \"cla8\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\"" {  } { { "os_logic.v" "cla8_1" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/os_logic.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\"" {  } { { "cla8.v" "U0_cla4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cla8.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/fa_v2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/gates.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3 " "Elaborating entity \"_and3\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3\"" {  } { { "clb4.v" "U11_and3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3 " "Elaborating entity \"_or3\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3\"" {  } { { "clb4.v" "U12_or3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/clb4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4 " "Elaborating entity \"_and4\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4\"" {  } { { "clb4.v" "U15_and4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4 " "Elaborating entity \"_or4\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4\"" {  } { { "clb4.v" "U16_or4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/clb4.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5 " "Elaborating entity \"_and5\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5\"" {  } { { "clb4.v" "U20_and5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/clb4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5 " "Elaborating entity \"_or5\" for hierarchy \"os_logic:U2_os_logic\|cla8:cla8_1\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5\"" {  } { { "clb4.v" "U21_or5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/clb4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605950406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697605951079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ns_logic:U1_ns_logic\|next_state\[0\] " "Latch ns_logic:U1_ns_logic\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _register3_r:U0_register3_1\|_dff_r:U1_dff_r\|q " "Ports D and ENA on the latch are fed by the same signal _register3_r:U0_register3_1\|_dff_r:U1_dff_r\|q" {  } { { "_dff_r.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/_dff_r.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697605951086 ""}  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/ns_logic.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697605951086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697605951170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/output_files/cntr8.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment7/cntr8/output_files/cntr8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605951380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697605951572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697605951572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697605951632 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697605951632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697605951632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697605951632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697605951653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 14:12:31 2023 " "Processing ended: Wed Oct 18 14:12:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697605951653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697605951653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697605951653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697605951653 ""}
