# RISC-V-Processors
This repository contains the processors made using Verilog as a part of the course CS F342 Computer Architecture at BITS Pilani, Hyderabad Campus.
* RISC-V single cycle processor.
* RISC-V pipelined processor.
* Custom 4-stages pipelined processor with forward-unit and hazard detection.
