/******************************************************************************
* Copyright (C) 2016 - 2020 Xilinx, Inc. All rights reserved.
* SPDX-License-Identifier: MIT
******************************************************************************/

/*****************************************************************************/
/**
*
* @file xv_hdmirx.c
*
* This is the main file for Xilinx HDMI RX core. Please see xv_hdmirx.h for
* more details of the driver.
*
* <pre>
* MODIFICATION HISTORY:
*
* Ver   Who    Date     Changes
* ----- ------ -------- --------------------------------------------------
* 1.00  gm, mg 11/03/15 Initial release.
* 1.01  MG     30/12/15 Added DDC HDCP 2.2 calls
* 1.02  yh     15/01/16 Added 3D Video support
* 1.03  MG     19/02/16 Added link error callback
* 1.04  MG     08/03/16 Updated XV_HdmiRx_SetStream to use RefClk
* 1.05  MG     27/05/16 Updated XV_HdmiRx_CfgInitialize
* 1.06  YH     18/07/16 Replace xil_printf with xdbg_printf
* 1.07  YH     25/07/16 Used UINTPTR instead of u32 for BaseAddress
*                          XV_HdmiRx_CfgInitialize
* 1.08  YH     18/08/16 squash unused variable compiler warning
* 1.09  YH     29/08/16 Set Match to FALSE when HTotal = 0
* 1.10  MG     02/03/17 Fixed YUV420 reading in function
*                          XV_HdmiRx_GetVideoTiming
* 1.40  YH     19/07/17 Clean up Print Statement line ending to "\r\n"
*              05/09/17 Enhanced Video Timing checking
* 2.00  YH     16/11/17 Added dedicated reset for each clock domain
*       YH     16/11/17 Added bridge overflow interrupt
*       EB     18/01/18 Moved VicTable to Hdmi Common library
*       EB     26/01/18 Updated XV_HdmiRx_GetVideoTiming to use
*                          XVidC_GetVideoModeIdExtensive
* 2.20  EB     16/08/18 Replaced TIME_10MS, TIME_16MS, TIME_200MS with
*                          XV_HdmiRx_GetTime10Ms, XV_HdmiRx_GetTime16Ms
*                          XV_HdmiRx_GetTime200Ms
*                       Added TMDS Clock Ratio callback support
* 2.30  EB     05/03/19 Updated the description of the API
*                          XV_HdmiRx_GetLinkStatus
* 2.40  EB     30/07/19 Updated XV_HdmiRx_GetVideoTiming to fix an issue where
*                          FrameRate for YUV420 may be incorrect
*                       Updated XV_HdmiRx_GetVideoTiming to fix an issue where
*                          video timing values may be incorrect
*              06/08/19 Added Vic and Video Timing mismatch callback support
* 2.50  EB     02/12/18 Added 3D Audio Support
* </pre>
*
******************************************************************************/

/***************************** Include Files *********************************/

#include "xv_hdmirx.h"
#include "string.h"

/************************** Constant Definitions *****************************/

/***************** Macros (Inline Functions) Definitions *********************/


/**************************** Type Definitions *******************************/

/************************** Function Prototypes ******************************/

static void StubCallback(void *CallbackRef);

/************************** Variable Definitions *****************************/


/************************** Function Definitions *****************************/

/*****************************************************************************/
/**
*
* This function initializes the HDMI RX core. This function must be called
* prior to using the HDMI RX core. Initialization of the HDMI RX includes
* setting up the instance data, and ensuring the hardware is in a quiescent
* state.
*
* @param    InstancePtr is a pointer to the XHdmiRx core instance.
* @param    CfgPtr points to the configuration structure associated with
*       the HDMI RX core.
* @param    EffectiveAddr is the base address of the device. If address
*       translation is being used, then this parameter must reflect the
*       virtual base address. Otherwise, the physical address should be
*       used.
*
* @return
*       - XST_SUCCESS if XV_HdmiRx_CfgInitialize was successful.
*       - XST_FAILURE if HDMI RX PIO ID mismatched.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_CfgInitialize(XV_HdmiRx *InstancePtr, XV_HdmiRx_Config *CfgPtr, UINTPTR EffectiveAddr)
{
    u32 RegValue;

    /* Verify arguments. */
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(CfgPtr != NULL);
    Xil_AssertNonvoid(EffectiveAddr != (UINTPTR)0x0);

    /* Setup the instance */
    (void)memset((void *)InstancePtr, 0, sizeof(XV_HdmiRx));
    (void)memcpy((void *)&(InstancePtr->Config), (const void *)CfgPtr, sizeof(XV_HdmiRx_Config));
    InstancePtr->Config.BaseAddress = EffectiveAddr;

    /* Check PIO ID */
    RegValue = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_ID_OFFSET));
    RegValue = ((RegValue) >> (XV_HDMIRX_SHIFT_16)) & (XV_HDMIRX_MASK_16);
    if (RegValue != (XV_HDMIRX_PIO_ID)) {
        return (XST_FAILURE);
    }

    /*
        Callbacks
        These are placeholders pointing to the StubCallback
        The actual callback pointers will be assigned by the SetCallback function
    */

    InstancePtr->ConnectCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsConnectCallbackSet = (FALSE);

    InstancePtr->AuxCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsAuxCallbackSet = (FALSE);

    InstancePtr->AudCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsAudCallbackSet = (FALSE);

    InstancePtr->LnkStaCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsLnkStaCallbackSet = (FALSE);

    InstancePtr->DdcCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsDdcCallbackSet = (FALSE);

    InstancePtr->StreamDownCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsStreamDownCallbackSet = (FALSE);

    InstancePtr->StreamInitCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsStreamInitCallbackSet = (FALSE);

    InstancePtr->StreamUpCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsStreamUpCallbackSet = (FALSE);

    InstancePtr->HdcpCallback = (XV_HdmiRx_HdcpCallback)((void *)StubCallback);
    InstancePtr->IsHdcpCallbackSet = (FALSE);

    InstancePtr->LinkErrorCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsLinkErrorCallbackSet = (FALSE);

    InstancePtr->SyncLossCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsSyncLossCallbackSet = (FALSE);

    InstancePtr->ModeCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsModeCallbackSet = (FALSE);

    InstancePtr->TmdsClkRatioCallback =
				(XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsTmdsClkRatioCallbackSet = (FALSE);

    InstancePtr->VicErrorCallback = (XV_HdmiRx_Callback)((void *)StubCallback);
    InstancePtr->IsVicErrorCallbackSet = (FALSE);

    /* Clear HDMI variables */
    XV_HdmiRx_Clear(InstancePtr);

    // Clear connected flag
    InstancePtr->Stream.IsConnected = (FALSE);

    // Reset all peripherals
    XV_HdmiRx_PioDisable(InstancePtr);
    XV_HdmiRx_TmrDisable(InstancePtr);
    XV_HdmiRx_VtdDisable(InstancePtr);
    XV_HdmiRx_DdcDisable(InstancePtr);
    XV_HdmiRx_AuxDisable(InstancePtr);
    XV_HdmiRx_AudioDisable(InstancePtr);
    XV_HdmiRx_LnkstaDisable(InstancePtr);

    XV_HdmiRx_PioIntrDisable(InstancePtr);
    XV_HdmiRx_TmrIntrDisable(InstancePtr);
    XV_HdmiRx_VtdIntrDisable(InstancePtr);
    XV_HdmiRx_DdcScdcClear(InstancePtr);

    /*
        PIO peripheral
    */

    /* PIO: Set event rising edge masks */
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_IN_EVT_RE_OFFSET),
            (XV_HDMIRX_PIO_IN_BRDG_OVERFLOW_MASK) |
			(XV_HDMIRX_PIO_IN_DET_MASK) |
            (XV_HDMIRX_PIO_IN_LNK_RDY_MASK) |
            (XV_HDMIRX_PIO_IN_VID_RDY_MASK) |
            (XV_HDMIRX_PIO_IN_MODE_MASK) |
            (XV_HDMIRX_PIO_IN_SCDC_SCRAMBLER_ENABLE_MASK) |
            (XV_HDMIRX_PIO_IN_SCDC_TMDS_CLOCK_RATIO_MASK)
        );

    /* PIO: Set event falling edge masks */
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_IN_EVT_FE_OFFSET),
            (XV_HDMIRX_PIO_IN_DET_MASK) |
            (XV_HDMIRX_PIO_IN_VID_RDY_MASK) |
            (XV_HDMIRX_PIO_IN_MODE_MASK) |
            (XV_HDMIRX_PIO_IN_SCDC_SCRAMBLER_ENABLE_MASK) |
            (XV_HDMIRX_PIO_IN_SCDC_TMDS_CLOCK_RATIO_MASK)
        );

    /* Set run flag */
    XV_HdmiRx_PioEnable(InstancePtr);

    /* Enable interrupt */
    XV_HdmiRx_PioIntrEnable(InstancePtr);

    /*
        Timer
    */

    /* Set run flag */
    XV_HdmiRx_TmrEnable(InstancePtr);

    /* Enable interrupt */
    XV_HdmiRx_TmrIntrEnable(InstancePtr);

    /*
        Video Timing detector peripheral
    */

    // Set timebase - 16 ms
    XV_HdmiRx_VtdSetTimebase(InstancePtr, XV_HdmiRx_GetTime16Ms(InstancePtr));

    // The VTD run flag is set in the armed state

    /*
        DDC peripheral
    */

    /* Enable DDC */
    XV_HdmiRx_DdcEnable(InstancePtr);

    /* Enable DDC peripheral interrupt */
    //XV_HdmiRx_DdcIntrEnable(InstancePtr);

    // Enable SCDC
    XV_HdmiRx_DdcScdcEnable(InstancePtr);

    /*
        AUX peripheral
    */

    // The aux peripheral will be enabled in the RX init done callback
    //XV_HdmiRx_AuxEnable(InstancePtr);

    /* Enable AUX peripheral interrupt */
    XV_HdmiRx_AuxIntrEnable(InstancePtr);

    /*
        Audio peripheral
    */

    // The audio peripheral willl be enabled in the RX init done callback
    //XV_HdmiRx_AudioEnable(InstancePtr);

    /* Enable AUD peripheral interrupt */
    XV_HdmiRx_AudioIntrEnable(InstancePtr);

    /* Enable Link Status */
    XV_HdmiRx_LnkstaEnable(InstancePtr);

    /* Enable Link Status peripheral interrupt */
    //XV_HdmiRx_LinkIntrEnable(InstancePtr);

    /* Reset the hardware and set the flag to indicate the driver is ready */
    InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);

    return (XST_SUCCESS);
}

/*****************************************************************************/
/**
*
* This function clears the HDMI RX variables and sets them to the defaults.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   None.
*
* @note     This is required after a reset or init.
*
******************************************************************************/
void XV_HdmiRx_Clear(XV_HdmiRx *InstancePtr)
{
    u32 Index;

    /* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    InstancePtr->Stream.State = XV_HDMIRX_STATE_STREAM_DOWN;            // The stream is down
    InstancePtr->Stream.IsHdmi = (FALSE);
    InstancePtr->Stream.Video.ColorFormatId = (XVIDC_CSF_RGB);          // Default RGB
    InstancePtr->Stream.Video.IsInterlaced = 0;
    InstancePtr->Stream.Video.ColorDepth = (XVIDC_BPC_8);               // Default 8 bits
    InstancePtr->Stream.Video.PixPerClk = (XVIDC_PPC_2);
    InstancePtr->Stream.Video.VmId = (XVIDC_VM_NO_INPUT);
    InstancePtr->Stream.Video.Is3D = FALSE;
    InstancePtr->Stream.Video.Info_3D.Format = XVIDC_3D_UNKNOWN;
    InstancePtr->Stream.Video.Timing.HActive = 0;
    InstancePtr->Stream.Video.Timing.HFrontPorch = 0;
    InstancePtr->Stream.Video.Timing.HSyncWidth = 0;
    InstancePtr->Stream.Video.Timing.HBackPorch = 0;
    InstancePtr->Stream.Video.Timing.HTotal = 0;
    InstancePtr->Stream.Video.Timing.HSyncPolarity = 0;
    InstancePtr->Stream.Video.Timing.VActive = 0;
    InstancePtr->Stream.Video.Timing.F0PVFrontPorch = 0;
    InstancePtr->Stream.Video.Timing.F0PVSyncWidth = 0;
    InstancePtr->Stream.Video.Timing.F0PVBackPorch = 0;
    InstancePtr->Stream.Video.Timing.F0PVTotal = 0;
    InstancePtr->Stream.Video.Timing.F1VFrontPorch = 0;
    InstancePtr->Stream.Video.Timing.F1VSyncWidth = 0;
    InstancePtr->Stream.Video.Timing.F1VBackPorch = 0;
    InstancePtr->Stream.Video.Timing.F1VTotal = 0;
    InstancePtr->Stream.Video.Timing.VSyncPolarity = 0;
    InstancePtr->Stream.Vic = 0;
    InstancePtr->Stream.Audio.Active = (FALSE);                             // Idle stream
    InstancePtr->Stream.Audio.Channels = 2;                             // 2 channels
    InstancePtr->Stream.GetVideoPropertiesTries = 0;

    /* AUX */
    InstancePtr->Aux.Header.Data = 0;
    for (Index = 0; Index < 8; Index++) {
        InstancePtr->Aux.Data.Data[Index] = 0;
    }

    /* Audio */
    InstancePtr->AudCts = 0;
    InstancePtr->AudN = 0;
    InstancePtr->AudFormat = 0;

    // Call stream down callback
    if (InstancePtr->IsStreamDownCallbackSet) {
        InstancePtr->StreamDownCallback(InstancePtr->StreamDownRef);
    }
}

/*****************************************************************************/
/**
*
* This function sets the HDMI RX stream parameters.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    Ppc specifies the pixel per clock.
*       - 1 = XVIDC_PPC_1
*       - 2 = XVIDC_PPC_2
*       - 4 = XVIDC_PPC_4
* @param    Clock specifies reference pixel clock frequency.
*
* @return
*       - XST_SUCCESS is always returned.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_SetStream(XV_HdmiRx *InstancePtr, XVidC_PixelsPerClock Ppc, u32 Clock)
{

    /* Verify arguments. */
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid((Ppc == (XVIDC_PPC_1)) || (Ppc == (XVIDC_PPC_2))
                                             || (Ppc == (XVIDC_PPC_4)));
    Xil_AssertNonvoid(Clock > 0x0);

    /* Pixels per clock */
    InstancePtr->Stream.Video.PixPerClk = Ppc;

    /* Reference clock */
    InstancePtr->Stream.RefClk = Clock;

    /* Set RX pixel rate */
    XV_HdmiRx_SetPixelRate(InstancePtr);

    return (XST_SUCCESS);
}

/*****************************************************************************/
/**
*
*  This function asserts or releases the HDMI RX Internal VRST.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    Reset specifies TRUE/FALSE value to either assert or
*       release HDMI RX Internal VRST.
*
* @return   None.
*
* @note     The reset output of the PIO is inverted. When the system is
*       in reset, the PIO output is cleared and this will reset the
*       HDMI RX. Therefore, clearing the PIO reset output will assert
*       the HDMI Internal video reset.
*       C-style signature:
*       void XV_HdmiRx_INT_VRST(XV_HdmiRx *InstancePtr, u8 Reset)
*
******************************************************************************/
void XV_HdmiRx_INT_VRST(XV_HdmiRx *InstancePtr, u8 Reset)
{

    /* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    if (Reset) {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_CLR_OFFSET), (XV_HDMIRX_PIO_OUT_INT_VRST_MASK));
    }
    else {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_SET_OFFSET), (XV_HDMIRX_PIO_OUT_INT_VRST_MASK));
    }
}

/*****************************************************************************/
/**
*
*  This function asserts or releases the HDMI RX Internal LRST.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    Reset specifies TRUE/FALSE value to either assert or
*       release HDMI RX Internal LRST.
*
* @return   None.
*
* @note     The reset output of the PIO is inverted. When the system is
*       in reset, the PIO output is cleared and this will reset the
*       HDMI RX. Therefore, clearing the PIO reset output will assert
*       the HDMI Internal link reset.
*       C-style signature:
*       void XV_HdmiRx_INT_VRST(XV_HdmiRx *InstancePtr, u8 Reset)
*
******************************************************************************/
void XV_HdmiRx_INT_LRST(XV_HdmiRx *InstancePtr, u8 Reset)
{
	/* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    if (Reset) {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_CLR_OFFSET), (XV_HDMIRX_PIO_OUT_INT_LRST_MASK));
    }
    else {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_SET_OFFSET), (XV_HDMIRX_PIO_OUT_INT_LRST_MASK));
    }
}

/*****************************************************************************/
/**
*
*  This function asserts or releases the HDMI RX External VRST.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    Reset specifies TRUE/FALSE value to either assert or
*       release HDMI RX External VRST.
*
* @return   None.
*
* @note     The reset output of the PIO is inverted. When the system is
*       in reset, the PIO output is cleared and this will reset the
*       HDMI RX. Therefore, clearing the PIO reset output will assert
*       the HDMI external video reset.
*       C-style signature:
*       void XV_HdmiRx_EXT_VRST(XV_HdmiRx *InstancePtr, u8 Reset)
*
******************************************************************************/
void XV_HdmiRx_EXT_VRST(XV_HdmiRx *InstancePtr, u8 Reset)
{
	/* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    if (Reset) {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_CLR_OFFSET), (XV_HDMIRX_PIO_OUT_EXT_VRST_MASK));
    }
    else {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_SET_OFFSET), (XV_HDMIRX_PIO_OUT_EXT_VRST_MASK));
    }
}

/*****************************************************************************/
/**
*
*  This function asserts or releases the HDMI RX External SYSRST.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    Reset specifies TRUE/FALSE value to either assert or
*       release HDMI RX External SYSRST.
*
* @return   None.
*
* @note     The reset output of the PIO is inverted. When the system is
*       in reset, the PIO output is cleared and this will reset the
*       HDMI RX. Therefore, clearing the PIO reset output will assert
*       the HDMI External system reset.
*       C-style signature:
*       void XV_HdmiRx_EXT_SYSRST(XV_HdmiRx *InstancePtr, u8 Reset)
*
******************************************************************************/
void XV_HdmiRx_EXT_SYSRST(XV_HdmiRx *InstancePtr, u8 Reset)
{
	/* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    if (Reset) {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_CLR_OFFSET), (XV_HDMIRX_PIO_OUT_EXT_SYSRST_MASK));
    }
    else {
        XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress,
        (XV_HDMIRX_PIO_OUT_SET_OFFSET), (XV_HDMIRX_PIO_OUT_EXT_SYSRST_MASK));
    }
}

/*****************************************************************************/
/**
*
* This function sets the pixel rate.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*       - XST_SUCCESS is always returned.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_SetPixelRate(XV_HdmiRx *InstancePtr)
{
    u32 RegValue;
    u8 PixelRate;

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    /* Mask pixel rate */
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_OUT_MSK_OFFSET), (XV_HDMIRX_PIO_OUT_PIXEL_RATE_MASK));

    /* Check pixel per clock */
    switch (InstancePtr->Stream.Video.PixPerClk) {
        case (XVIDC_PPC_2):
            PixelRate = 1;
            break;

        case (XVIDC_PPC_4):
            PixelRate = 2;
            break;

        default:
            PixelRate = 0;
            break;
    }

    /* Set pixel rate for video path */
    RegValue = PixelRate << (XV_HDMIRX_PIO_OUT_PIXEL_RATE_SHIFT);
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_OUT_OFFSET), RegValue);

    return (XST_SUCCESS);
}

/*****************************************************************************/
/**
*
* This function sets the color format
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   None.
*
* @note     None.
*
******************************************************************************/
void XV_HdmiRx_SetColorFormat(XV_HdmiRx *InstancePtr)
{
    u32 RegValue;

    /* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    /* Mask PIO Out Mask register */
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_OUT_MSK_OFFSET), (XV_HDMIRX_PIO_OUT_COLOR_SPACE_MASK));

    /* Check for color format */
    switch (InstancePtr->Stream.Video.ColorFormatId) {
        case (XVIDC_CSF_YCRCB_444):
            RegValue = 1;
            break;

        case (XVIDC_CSF_YCRCB_422):
            RegValue = 2;
            break;

        case (XVIDC_CSF_YCRCB_420):
            RegValue = 3;
            break;

        default:
            RegValue = 0;
            break;
    }

    /* Write color space into PIO Out register */
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_OUT_OFFSET), (RegValue << (XV_HDMIRX_PIO_OUT_COLOR_SPACE_SHIFT)));
}

/*****************************************************************************/
/**
*
* This function enables/clear Hot-Plug-Detect.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    SetClr specifies TRUE/FALSE value to either enable or
*       clear HPD respectively.
*
* @return
*       - XST_SUCCESS is always returned.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_SetHpd(XV_HdmiRx *InstancePtr, u8 SetClr)
{
    /* Verify arguments. */
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid((SetClr == (TRUE)) || (SetClr == (FALSE)));

    if (SetClr) {
        /* Set HPD */
        XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_OUT_SET_OFFSET), (XV_HDMIRX_PIO_OUT_HPD_MASK));
    }
    else {
        /* Clear HPD */
        XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_OUT_CLR_OFFSET), (XV_HDMIRX_PIO_OUT_HPD_MASK));
    }

    return (XST_SUCCESS);
}

/*****************************************************************************/
/**
*
* This function provides status of the HDMI RX core Link Status peripheral.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    Type specifies one of the type for which status to be provided:
*       - 0 = Link error counter for channel 0.
*       - 1 = Link error counter for channel 1.
*       - 2 = Link error counter for channel 2.
*
* @return   Link status of the HDMI RX core link.
*
* @note     None.
*
******************************************************************************/
u32 XV_HdmiRx_GetLinkStatus(XV_HdmiRx *InstancePtr, u8 Type)
{
    u32 RegValue;

    /* Verify arguments. */
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(Type < 0x6);

    RegValue = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_LNKSTA_LNK_ERR0_OFFSET) + (4 * Type));

    return RegValue;
}

/*****************************************************************************/
/**
*
* This function provides status of one of the link error counters reached the
* maximum value.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*       - TRUE = Maximum error counter reached.
*       - FALSE = Maximum error counter not reached.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_IsLinkStatusErrMax(XV_HdmiRx *InstancePtr)
{
    u32 Status;

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    /* Read Link Status peripheral Status register */
    Status = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_LNKSTA_STA_OFFSET)) & (XV_HDMIRX_LNKSTA_STA_ERR_MAX_MASK);

    if (Status) {
        Status = (TRUE);
    }
    else {
        Status = (FALSE);
    }

    return Status;
}

/*****************************************************************************/
/**
*
* This function clears the link error counters.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   None.
*
* @note     None.
*
******************************************************************************/
void XV_HdmiRx_ClearLinkStatus(XV_HdmiRx *InstancePtr)
{
    /* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    /* Set Error Clear bit */
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_LNKSTA_CTRL_SET_OFFSET), (XV_HDMIRX_LNKSTA_CTRL_ERR_CLR_MASK));

    /* Clear Error Clear bit */
    XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_LNKSTA_CTRL_CLR_OFFSET), (XV_HDMIRX_LNKSTA_CTRL_ERR_CLR_MASK));
}

/*****************************************************************************/
/**
*
* This function provides audio clock regenerating CTS (Cycle-Time Stamp) value
* at the HDMI sink device.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   Audio clock CTS value.
*
* @note     None.
*
******************************************************************************/
u32 XV_HdmiRx_GetAcrCts(XV_HdmiRx *InstancePtr)
{
    u32 CtsValue;

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    /* Read cycle time stamp value */
    CtsValue = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_AUD_CTS_OFFSET));

    return CtsValue;
}

/*****************************************************************************/
/**
*
* This function provides audio clock regenerating factor N value.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   ACR N value.
*
* @note     None.
*
******************************************************************************/
u32 XV_HdmiRx_GetAcrN(XV_HdmiRx *InstancePtr)
{
    u32 AcrNValue;

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    /* Read ACR factor N value */
    AcrNValue = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_AUD_N_OFFSET));

    return AcrNValue;
}

/*****************************************************************************/
/**
*
* This function gets the size of the EDID buffer of the DDC slave.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*       - EDID buffer size
*
* @note     None.
*
******************************************************************************/
u16 XV_HdmiRx_DdcGetEdidWords(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_EDID_STA_OFFSET));
    Data >>= XV_HDMIRX_DDC_STA_EDID_WORDS_SHIFT;
    Data &= XV_HDMIRX_DDC_STA_EDID_WORDS_MASK;
    return (Data);
}

/*****************************************************************************/
/**
*
* This function loads the EDID data into the DDC slave.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
* @param    EdidData is a pointer to the EDID data array.
* @param    Length is the length, in bytes, of the EDID array.
*
* @return
*       - XST_SUCCESS if the EDID data was loaded successfully
*       - XST_FAILURE if the EDID data load failed
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_DdcLoadEdid(XV_HdmiRx *InstancePtr, u8 *EdidData, u16 Length)
{
    u8 Data;
    u16 Index;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Check if the EDID data fits in the DDC slave EDID buffer
    if (XV_HdmiRx_DdcGetEdidWords(InstancePtr) >= Length)
    {
        // Clear EDID write pointer
        XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_EDID_WP_OFFSET), 0);

        // Copy EDID data
        for (Index = 0; Index < Length; Index++) {
            Data = *(EdidData + Index);
            XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_EDID_DATA_OFFSET), (Data));
        }

        // Enable EDID
        XV_HdmiRx_WriteReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_CTRL_SET_OFFSET), (XV_HDMIRX_DDC_CTRL_EDID_EN_MASK));

        return (XST_SUCCESS);
    }

    // The EDID data is larger than the DDC slave EDID buffer size
    else
    {
        xdbg_printf(XDBG_DEBUG_GENERAL,"The EDID data structure is too large to be stored in the DDC peripheral (%0d).\r\n", Length);
        return (XST_FAILURE);
    }
}

/*****************************************************************************/
/**
*
* This function sets the HDCP address in the DDC peripheral.
* This is implemented as a function and not a macro, so the HDCP driver can bind the function call with a handler.
*
* @param    InstancePtr is a pointer to the XHdmi_Rx core instance.
* @param    Address is the HDCP address.
*
* @return   None.
*
* @note     C-style signature:
*       void XHdmiRx_DdcHdcpSetAddress(XHdmi_Rx *InstancePtr, u8 Address)
*
******************************************************************************/
void XV_HdmiRx_DdcHdcpSetAddress(XV_HdmiRx *InstancePtr, u32 Address)
{
    // Verify argument.
    Xil_AssertVoid(InstancePtr != NULL);

    // Write Address
    XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress, (XV_HDMIRX_DDC_HDCP_ADDRESS_OFFSET), (Address));
}

/*****************************************************************************/
/**
*
* This function writes HDCP data in the DDC peripheral.
* This is implemented as a function and not a macro, so the HDCP driver can bind the function call with a handler.
*
* @param    InstancePtr is a pointer to the XHdmi_Rx core instance.
* @param    Data is the HDCP data to be written.
*
* @return   None.
*
* @note     C-style signature:
*       void XHdmiRx_DdcHdcpWriteData(XHdmi_Rx *InstancePtr, u8 Data)
*
******************************************************************************/
void XV_HdmiRx_DdcHdcpWriteData(XV_HdmiRx *InstancePtr, u32 Data)
{
    // Verify argument.
    Xil_AssertVoid(InstancePtr != NULL);

    // Write data
    XV_HdmiRx_WriteReg((InstancePtr)->Config.BaseAddress, (XV_HDMIRX_DDC_HDCP_DATA_OFFSET), (Data));
}

/*****************************************************************************/
/**
*
* This function reads HDCP data from the DDC peripheral.
* This is implemented as a function and not a macro, so the HDCP driver can bind the function call with a handler.
*
* @param    InstancePtr is a pointer to the XHdmi_Rx core instance.
*
* @return   Returns the HDCP data read from the DDC peripheral.
*
* @note     C-style signature:
*       u32 XHdmiRx_DdcHdcpReadData(XHdmi_Rx *InstancePtr)
*
******************************************************************************/
u32 XV_HdmiRx_DdcHdcpReadData(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    Data = XV_HdmiRx_ReadReg((InstancePtr)->Config.BaseAddress, (XV_HDMIRX_DDC_HDCP_DATA_OFFSET));
    return (Data);
}

/*****************************************************************************/
/**
*
* This function gets the number of bytes of the HDCP 2.2 write buffer in the DDC slave.
*
* @param    InstancePtr is a pointer to the XHdmi_Rx core instance.
*
* @return
*       - HDCP 2.2 write buffer words
*
* @note     None.
*
******************************************************************************/
u16 XV_HdmiRx_DdcGetHdcpWriteMessageBufferWords(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_HDCP_STA_OFFSET));
    Data >>= XV_HDMIRX_DDC_STA_HDCP_WMSG_WORDS_SHIFT;
    Data &= XV_HDMIRX_DDC_STA_HDCP_WMSG_WORDS_MASK;
    return (Data);
}

/*****************************************************************************/
/**
*
* This function returns the status of the HDCP 2.2 write buffer in the DDC slave.
*
* @param    InstancePtr is a pointer to the XHdmi_Rx core instance.
*
* @return
*       - TRUE = HDCP 2.2 message buffer is empty.
*       - FALSE = HDCP 2.2 message buffer contains data.
*
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_DdcIsHdcpWriteMessageBufferEmpty(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_HDCP_STA_OFFSET));
    if (Data & XV_HDMIRX_DDC_STA_HDCP_WMSG_EP_MASK)
        return (TRUE);
    else
        return (FALSE);
}

/*****************************************************************************/
/**
*
* This function gets the number of bytes of the HDCP 2.2 read buffer in the DDC slave.
*
* @param    InstancePtr is a pointer to the XHdmi_Rx core instance.
*
* @return
*       - HDCP 2.2 read buffer words
*
* @note     None.
*
******************************************************************************/
u16 XV_HdmiRx_DdcGetHdcpReadMessageBufferWords(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_HDCP_STA_OFFSET));
    Data >>= XV_HDMIRX_DDC_STA_HDCP_RMSG_WORDS_SHIFT;
    Data &= XV_HDMIRX_DDC_STA_HDCP_RMSG_WORDS_MASK;
    return (Data);
}

/*****************************************************************************/
/**
*
* This function returns the status of the HDCP 2.2 read message buffer in the DDC slave.
*
* @param    InstancePtr is a pointer to the XHdmi_Rx core instance.
*
* @return
*       - TRUE = HDCP 2.2 message buffer is empty.
*       - FALSE = HDCP 2.2 message buffer contains data.
*
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_DdcIsHdcpReadMessageBufferEmpty(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_DDC_HDCP_STA_OFFSET));
    if (Data & XV_HDMIRX_DDC_STA_HDCP_RMSG_EP_MASK)
        return (TRUE);
    else
        return (FALSE);
}

/******************************************************************************/
/**
*
* This function prints stream and timing information on STDIO/Uart console.
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   None.
*
* @note     None.
*
******************************************************************************/
void XV_HdmiRx_DebugInfo(XV_HdmiRx *InstancePtr)
{
    /* Verify argument. */
    Xil_AssertVoid(InstancePtr != NULL);

    /* Print stream information */
    XVidC_ReportStreamInfo(&InstancePtr->Stream.Video);

    /* Print timing information */
    XVidC_ReportTiming(&InstancePtr->Stream.Video.Timing, InstancePtr->Stream.Video.IsInterlaced);
}

/*****************************************************************************/
/**
*
* This function provides status of the stream
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*       - TRUE = Stream is up.
*       - FALSE = Stream is down.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_IsStreamUp(XV_HdmiRx *InstancePtr)
{

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    if (InstancePtr->Stream.State == XV_HDMIRX_STATE_STREAM_UP) {
        return (TRUE);
    }
    else {
        return (FALSE);
    }
}

/*****************************************************************************/
/**
*
* This function provides the stream scrambler status
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*       - TRUE = Stream is scrambled.
*       - FALSE = Stream is not scrambled.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_IsStreamScrambled(XV_HdmiRx *InstancePtr)
{

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    return (InstancePtr->Stream.IsScrambled);
}

/*****************************************************************************/
/**
*
* This function provides the stream connected status
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*       - TRUE = Stream is connected.
*       - FALSE = Stream is connected.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_IsStreamConnected(XV_HdmiRx *InstancePtr)
{

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    return (InstancePtr->Stream.IsConnected);
}

/*****************************************************************************/
/**
*
* This function gets the SCDC TMDS clock ratio bit
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*       - TRUE = TMDS clock ratio bit is set.
*       - FALSE = TMDS clock ratio bit is cleared.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_GetTmdsClockRatio(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    /* Verify argument. */
    Xil_AssertNonvoid(InstancePtr != NULL);

    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_PIO_IN_OFFSET));

    if ((Data) & (XV_HDMIRX_PIO_IN_SCDC_TMDS_CLOCK_RATIO_MASK))
        return (TRUE);
    else
        return (FALSE);
}

/*****************************************************************************/
/**
*
* This function returns the AVI VIC (captured by the AUX peripheral)
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   The AVI VIC code.
*
* @note     None.
*
******************************************************************************/
u8 XV_HdmiRx_GetAviVic(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_AUX_STA_OFFSET));
    Data >>= XV_HDMIRX_AUX_STA_AVI_VIC_SHIFT;
    Data &= XV_HDMIRX_AUX_STA_AVI_VIC_MASK;
    return (u8)(Data);
}

/*****************************************************************************/
/**
*
* This function returns the AVI colorspace (captured by the AUX peripheral)
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   The AVI colorspace value.
*
* @note     None.
*
******************************************************************************/
XVidC_ColorFormat XV_HdmiRx_GetAviColorSpace(XV_HdmiRx *InstancePtr)
{
    u32 Data;
    XVidC_ColorFormat ColorSpace;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_AUX_STA_OFFSET));
    Data >>= XV_HDMIRX_AUX_STA_AVI_CS_SHIFT;
    Data &= XV_HDMIRX_AUX_STA_AVI_CS_MASK;

        switch (Data) {
            case 1:
                ColorSpace = (XVIDC_CSF_YCRCB_422);
                break;

            case 2:
                ColorSpace = (XVIDC_CSF_YCRCB_444);
                break;

            case 3:
                ColorSpace = (XVIDC_CSF_YCRCB_420);
                break;

            default:
                ColorSpace = (XVIDC_CSF_RGB);
                break;
        }
    return (ColorSpace);
}

/*****************************************************************************/
/**
*
* This function returns the GCP color depth (captured by the AUX peripheral)
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   The GCP color depth.
*
* @note     None.
*
******************************************************************************/
XVidC_ColorDepth XV_HdmiRx_GetGcpColorDepth(XV_HdmiRx *InstancePtr)
{
    u32 Data;
    XVidC_ColorDepth ColorDepth;

    // Verify argument.
    Xil_AssertNonvoid(InstancePtr != NULL);

    // Read status register
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_AUX_STA_OFFSET));
    Data >>= XV_HDMIRX_AUX_STA_GCP_CD_SHIFT;
    Data &= XV_HDMIRX_AUX_STA_GCP_CD_MASK;

        switch (Data) {
            case 1:
                ColorDepth = (XVIDC_BPC_10);
                break;

            case 2:
                ColorDepth = (XVIDC_BPC_12);
                break;

            case 3:
                ColorDepth = (XVIDC_BPC_16);
                break;

            default:
                ColorDepth = (XVIDC_BPC_8);
                break;
        }
    return (ColorDepth);
}

/*****************************************************************************/
/**
*
* This function calculates the divider for the frame calculation
*
* @param    Dividend is the dividend value to use in the calculation.
* @param    Divisor is the divisor value to use in the calculation.
*
* @return   The result of the calculation.
*
* @note     None.
*
******************************************************************************/
u32 XV_HdmiRx_Divide(u32 Dividend, u32 Divisor)
{
    u32 Result;
    u32 Remainder;
    Result = Dividend / Divisor;
    Remainder = Dividend % Divisor;
    if (Remainder) {
        if (Remainder > (Divisor/2))
            Result += 1;
    }
    return (Result);
}

/*****************************************************************************/
/**
*
* This function searches for the video mode based on the vic.
*
* @param    Vic
*
* @return   Vic defined in the VIC table.
*
* @note     None.
*
******************************************************************************/
XVidC_VideoMode XV_HdmiRx_LookupVmId(u8 Vic)
{
    XHdmiC_VicTable const *Entry;
    u8 Index;

    for (Index = 0; Index < sizeof(VicTable)/sizeof(XHdmiC_VicTable); Index++) {
      Entry = &VicTable[Index];
      if (Entry->Vic == Vic)
        return (Entry->VmId);
    }
    return XVIDC_VM_NOT_SUPPORTED;
}

/*****************************************************************************/
/**
*
* This function reads the video properties from the aux peripheral
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_GetVideoProperties(XV_HdmiRx *InstancePtr)
{
	u32 Status;

	// Read AUX peripheral status register
	Status =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_AUX_STA_OFFSET));

	// Check if AVI ready flag has been set
	if ((Status) & (XV_HDMIRX_AUX_STA_AVI_MASK)) {

		// Get AVI colorspace
		InstancePtr->Stream.Video.ColorFormatId = XV_HdmiRx_GetAviColorSpace(InstancePtr);

		// Get AVI Vic
		InstancePtr->Stream.Vic = XV_HdmiRx_GetAviVic(InstancePtr);

		// Get GCP colordepth
		// In HDMI the colordepth in YUV422 is always 12 bits (although on the link itself it is being transmitted as 8-bits.
		// Therefore if the colorspace is YUV422, then force the colordepth to 12 bits.
		if (InstancePtr->Stream.Video.ColorFormatId == XVIDC_CSF_YCRCB_422) {
			InstancePtr->Stream.Video.ColorDepth = XVIDC_BPC_12;
		}

		// Else read the colordepth from the general control packet
		else {
			InstancePtr->Stream.Video.ColorDepth = XV_HdmiRx_GetGcpColorDepth(InstancePtr);
		}
		return (XST_SUCCESS);
	}

	else {

		// If we tried more than 8 times and still haven't received any AVI infoframes,
		// then the source is DVI.
		// In this case the video properties are forced to RGB and 8 bpc.
		if (InstancePtr->Stream.GetVideoPropertiesTries > 7) {

			// Force AVI colorspace to RGB
			InstancePtr->Stream.Video.ColorFormatId = XVIDC_CSF_RGB;

			// Set AVI vic to zero
			InstancePtr->Stream.Vic = 0;

			// Force color depth to 8 bpc
			InstancePtr->Stream.Video.ColorDepth = XVIDC_BPC_8;

			return (XST_SUCCESS);
		}

		// Return
		else {
			// Increment tries
			InstancePtr->Stream.GetVideoPropertiesTries++;
			return (XST_FAILURE);
		}
	}
}

/*****************************************************************************/
/**
*
* This function reads the video timing from the VTD peripheral
*
* @param    InstancePtr is a pointer to the XV_HdmiRx core instance.
*
* @return   None.
*
* @note     None.
*
******************************************************************************/
int XV_HdmiRx_GetVideoTiming(XV_HdmiRx *InstancePtr)
{
    u32 Data;

    XVidC_VideoStream VidStreamCopy;

    // Local timing parameters
    u16 HActive;
    u16 HFrontPorch;
    u16 HSyncWidth;
    u16 HBackPorch;
    u16 HTotal;
    // u16 HSyncPolarity; //squash unused variable compiler warning
    u16 VActive;
    u16 F0PVFrontPorch;
    u16 F0PVSyncWidth;
    u16 F0PVBackPorch;
    u16 F0PVTotal;
    u16 F1VFrontPorch;
    u16 F1VSyncWidth;
    u16 F1VBackPorch;
    u16 F1VTotal;
    u8 Match;
    u8 YUV420_Correction;
    u8 IsInterlaced;

    InstancePtr->Stream.Video.VmId = XVIDC_VM_NOT_SUPPORTED;

    // If the colorspace is YUV420, then the horizontal parameters must be doubled
    if (InstancePtr->Stream.Video.ColorFormatId == XVIDC_CSF_YCRCB_420) {
        YUV420_Correction = 2;
    } else {
        YUV420_Correction = 1;
    }

    // First we read the video parameters from the VTD and store them in a local variable
    /* Read Total Pixels */
    HTotal =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_TOT_PIX_OFFSET)) * YUV420_Correction;

    /* Read Active Pixels */
    HActive =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_ACT_PIX_OFFSET)) * YUV420_Correction;

    /* Read Hsync Width */
    HSyncWidth =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_HSW_OFFSET)) * YUV420_Correction;

    /* Read HFront Porch */
    HFrontPorch =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_HFP_OFFSET)) * YUV420_Correction;

    /* Read HBack Porch */
    HBackPorch =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_HBP_OFFSET)) * YUV420_Correction;

    /* Total lines field 1 */
    F0PVTotal =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_TOT_LIN_OFFSET)) & (0xFFFF);

    /* Total lines field 2 */
    F1VTotal =  ((XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_TOT_LIN_OFFSET))) >> 16);

    /* Active lines field 1 */
    VActive =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_ACT_LIN_OFFSET)) & (0xFFFF);

    /* Read VSync Width field 1*/
    F0PVSyncWidth =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_VSW_OFFSET)) & (0xFFFF);

    /* Read VSync Width field 2*/
    F1VSyncWidth =  ((XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_VSW_OFFSET))) >> 16);

    /* Read VFront Porch field 1*/
    F0PVFrontPorch =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_VFP_OFFSET)) & (0xFFFF);

    /* Read VFront Porch field 2*/
    F1VFrontPorch =  ((XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_VFP_OFFSET))) >> 16);

    /* Read VBack Porch field 1 */
    F0PVBackPorch =  XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_VBP_OFFSET)) & (0xFFFF);

    /* Read VBack Porch field 2 */
    F1VBackPorch =  ((XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_VBP_OFFSET))) >> 16);

    /* Read Status register */
    Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_STA_OFFSET));

    /* Check video format */
    if ((Data) & (XV_HDMIRX_VTD_STA_FMT_MASK)) {
        /* Interlaced */
        IsInterlaced = 1;
    }
    else {
        /* Progressive */
        IsInterlaced = 0;
    }

    // Next, we compare these values with the previous stored values
    // By default the match is true
    Match = TRUE;

    if (!HActive | !HFrontPorch | !HSyncWidth | !HBackPorch | !HTotal | !VActive |
        !F0PVFrontPorch | !F0PVSyncWidth | !F0PVBackPorch | !F0PVTotal) {
        Match = FALSE;
    }

	if (IsInterlaced == 1) {
		if ((!F1VTotal || !VActive || !F1VFrontPorch ||
			!F1VSyncWidth || !F1VBackPorch) ||
			(F1VTotal != (VActive + F1VFrontPorch +
				F1VSyncWidth + F1VBackPorch))) {
			Match = FALSE;
		}
	} else {
		if (F1VFrontPorch | F1VSyncWidth | F1VBackPorch) {
			Match = FALSE;
		}
	}

    // Htotal
    if (HTotal != InstancePtr->Stream.Video.Timing.HTotal) {
        Match = FALSE;
    }

    // HActive
    if (HActive != InstancePtr->Stream.Video.Timing.HActive) {
        Match = FALSE;
    }

    // HSyncWidth
    if (HSyncWidth != InstancePtr->Stream.Video.Timing.HSyncWidth) {
        Match = FALSE;
    }

    // HFrontPorch
    if (HFrontPorch != InstancePtr->Stream.Video.Timing.HFrontPorch) {
        Match = FALSE;
    }

    // HBackPorch
    if (HBackPorch != InstancePtr->Stream.Video.Timing.HBackPorch) {
        Match = FALSE;
    }

    // F0PVTotal
    if (F0PVTotal != InstancePtr->Stream.Video.Timing.F0PVTotal) {
        Match = FALSE;
    }

    // F1VTotal
    if (F1VTotal != InstancePtr->Stream.Video.Timing.F1VTotal) {
        Match = FALSE;
    }

    // VActive
    if (VActive != InstancePtr->Stream.Video.Timing.VActive) {
        Match = FALSE;
    }

    // F0PVSyncWidth
    if (F0PVSyncWidth != InstancePtr->Stream.Video.Timing.F0PVSyncWidth) {
        Match = FALSE;
    }

    // F1VSyncWidth
    if (F1VSyncWidth != InstancePtr->Stream.Video.Timing.F1VSyncWidth) {
        Match = FALSE;
    }

    // F0PVFrontPorch
    if (F0PVFrontPorch != InstancePtr->Stream.Video.Timing.F0PVFrontPorch) {
        Match = FALSE;
    }

    // F1VFrontPorch
    if (F1VFrontPorch != InstancePtr->Stream.Video.Timing.F1VFrontPorch) {
        Match = FALSE;
    }

    // F0PVBackPorch
    if (F0PVBackPorch != InstancePtr->Stream.Video.Timing.F0PVBackPorch) {
        Match = FALSE;
    }

    // F1VBackPorch
    if (F1VBackPorch != InstancePtr->Stream.Video.Timing.F1VBackPorch) {
        Match = FALSE;
    }

    if (HTotal != (HActive + HFrontPorch + HSyncWidth +HBackPorch)) {
        Match = FALSE;
    }

    if (F0PVTotal != (VActive + F0PVFrontPorch + F0PVSyncWidth +F0PVBackPorch)) {
        Match = FALSE;
    }

    // Then we store the timing parameters regardless if there was a match
    /* Read Total Pixels */
    InstancePtr->Stream.Video.Timing.HTotal =  HTotal;

    /* Read Active Pixels */
    InstancePtr->Stream.Video.Timing.HActive = HActive;

    /* Read Hsync Width */
    InstancePtr->Stream.Video.Timing.HSyncWidth = HSyncWidth;

    /* Read HFront Porch */
    InstancePtr->Stream.Video.Timing.HFrontPorch = HFrontPorch;

    /* Read HBack Porch */
    InstancePtr->Stream.Video.Timing.HBackPorch = HBackPorch;

    /* Total lines field 1 */
    InstancePtr->Stream.Video.Timing.F0PVTotal = F0PVTotal;

    /* Total lines field 2 */
    InstancePtr->Stream.Video.Timing.F1VTotal = F1VTotal;

    /* Active lines field 1 */
    InstancePtr->Stream.Video.Timing.VActive = VActive;

    /* Read VSync Width field 1*/
    InstancePtr->Stream.Video.Timing.F0PVSyncWidth = F0PVSyncWidth;

    /* Read VSync Width field 2*/
    InstancePtr->Stream.Video.Timing.F1VSyncWidth = F1VSyncWidth;

    /* Read VFront Porch field 1*/
    InstancePtr->Stream.Video.Timing.F0PVFrontPorch = F0PVFrontPorch;

    /* Read VFront Porch field 2*/
    InstancePtr->Stream.Video.Timing.F1VFrontPorch = F1VFrontPorch;

    /* Read VBack Porch field 1 */
    InstancePtr->Stream.Video.Timing.F0PVBackPorch =  F0PVBackPorch;

    /* Read VBack Porch field 2 */
    InstancePtr->Stream.Video.Timing.F1VBackPorch =  F1VBackPorch;

    // Do we have a match?
    // Yes, then continue processing
    if (Match) {

        /* Read Status register */
        Data = XV_HdmiRx_ReadReg(InstancePtr->Config.BaseAddress, (XV_HDMIRX_VTD_STA_OFFSET));

        /* Check video format */
        if ((Data) & (XV_HDMIRX_VTD_STA_FMT_MASK)) {
            /* Interlaced */
            InstancePtr->Stream.Video.IsInterlaced = 1;
        }
        else {
            /* Progressive */
            InstancePtr->Stream.Video.IsInterlaced = 0;
        }

        /* Check Vsync polarity */
        if ((Data) & (XV_HDMIRX_VTD_STA_VS_POL_MASK)) {
            /* Positive */
            InstancePtr->Stream.Video.Timing.VSyncPolarity = 1;
        }
        else {
            /* Negative */
            InstancePtr->Stream.Video.Timing.VSyncPolarity = 0;
        }

        /* Check Hsync polarity */
        if ((Data) & (XV_HDMIRX_VTD_STA_HS_POL_MASK)) {
            /* Positive */
            InstancePtr->Stream.Video.Timing.HSyncPolarity = 1;
        }
        else {
            /* Negative */
            InstancePtr->Stream.Video.Timing.HSyncPolarity = 0;
        }

        /* Calculate and set the frame rate field assuming the stream is
         * of YUV420 */
        InstancePtr->Stream.Video.FrameRate =
		    (XVidC_FrameRate) (XV_HdmiRx_Divide((InstancePtr->Stream.PixelClk << 1),
				    (InstancePtr->Stream.Video.Timing.F0PVTotal *
						    InstancePtr->Stream.Video.Timing.HTotal)));

        /* If the colorspace is not YUV420, then the frame rate must be
         * halved */
        if (InstancePtr->Stream.Video.ColorFormatId != XVIDC_CSF_YCRCB_420) {
            InstancePtr->Stream.Video.FrameRate >>= 1;
        }

        // Lookup the video mode id
        InstancePtr->Stream.Video.VmId =
        XVidC_GetVideoModeIdExtensive(&InstancePtr->Stream.Video.Timing,
			InstancePtr->Stream.Video.FrameRate,
			InstancePtr->Stream.Video.IsInterlaced,
			(TRUE));

        //If video mode not found in the table tag it as custom
        if (InstancePtr->Stream.Video.VmId == XVIDC_VM_NOT_SUPPORTED) {
            InstancePtr->Stream.Video.VmId = XVIDC_VM_CUSTOM;
        }

        VidStreamCopy = InstancePtr->Stream.Video;

        if (XVidC_IsStream3D(&InstancePtr->Stream.Video)){
            XVidC_Set3DVideoStream(&InstancePtr->Stream.Video,
                                   VidStreamCopy.VmId,
                                   VidStreamCopy.ColorFormatId,
                                   VidStreamCopy.ColorDepth,
                                   VidStreamCopy.PixPerClk,
                                   &VidStreamCopy.Info_3D);
        } else {
            XVidC_SetVideoStream(&InstancePtr->Stream.Video,
                                 VidStreamCopy.VmId,
                                 VidStreamCopy.ColorFormatId,
                                 VidStreamCopy.ColorDepth,
                                 VidStreamCopy.PixPerClk);
        }

        // Return success
        return (XST_SUCCESS);
    }

    // No match
    else {
        return (XST_FAILURE);
    }
}

/*****************************************************************************/
/**
*
* This function is a stub for the asynchronous callback. The stub is here in
* case the upper layer forgot to set the handlers. On initialization, all
* handlers are set to this callback. It is considered an error for this
* handler to be invoked.
*
* @param    CallbackRef is a callback reference passed in by the upper
*       layer when setting the callback functions, and passed back to
*       the upper layer when the callback is invoked.
*
* @return   None.
*
* @note     None.
*
******************************************************************************/
static void StubCallback(void *CallbackRef)
{
    Xil_AssertVoid(CallbackRef != NULL);
    Xil_AssertVoidAlways();
}
