Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/TB_P4Adder_isim_beh.exe -prj C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/TB_P4Adder_beh.prj work.TB_P4Adder 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/mux21.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/fa.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/rca.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/PG_cell.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/mux_generic.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/GeneralGenerate.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/PG_network.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/GeneralPropagate.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/constants.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/CarrySelectBlock.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/CarrySelect.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/CarryGenerator.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/P4Adder.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/TB_P4Adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 194348 KB
Fuse CPU Usage: 608 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package math_real
Compiling package constants
Compiling architecture behavioral of entity GeneralGenerate [generalgenerate_default]
Compiling architecture behavioral of entity PG_cell [pg_cell_default]
Compiling architecture behavioral of entity PG_network [\PG_network(4)\]
Compiling architecture behavioral of entity GeneralPropagate [generalpropagate_default]
Compiling architecture behavioral of entity CarryGenerator [\CarryGenerator(4,1)\]
Compiling architecture behavioral of entity FA [fa_default]
Compiling architecture structural of entity RCA [\RCA(4)\]
Compiling architecture behavioral of entity MUX21 [mux21_default]
Compiling architecture structural of entity MUX21_GENERIC [\MUX21_GENERIC(4)\]
Compiling architecture structural of entity CarrySelectBlock [\CarrySelectBlock(4)\]
Compiling architecture structural of entity CarrySelect [\CarrySelect(4,4)\]
Compiling architecture behavioral of entity P4Adder [\P4Adder(4)\]
Compiling architecture behavior of entity tb_p4adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Adders/P4Adder/TB_P4Adder_isim_beh.exe
Fuse Memory Usage: 221780 KB
Fuse CPU Usage: 1296 ms
