LIBRARY ieee;
USE ieee.NUMERIC_STD.all;
use ieee.STD_LOGIC_1164.all;

ENTITY seven_segment_cntrl. IS
	PORT (input : IN unsigned (7 downto 0);
			seg_a : OUT unsigned (1 downto 0);
			seg_b : OUT unsigned (1 downto 0);
			seg_c : OUT unsigned (1 downto 0);
			seg_d : OUT unsigned (1 downto 0);
			seg_f : OUT unsigned (1 downto 0);
			seg_g : OUT unsigned (1 downto 0));
END seven_segment_cntrl.;

ARCHITECTURE LogicFunction OF seven_segment_cntrl. IS

BEGIN
	process (input, shift_cntrl) is
	begin
		if shift_cntrl = 0 or shift_cntrl = 3 then
			shift_out <= "00000000" & input;
		elsif shift_cntrl = 1 then
			shift_out <= "0000" & input & "0000";
		elsif shift_cntrl = 2 then
			shift_out <= input & "00000000";
		else
			shift_out <= "0000000000000000";
		end if;
	end process;
END LogicFunction;