set_property LOCK_PINS {I0:A5 I1:A1 } [get_cell {pci_mini_0/state[2]_i_14}]
set_property LOCK_PINS {I0:A4 I1:A2 } [get_cell {pci_mini_0/ad[0]_INST_0}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A5 } [get_cell {pci_mini_0/int_dis_i_1}]
set_property LOCK_PINS {I0:A2 I1:A3 } [get_cell {pci_mini_0/ad[10]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A1 } [get_cell {pci_mini_0/ad[11]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A6 } [get_cell {pci_mini_0/ad[12]_INST_0}]
set_property LOCK_PINS {I0:A1 I1:A3 } [get_cell {pci_mini_0/ad[13]_INST_0}]
set_property LOCK_PINS {I0:A6 I1:A2 } [get_cell {pci_mini_0/ad[14]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A3 } [get_cell {pci_mini_0/ad[15]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A6 } [get_cell {pci_mini_0/ad[16]_INST_0}]
set_property LOCK_PINS {I0:A4 I1:A2 } [get_cell {pci_mini_0/ad[17]_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A6 } [get_cell {pci_mini_0/ad[18]_INST_0}]
set_property LOCK_PINS {I0:A6 I1:A4 } [get_cell {pci_mini_0/ad[19]_INST_0}]
set_property LOCK_PINS {I0:A3 I1:A2 } [get_cell {pci_mini_0/state[2]_i_15}]
set_property LOCK_PINS {I0:A4 I1:A2 I2:A6 } [get_cell {pci_mini_0/memen_i_1}]
set_property LOCK_PINS {I0:A2 I1:A4 } [get_cell {pci_mini_0/ad[1]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A4 } [get_cell {pci_mini_0/ad[20]_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A6 } [get_cell {pci_mini_0/ad[21]_INST_0}]
set_property LOCK_PINS {I0:A1 I1:A2 } [get_cell {pci_mini_0/ad[22]_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A6 } [get_cell {pci_mini_0/ad[23]_INST_0}]
set_property LOCK_PINS {I0:A6 I1:A4 } [get_cell {pci_mini_0/state[1]_i_5}]
set_property LOCK_PINS {I0:A2 I1:A6 } [get_cell {pci_mini_0/ad[24]_INST_0}]
set_property LOCK_PINS {I0:A3 I1:A1 } [get_cell {pci_mini_0/state[2]_i_13}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A2 I3:A1 I4:A5 I5:A3 } [get_cell {pci_mini_0/state[2]_i_7}]
set_property LOCK_PINS {I0:A5 I1:A2 } [get_cell {pci_mini_0/ad[25]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A1 I3:A6 I4:A3 I5:A5 } [get_cell {pci_mini_0/state[2]_i_5}]
set_property LOCK_PINS {I0:A2 I1:A3 } [get_cell {pci_mini_0/ad[26]_INST_0}]
set_property LOCK_PINS {I0:A3 I1:A2 } [get_cell {pci_mini_0/state[1]_i_4}]
set_property LOCK_PINS {I0:A4 I1:A5 } [get_cell {pci_mini_0/state[2]_i_12}]
set_property LOCK_PINS {I0:A1 I1:A4 } [get_cell {pci_mini_0/ad[27]_INST_0}]
set_property LOCK_PINS {I0:A6 I1:A3 } [get_cell {pci_mini_0/state[1]_i_3}]
set_property LOCK_PINS {I0:A2 I1:A4 } [get_cell {pci_mini_0/ad[28]_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A1 } [get_cell {pci_mini_0/state[2]_i_11}]
set_property LOCK_PINS {I0:A1 I1:A4 } [get_cell {pci_mini_0/ad[29]_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A3 I2:A1 } [get_cell {pci_mini_0/address[0]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 } [get_cell {pci_mini_0/ad[2]_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A1 } [get_cell {pci_mini_0/state[2]_i_10}]
set_property LOCK_PINS {I0:A2 I1:A4 } [get_cell {pci_mini_0/ad[30]_INST_0}]
set_property LOCK_PINS {I0:A6 I1:A4 } [get_cell {pci_mini_0/ad[31]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A5 I3:A6 } [get_cell {pci_mini_0/address[1]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A4 } [get_cell {pci_mini_0/ad[3]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A3 I3:A1 I4:A6 } [get_cell {pci_mini_0/address[2]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A2 } [get_cell {pci_mini_0/ad[4]_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A1 I3:A4 I4:A5 I5:A6 } [get_cell {pci_mini_0/address[3]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 } [get_cell {pci_mini_0/ad[5]_INST_0}]
set_property LOCK_PINS {I0:A3 I1:A6 I2:A1 } [get_cell {pci_mini_0/address[4]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 } [get_cell {pci_mini_0/ad[6]_INST_0}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A5 } [get_cell {pci_mini_0/address[5]_i_2}]
set_property LOCK_PINS {I0:A2 I1:A3 } [get_cell {pci_mini_0/ad[7]_INST_0}]
set_property LOCK_PINS {I0:A4 I1:A6 } [get_cell {pci_mini_0/ad[8]_INST_0}]
set_property LOCK_PINS {I0:A3 I1:A1 } [get_cell {pci_mini_0/ad[9]_INST_0}]
set_property LOCK_PINS {I0:A5 } [get_cell {pci_mini_0/pci_read_sel_reg[0]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A2 I3:A1 I4:A4 I5:A3 } [get_cell {pci_mini_0/enable[1]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A2 I4:A1 } [get_cell {pci_mini_0/state[0]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A6 I4:A3 } [get_cell {pci_mini_0/par_latched_i_9}]
set_property LOCK_PINS {I0:A3 } [get_cell {pci_mini_0/pci_read_sel_reg[1]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A6 I3:A5 I4:A3 I5:A1 } [get_cell {pci_mini_0/par_latched_i_3}]
set_property LOCK_PINS {I0:A5 I1:A6 I2:A3 I3:A4 I4:A1 I5:A2 } [get_cell {pci_mini_0/state[2]_i_9}]
set_property LOCK_PINS {I0:A4 I1:A2 I2:A3 I3:A6 I4:A1 I5:A5 } [get_cell {pci_mini_0/state[2]_i_4}]
set_property LOCK_PINS {I0:A5 } [get_cell {pci_mini_0/pci_read_sel_reg[2]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 } [get_cell {pci_mini_0/par_latched_i_5}]
set_property LOCK_PINS {I0:A3 } [get_cell {pci_mini_0/pci_read_sel_reg[3]_i_2}]
set_property LOCK_PINS {I0:A3 I1:A2 } [get_cell {pci_mini_0/devsel_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6 I5:A1 } [get_cell {pci_mini_0/devsel_retimed_i_3}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A1 I3:A4 I4:A5 I5:A2 } [get_cell {pci_mini_0/fifo_flush_start_i_1}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A1 I3:A5 I4:A3 } [get_cell {pci_mini_0/enable[0]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 } [get_cell {pci_mini_0/fifo_fill_start_rd_i_2}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A1 I3:A2 } [get_cell {pci_mini_0/fifo_start_wb_addr[31]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A4 } [get_cell {pci_mini_0/devsel_INST_0_i_3}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4 I5:A6 } [get_cell {pci_mini_0/state[2]_i_3}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A5 I4:A6 I5:A2 } [get_cell {pci_mini_0/devsel_retimed_i_1}]
set_property LOCK_PINS {I0:A4 I1:A2 I2:A3 I3:A5 I4:A1 } [get_cell {pci_mini_0/enable[1]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A2 I3:A4 I4:A1 } [get_cell {pci_mini_0/address[5]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A6 I3:A3 I4:A1 I5:A2 } [get_cell {pci_mini_0/arb_start_i_5}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A3 I3:A2 I4:A4 I5:A6 } [get_cell {pci_mini_0/devsel_INST_0_i_4}]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A6 I3:A3 I4:A2 I5:A5 } [get_cell {pci_mini_0/memen_i_3}]
set_property LOCK_PINS {I0:A3 I1:A2 I2:A6 I3:A1 } [get_cell {pci_mini_0/pci_write_reg[31]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A6 I2:A1 I3:A5 I4:A4 I5:A3 } [get_cell {pci_mini_0/state[1]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 } [get_cell {pci_mini_0/arb_start_i_3}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A4 I3:A6 I4:A2 I5:A5 } [get_cell {pci_mini_0/pci_read_sel_reg[3]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A3 I3:A5 I4:A2 } [get_cell {pci_mini_0/state[2]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A4 I3:A5 I4:A3 I5:A6 } [get_cell {pci_mini_0/wb_baseaddr_reg[9]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A4 I3:A3 } [get_cell {pci_mini_0/address[5]_i_3}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A2 I3:A6 I4:A3 I5:A1 } [get_cell {pci_mini_0/baseaddr[7]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A2 I3:A6 I4:A1 } [get_cell {pci_mini_0/data[31]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5 I3:A1 I4:A2 } [get_cell {pci_mini_0/pci_write_sel_reg[3]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A2 I3:A4 I4:A1 I5:A3 } [get_cell {pci_mini_0/user_command_reg[31]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A4 I4:A3 I5:A6 } [get_cell {pci_mini_0/int_line[7]_i_1}]
set_property LOCK_PINS {I0:A1 } [get_cell {pci_mini_0/led_out[0]_INST_0}]
set_property LOCK_PINS {I0:A2 } [get_cell {pci_mini_0/led_out[1]_INST_0}]
set_property LOCK_PINS {I0:A2 } [get_cell {pci_mini_0/led_out[2]_INST_0}]
set_property LOCK_PINS {I0:A6 } [get_cell {pci_mini_0/led_out[3]_INST_0}]
set_property LOCK_PINS {I0:A5 I1:A4 } [get_cell {pci_mini_0/par_INST_0}]
set_property LOCK_PINS {I0:A1 } [get_cell {pci_mini_0/wb_reset_o_INST_0}]
set_property LOCK_PINS {I0:A2 I1:A5 } [get_cell {pci_mini_0/trdy_INST_0}]
set_property LOCK_PINS {I0:A3 I1:A6 I2:A4 I3:A5 I4:A2 } [get_cell {pci_mini_0/wb_cyc_o_i_2}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3 I3:A2 I4:A1 } [get_cell {pci_mini_0/wb_wr_o_i_2}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A6 I3:A5 I4:A1 I5:A3 } [get_cell {pci_mini_0/data[19]_i_2}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/FSM_sequential_wbw_phase[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/FSM_sequential_wbw_phase[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { EL1BEG1  { NE2BEG1  { EE2BEG1 IMUX_L43 CLBLL_LL_D6 }   { FAN_ALT2 FAN_BOUNCE2  { IMUX_L32 CLBLM_M_C1 }  IMUX_L40 CLBLM_M_D1 }   { IMUX_L3 CLBLM_L_A2 }  EL1BEG0  { EL1BEG_N3 IMUX_L38 CLBLL_LL_D3 }   { IMUX0 CLBLM_L_A3 }  IMUX16 CLBLM_L_B3 }   { SE2BEG1  { IMUX_L3 CLBLM_L_A2 }   { ER1BEG2 IMUX21 CLBLM_L_C4 }   { NE2BEG1 NR1BEG1 IMUX34 CLBLM_L_C6 }  SE2BEG1 ER1BEG2  { IMUX_L44 CLBLL_LL_D4 }  IMUX_L5 CLBLL_L_A6 }  ER1BEG2  { IMUX_L13 CLBLM_L_B6 }  SL1BEG2 SL1BEG2  { SS2BEG2 SL1BEG2  { IMUX_L20 CLBLM_L_C2 }  IMUX_L13 CLBLM_L_B6 }   { SR1BEG3  { SR1BEG_S0 ER1BEG1  { IMUX43 CLBLM_M_D6 }  BYP_ALT5 BYP_BOUNCE5 IMUX37 CLBLM_L_D4 }  IMUX_L39 CLBLM_L_D3 }   { IMUX_L44 CLBLM_M_D4 }  IMUX_L36 CLBLM_L_D2 }   { SL1BEG2  { SL1BEG2  { SS2BEG2  { WL1BEG1  { SR1BEG2  { IMUX37 CLBLM_L_D4 }  IMUX22 CLBLM_M_C3 }   { BYP_ALT5 BYP_BOUNCE5  { IMUX37 CLBLM_L_D4 }  IMUX29 CLBLM_M_C2 }  IMUX43 CLBLM_M_D6 }  IMUX_L37 CLBLM_L_D4 }  IMUX_L21 CLBLM_L_C4 }  IMUX_L44 CLBLM_M_D4 }  IMUX_L37 CLBLM_L_D4 }   [get_nets {pci_mini_0/ad[31]_INST_0_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B  { CLBLM_LOGIC_OUTS13 SE6BEG1 NR1BEG1  { FAN_ALT6 FAN_L6 CLBLM_L_CE }  EE2BEG1 WR1BEG2  { FAN_ALT7 FAN7 CLBLM_M_CE }  NN2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NL1BEG2 FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {pci_mini_0/address}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/address[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/address[1]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/address[2]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/address[3]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/address[4]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX_L6 CLBLM_L_A1 }   [get_nets {pci_mini_0/address[4]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/address[5]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { WL1BEG1 BYP_ALT5 BYP_BOUNCE5 IMUX13 CLBLM_L_B6 }  IMUX_L12 CLBLM_M_B6 }   [get_nets {pci_mini_0/address[5]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX8 CLBLM_M_A5 }   [get_nets {pci_mini_0/address[5]_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WR1BEG1 WW2BEG0  { IMUX_L10 CLBLM_L_A4 }  SS2BEG0  { ER1BEG1 SE2BEG1  { IMUX_L11 CLBLM_M_A4 }  IMUX_L27 CLBLM_M_B4 }   { SW2BEG0  { IMUX25 CLBLM_L_B5 }  SS2BEG0 NR1BEG0 IMUX16 CLBLM_L_B3 }  SR1BEG1  { IMUX_L28 CLBLM_M_C4 }   { BYP_ALT2 BYP_BOUNCE2 IMUX_L30 CLBLM_L_C5 }   { IMUX_L44 CLBLM_M_D4 }   { IMUX_L19 CLBLM_L_B2 }  ER1BEG2  { EE2BEG2  { BYP_ALT3 BYP_BOUNCE3 IMUX47 CLBLM_M_D5 }  IMUX20 CLBLM_L_C2 }   { SE2BEG2  { IMUX_L29 CLBLM_M_C2 }   { IMUX_L45 CLBLM_M_D2 }   { EE2BEG2 WR1BEG3  { IMUX7 CLBLM_M_A1 }  IMUX22 CLBLM_M_C3 }  IMUX_L12 CLBLM_M_B6 }  ER1BEG3  { IMUX_L16 CLBLM_L_B3 }  NR1BEG3  { IMUX_L23 CLBLM_L_C3 }  NR1BEG3  { NN2BEG3  { WR1BEG_S0 WR1BEG1  { IMUX_L2 CLBLM_M_A2 }  SR1BEG1 SR1BEG2 IMUX_L22 CLBLM_M_C3 }  IMUX_L7 CLBLM_M_A1 }  NR1BEG3 IMUX_L30 CLBLM_L_C5 }   { SS2BEG0  { FAN_ALT2 FAN_BOUNCE2 IMUX16 CLBLM_L_B3 }   { IMUX33 CLBLM_L_C1 }   { IMUX32 CLBLM_M_C1 }  IMUX17 CLBLM_M_B3 }  NL1BEG_N3  { IMUX22 CLBLM_M_C3 }   { NN2BEG3  { WW2BEG2 WW2BEG2 IMUX21 CLBLM_L_C4 }  IMUX45 CLBLM_M_D2 }   { BYP_ALT3 BYP_BOUNCE3  { IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }  IMUX45 CLBLM_M_D2 }   [get_nets {pci_mini_0/address_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WR1BEG1  { IMUX25 CLBLM_L_B5 }  SR1BEG1 SE2BEG1 IMUX_L35 CLBLM_M_C6 }   { SS2BEG0  { IMUX_L9 CLBLM_L_A5 }  ER1BEG1  { EE2BEG1  { BYP_ALT5 BYP_BOUNCE5  { IMUX29 CLBLM_M_C2 }  IMUX47 CLBLM_M_D5 }  IMUX27 CLBLM_M_B4 }   { NE2BEG1 IMUX_L11 CLBLM_M_A4 }  ER1BEG2  { SS2BEG2  { IMUX_L14 CLBLM_L_B1 }   { ER1BEG3 FAN_ALT3 FAN_BOUNCE3  { IMUX13 CLBLM_L_B6 }   { IMUX21 CLBLM_L_C4 }   { IMUX27 CLBLM_M_B4 }  IMUX35 CLBLM_M_C6 }   { WW2BEG2  { NE6BEG3 EL1BEG2 IMUX43 CLBLM_M_D6 }   { SR1BEG3  { IMUX_L31 CLBLM_M_C5 }   { IMUX_L23 CLBLM_L_C3 }  IMUX_L47 CLBLM_M_D5 }   { WL1BEG1 IMUX34 CLBLM_L_C6 }  SW2BEG2  { IMUX13 CLBLM_L_B6 }  SL1BEG2 IMUX13 CLBLM_L_B6 }   { SR1BEG3  { IMUX_L15 CLBLM_M_B1 }   { IMUX_L7 CLBLM_M_A1 }  SL1BEG3  { IMUX_L31 CLBLM_M_C5 }   { WL1BEG2  { NN2BEG3 WW2BEG2 IMUX6 CLBLM_L_A1 }  WR1BEG_S0 IMUX_L16 CLBLM_L_B3 }   { IMUX_L15 CLBLM_M_B1 }   { IMUX_L47 CLBLM_M_D5 }  ER1BEG_S0  { SL1BEG0  { IMUX8 CLBLM_M_A5 }  IMUX32 CLBLM_M_C1 }   { BYP_ALT0 BYP_BOUNCE0 IMUX44 CLBLM_M_D4 }  IMUX33 CLBLM_L_C1 }  IMUX_L21 CLBLM_L_C4 }  IMUX_L21 CLBLM_L_C4 }  IMUX_L1 CLBLM_M_A3 }   [get_nets {pci_mini_0/address_reg_n_0_[1]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SL1BEG1  { IMUX34 CLBLM_L_C6 }   { WL1BEG0  { IMUX_L17 CLBLM_M_B3 }   { IMUX_L1 CLBLM_M_A3 }   { SR1BEG1  { IMUX_L27 CLBLM_M_B4 }   { IMUX_L43 CLBLM_M_D6 }  IMUX_L28 CLBLM_M_C4 }   { WW2BEG0  { SW2BEG0 IMUX25 CLBLM_L_B5 }   { IMUX_L33 CLBLM_L_C1 }  WL1BEG_N3 IMUX16 CLBLM_L_B3 }  NL1BEG0 NN2BEG0  { NR1BEG0 IMUX_L1 CLBLM_M_A3 }  WW2BEG3  { IMUX_L32 CLBLM_M_C1 }  IMUX_L0 CLBLM_L_A3 }   { IMUX43 CLBLM_M_D6 }  SL1BEG1  { IMUX11 CLBLM_M_A4 }  IMUX35 CLBLM_M_C6 }   { IMUX34 CLBLM_L_C6 }   { IMUX26 CLBLM_L_B4 }   { NW6BEG1 WW2BEG0 IMUX34 CLBLM_L_C6 }   { WR1BEG2  { NN2BEG2 IMUX_L20 CLBLM_L_C2 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L25 CLBLM_L_B5 }   { IMUX18 CLBLM_M_B2 }  NL1BEG0  { IMUX31 CLBLM_M_C5 }  NR1BEG0  { IMUX32 CLBLM_M_C1 }   { IMUX17 CLBLM_M_B3 }   { NN2BEG0 IMUX40 CLBLM_M_D1 }  IMUX40 CLBLM_M_D1 }   [get_nets {pci_mini_0/address_reg_n_0_[2]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { WL1BEG0  { NW2BEG1  { NL1BEG0 EL1BEG_N3 NE2BEG3  { IMUX38 CLBLM_M_D3 }  SE2BEG3 SW2BEG3  { IMUX31 CLBLM_M_C5 }  IMUX38 CLBLM_M_D3 }   { WL1BEG_N3 IMUX_L31 CLBLM_M_C5 }  WW2BEG0  { SS2BEG0 SL1BEG0  { IMUX9 CLBLM_L_A5 }   { SE2BEG0 IMUX_L32 CLBLM_M_C1 }  SL1BEG0  { ER1BEG1  { IMUX_L26 CLBLM_L_B4 }   { SE2BEG1  { NE2BEG1  { IMUX_L2 CLBLM_M_A2 }  IMUX_L18 CLBLM_M_B2 }   { ER1BEG2  { IMUX_L44 CLBLM_M_D4 }   { IMUX_L22 CLBLM_M_C3 }  EL1BEG1 IMUX2 CLBLM_M_A2 }   { NR1BEG1 NE2BEG1  { IMUX_L19 CLBLM_L_B2 }  IMUX_L34 CLBLM_L_C6 }  EL1BEG0 IMUX_L24 CLBLM_M_B5 }   { IMUX_L43 CLBLM_M_D6 }  IMUX_L34 CLBLM_L_C6 }   { BYP_ALT1 BYP_BOUNCE1 IMUX19 CLBLM_L_B2 }  FAN_ALT0 FAN_BOUNCE0 IMUX14 CLBLM_L_B1 }  NL1BEG0 IMUX16 CLBLM_L_B3 }  IMUX_L33 CLBLM_L_C1 }   { SS2BEG1  { IMUX20 CLBLM_L_C2 }   { IMUX19 CLBLM_L_B2 }   { BYP_ALT4 BYP_BOUNCE4 IMUX28 CLBLM_M_C4 }  SR1BEG2  { IMUX30 CLBLM_L_C5 }   { IMUX45 CLBLM_M_D2 }  SR1BEG3 IMUX31 CLBLM_M_C5 }   { NW2BEG1 IMUX_L2 CLBLM_M_A2 }   { WW2BEG1 WR1BEG3  { IMUX_L6 CLBLM_L_A1 }  SR1BEG3 SW2BEG3 IMUX23 CLBLM_L_C3 }  IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/address_reg_n_0_[3]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SW2BEG0 ER1BEG1 IMUX_L12 CLBLM_M_B6 }   { SS2BEG0  { IMUX_L40 CLBLM_M_D1 }   { IMUX_L18 CLBLM_M_B2 }   { WW4BEG1 ER1BEG1  { NR1BEG1  { NL1BEG0  { IMUX0 CLBLM_L_A3 }   { NL1BEG_N3  { IMUX30 CLBLM_L_C5 }  NR1BEG3  { NE2BEG3  { IMUX_L30 CLBLM_L_C5 }   { IMUX_L29 CLBLM_M_C2 }   { EL1BEG2  { ER1BEG3  { NE2BEG3 NL1BEG2 IMUX44 CLBLM_M_D4 }   { IMUX_L8 CLBLM_M_A5 }  IMUX_L23 CLBLM_L_C3 }  EE2BEG2  { IMUX28 CLBLM_M_C4 }  IMUX44 CLBLM_M_D4 }  IMUX_L14 CLBLM_L_B1 }  NN2BEG3 NR1BEG3 IMUX14 CLBLM_L_B1 }  EL1BEG_N3  { IMUX_L14 CLBLM_L_B1 }   { IMUX_L38 CLBLM_M_D3 }  IMUX_L22 CLBLM_M_C3 }   { IMUX26 CLBLM_L_B4 }  EE2BEG1  { EL1BEG0  { EL1BEG_N3 IMUX29 CLBLM_M_C2 }  IMUX_L8 CLBLM_M_A5 }  SE2BEG1 EL1BEG0 IMUX1 CLBLM_M_A3 }  IMUX26 CLBLM_L_B4 }  IMUX_L32 CLBLM_M_C1 }   { EL1BEG_N3  { IMUX38 CLBLM_M_D3 }   { NR1BEG3  { IMUX14 CLBLM_L_B1 }   { IMUX23 CLBLM_L_C3 }  IMUX22 CLBLM_M_C3 }  IMUX23 CLBLM_L_C3 }  BYP_ALT0 BYP_BOUNCE0  { IMUX_L26 CLBLM_L_B4 }  IMUX_L20 CLBLM_L_C2 }   [get_nets {pci_mini_0/address_reg_n_0_[4]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { FAN_ALT4 FAN_BOUNCE4  { IMUX39 CLBLM_L_D3 }  FAN_ALT1 FAN_BOUNCE1 IMUX26 CLBLM_L_B4 }  NL1BEG_N3  { NN2BEG3  { IMUX14 CLBLM_L_B1 }   { WR1BEG_S0  { SR1BEG_S0 SS2BEG0 SL1BEG0 IMUX_L16 CLBLM_L_B3 }   { IMUX_L17 CLBLM_M_B3 }   { IMUX_L9 CLBLM_L_A5 }   { IMUX_L32 CLBLM_M_C1 }  WW2BEG3  { IMUX_L23 CLBLM_L_C3 }   { NW2BEG0 NL1BEG_N3 IMUX30 CLBLM_L_C5 }  IMUX_L15 CLBLM_M_B1 }  NE2BEG3  { NW2BEG3 SR1BEG3  { IMUX31 CLBLM_M_C5 }   { IMUX23 CLBLM_L_C3 }  FAN_ALT0 FAN_BOUNCE0  { IMUX46 CLBLM_L_D5 }  FAN_ALT3 FAN_BOUNCE3 IMUX45 CLBLM_M_D2 }  IMUX_L15 CLBLL_LL_B1 }   { WR1BEG_S0 IMUX_L1 CLBLM_M_A3 }  IMUX29 CLBLM_M_C2 }   [get_nets {pci_mini_0/address_reg_n_0_[5]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/arb_start_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NN2BEG0 IMUX16 CLBLM_L_B3 }   [get_nets {pci_mini_0/arb_start_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }   [get_nets {pci_mini_0/arb_start_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NN2BEG3 SR1BEG3 SL1BEG3 IMUX14 CLBLM_L_B1 }   [get_nets {pci_mini_0/arb_start_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NN2BEG1 IMUX26 CLBLM_L_B4 }   [get_nets {pci_mini_0/arb_start_i_5_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NN2BEG1 IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }   [get_nets {pci_mini_0/arb_start_reg_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { BYP_ALT0 BYP_BOUNCE0 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX0 CLBLM_L_A3 }   [get_nets {pci_mini_0/arb_state}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/arb_state_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SL1BEG1 IMUX10 CLBLM_L_A4 }  IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/arb_stop}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/arb_stop_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX15 CLBLM_M_B1 }   [get_nets {pci_mini_0/arb_stop_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { WW2BEG0 IMUX10 CLBLM_L_A4 }   { NE2BEG0 IMUX_L16 CLBLM_L_B3 }  SR1BEG1 IMUX27 CLBLM_M_B4 }   [get_nets {pci_mini_0/baseaddr[0]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SW2BEG0 SE2BEG0 IMUX0 CLBLM_L_A3 }   { NR1BEG0 IMUX41 CLBLM_L_D1 }   { IMUX25 CLBLM_L_B5 }  IMUX41 CLBLM_L_D1 }   [get_nets {pci_mini_0/baseaddr[1]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { EE2BEG1 NE2BEG1  { SL1BEG1 SS2BEG1 IMUX_L35 CLBLM_M_C6 }  IMUX_L18 CLBLM_M_B2 }   { IMUX26 CLBLM_L_B4 }  IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/baseaddr[2]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NE2BEG2 NR1BEG2 IMUX_L28 CLBLM_M_C4 }   { SE2BEG2 IMUX_L29 CLBLM_M_C2 }   { IMUX29 CLBLM_M_C2 }  IMUX37 CLBLM_L_D4 }   [get_nets {pci_mini_0/baseaddr[3]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { NW2BEG3 NE2BEG3 SL1BEG3 SL1BEG3 IMUX15 CLBLM_M_B1 }   { SL1BEG3 IMUX30 CLBLM_L_C5 }   { EE2BEG3 SE2BEG3 IMUX_L6 CLBLM_L_A1 }  IMUX38 CLBLM_M_D3 }   [get_nets {pci_mini_0/baseaddr[4]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 ER1BEG2  { SL1BEG2  { ER1BEG3 EL1BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L45 CLBLM_M_D2 }  IMUX_L14 CLBLM_L_B1 }   [get_nets {pci_mini_0/baseaddr[5]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NL1BEG1 EL1BEG0  { IMUX_L40 CLBLM_M_D1 }  SE2BEG0  { SW2BEG0 IMUX_L25 CLBLM_L_B5 }  EL1BEG_N3 IMUX_L23 CLBLM_L_C3 }   [get_nets {pci_mini_0/baseaddr[6]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SE2BEG3  { SW2BEG3 IMUX23 CLBLM_L_C3 }  ER1BEG_S0 SE2BEG0 IMUX_L24 CLBLM_M_B5 }  FAN_ALT3 FAN_BOUNCE3 IMUX19 CLBLM_L_B2 }   [get_nets {pci_mini_0/baseaddr[7]}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 FAN_ALT5 FAN_BOUNCE5 FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {pci_mini_0/baseaddr[7]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { SS6BEG2 NR1BEG2 NL1BEG1  { IMUX10 CLBLM_L_A4 }  IMUX33 CLBLM_L_C1 }  IMUX13 CLBLM_L_B6 }   [get_nets {pci_mini_0/baseaddr[7]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 EE2BEG2  { SS2BEG2 WL1BEG1 FAN_ALT7 FAN_L7 CLBLM_M_CE }   { NE2BEG2 SL1BEG2 FAN_ALT7 FAN_L7 CLBLM_M_CE }  EE2BEG2  { NE2BEG2 SL1BEG2  { SL1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SL1BEG2  { SE2BEG2  { WL1BEG1  { SR1BEG2 WL1BEG1  { FAN_ALT7 FAN_L7 CLBLM_M_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  SL1BEG2  { SW2BEG2  { FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN6 CLBLM_L_CE }  SL1BEG2 FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }   { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  SS2BEG2 SL1BEG2  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  WW2BEG2  { FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_L6 CLBLM_L_CE }   { WR1BEG_S0  { WL1BEG2 WL1BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  WR1BEG1  { WR1BEG2 FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }   { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN_L7 CLBLM_M_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }  FAN_ALT5 FAN_BOUNCE5 FAN_ALT7 FAN_L7 CLBLM_M_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {pci_mini_0/data}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX_L25 CLBLM_L_B5 }   [get_nets {pci_mini_0/data2[0]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WR1BEG2 IMUX36 CLBLM_L_D2 }   [get_nets {pci_mini_0/data2[1]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 EL1BEG1 EL1BEG0 IMUX_L17 CLBLM_M_B3 }   [get_nets {pci_mini_0/data2[2]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NL1BEG2 IMUX_L12 CLBLM_M_B6 }   [get_nets {pci_mini_0/data2[3]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/data2[4]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 ER1BEG2 IMUX36 CLBLM_L_D2 }   [get_nets {pci_mini_0/data2[5]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX_L20 CLBLM_L_C2 }   [get_nets {pci_mini_0/data2[6]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SR1BEG_S0 IMUX_L26 CLBLM_L_B4 }   [get_nets {pci_mini_0/data2[7]}]
set_property FIXED_ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 WL1BEG_N3  { NL1BEG_N3 IMUX21 CLBLM_L_C4 }  SR1BEG_S0 IMUX34 CLBLM_L_C6 }   [get_nets {pci_mini_0/data4[22]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 SS2BEG0 ER1BEG1  { NR1BEG1 IMUX42 CLBLM_L_D6 }  NE2BEG1 IMUX_L18 CLBLL_LL_B2 }   [get_nets {pci_mini_0/data4[23]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NR1BEG0 IMUX17 CLBLM_M_B3 }  SL1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {pci_mini_0/data4[24]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX3 CLBLM_L_A2 }   [get_nets {pci_mini_0/data4[25]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 WL1BEG_N3 NL1BEG_N3  { EE2BEG3 NE2BEG3 IMUX_L38 CLBLM_M_D3 }  BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {pci_mini_0/data4[26]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NE2BEG2 IMUX_L35 CLBLM_M_C6 }  SW2BEG2 ER1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {pci_mini_0/data4[27]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 WR1BEG_S0  { NL1BEG_N3 EL1BEG2 IMUX20 CLBLM_L_C2 }  SR1BEG_S0 SE2BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {pci_mini_0/data4[28]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NN2BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX_L40 CLBLM_M_D1 }  WR1BEG2 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {pci_mini_0/data4[29]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NN2BEG2 IMUX_L13 CLBLM_L_B6 }  SW2BEG2 NL1BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {pci_mini_0/data4[30]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { SR1BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }  IMUX21 CLBLM_L_C4 }   [get_nets {pci_mini_0/data4[31]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[0]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 ER1BEG2 EL1BEG1 IMUX_L19 CLBLM_L_B2 }   [get_nets {pci_mini_0/data[0]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0 WW2BEG0 IMUX_L26 CLBLM_L_B4 }   [get_nets {pci_mini_0/data[0]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[10]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_C CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 SR1BEG1 IMUX_L4 CLBLL_LL_A6 }   [get_nets {pci_mini_0/data[10]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 IMUX_L11 CLBLL_LL_A4 }   [get_nets {pci_mini_0/data[10]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 ER1BEG3 ER1BEG_S0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {pci_mini_0/data[10]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[11]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NR1BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {pci_mini_0/data[11]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[12]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NE2BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {pci_mini_0/data[12]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[13]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NE2BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {pci_mini_0/data[13]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[14]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX27 CLBLM_M_B4 }   [get_nets {pci_mini_0/data[14]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[15]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 ER1BEG2 IMUX_L28 CLBLL_LL_C4 }   [get_nets {pci_mini_0/data[15]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[16]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {pci_mini_0/data[16]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[17]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NL1BEG2 IMUX27 CLBLM_M_B4 }   [get_nets {pci_mini_0/data[17]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[18]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NE2BEG1 IMUX_L11 CLBLL_LL_A4 }   [get_nets {pci_mini_0/data[18]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[19]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX10 CLBLM_L_A4 }   [get_nets {pci_mini_0/data[19]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 SW2BEG3 IMUX0 CLBLM_L_A3 }   [get_nets {pci_mini_0/data[19]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 EE2BEG3 EL1BEG2 IMUX_L4 CLBLM_M_A6 }   [get_nets {pci_mini_0/data[1]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SL1BEG3 IMUX_L7 CLBLM_M_A1 }   [get_nets {pci_mini_0/data[1]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L13 CLBLM_L_B6 }   [get_nets {pci_mini_0/data[1]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[20]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {pci_mini_0/data[20]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[21]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX7 CLBLM_M_A1 }   [get_nets {pci_mini_0/data[21]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[22]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { WW2BEG2  { NW2BEG3 NL1BEG2  { NR1BEG2 IMUX_L13 CLBLM_L_B6 }  IMUX_L3 CLBLM_L_A2 }   { NN6BEG3 EL1BEG2  { EL1BEG1 IMUX11 CLBLM_M_A4 }   { IMUX_L12 CLBLM_M_B6 }   { IMUX_L4 CLBLM_M_A6 }  EE2BEG2  { WR1BEG3 IMUX29 CLBLM_M_C2 }   { BYP_ALT3 BYP_BOUNCE3 IMUX_L7 CLBLL_LL_A1 }   { IMUX_L28 CLBLL_LL_C4 }  SS2BEG2  { FAN_ALT1 FAN_BOUNCE1 IMUX_L2 CLBLL_LL_A2 }  IMUX_L45 CLBLL_LL_D2 }  WL1BEG1  { IMUX_L26 CLBLM_L_B4 }   { IMUX_L42 CLBLM_L_D6 }   { IMUX_L20 CLBLM_L_C2 }  IMUX_L3 CLBLM_L_A2 }   { NL1BEG1  { FAN_ALT4 FAN_BOUNCE4 IMUX15 CLBLM_M_B1 }   { IMUX17 CLBLM_M_B3 }  NE2BEG1  { IMUX_L2 CLBLL_LL_A2 }   { WW4BEG1 SS2BEG0  { IMUX_L32 CLBLM_M_C1 }  IMUX_L2 CLBLM_M_A2 }  NR1BEG1  { IMUX_L35 CLBLL_LL_C6 }  NL1BEG0  { IMUX_L24 CLBLL_LL_B5 }   { NR1BEG0 IMUX_L32 CLBLL_LL_C1 }  NW2BEG0 IMUX8 CLBLM_M_A5 }  IMUX44 CLBLM_M_D4 }   [get_nets {pci_mini_0/data[22]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { WW2BEG0  { NN6BEG1 EL1BEG0  { IMUX_L1 CLBLM_M_A3 }   { SE2BEG0  { IMUX1 CLBLM_M_A3 }   { IMUX24 CLBLM_M_B5 }   { NR1BEG0  { IMUX32 CLBLM_M_C1 }  IMUX8 CLBLM_M_A5 }  EL1BEG_N3  { NR1BEG3 IMUX_L31 CLBLL_LL_C5 }   { IMUX_L38 CLBLL_LL_D3 }  IMUX_L7 CLBLL_LL_A1 }   { IMUX_L24 CLBLM_M_B5 }  EE2BEG0  { IMUX_L32 CLBLL_LL_C1 }   { WR1BEG1 IMUX18 CLBLM_M_B2 }  IMUX_L8 CLBLL_LL_A5 }   { NW2BEG1 NN2BEG1  { IMUX_L19 CLBLM_L_B2 }  SE6BEG1 NE2BEG1 IMUX18 CLBLM_M_B2 }   { NL1BEG0 NW2BEG0 IMUX_L0 CLBLM_L_A3 }  WR1BEG2  { FAN_ALT5 FAN_BOUNCE5  { IMUX_L33 CLBLM_L_C1 }   { IMUX_L11 CLBLM_M_A4 }   { IMUX_L9 CLBLM_L_A5 }   { IMUX_L41 CLBLM_L_D1 }  IMUX_L19 CLBLM_L_B2 }  IMUX_L28 CLBLM_M_C4 }   { NL1BEG_N3  { NL1BEG2  { IMUX11 CLBLM_M_A4 }   { NE2BEG2 NN2BEG2 IMUX_L27 CLBLL_LL_B4 }   { EL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX27 CLBLM_M_B4 }  NN2BEG3  { IMUX6 CLBLM_L_A1 }  NE2BEG3  { IMUX_L29 CLBLL_LL_C2 }  FAN_ALT1 FAN_BOUNCE1 IMUX_L4 CLBLL_LL_A6 }  IMUX40 CLBLM_M_D1 }   [get_nets {pci_mini_0/data[22]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/data[22]_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX13 CLBLM_L_B6 }   [get_nets {pci_mini_0/data[22]_i_5_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[23]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_C CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L8 CLBLL_LL_A5 }   [get_nets {pci_mini_0/data[23]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 IMUX_L11 CLBLL_LL_A4 }   [get_nets {pci_mini_0/data[23]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[24]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {pci_mini_0/data[24]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NW2BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {pci_mini_0/data[24]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[25]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WR1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {pci_mini_0/data[25]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX2 CLBLM_M_A2 }   [get_nets {pci_mini_0/data[25]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX1 CLBLM_M_A3 }   [get_nets {pci_mini_0/data[25]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[26]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { IMUX_L11 CLBLM_M_A4 }  NN2BEG1  { EL1BEG0 NE2BEG0 IMUX_L24 CLBLL_LL_B5 }  NR1BEG1  { IMUX_L10 CLBLM_L_A4 }  GFAN0 IMUX_L16 CLBLM_L_B3 }   [get_nets {pci_mini_0/data[26]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/data[26]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX_L7 CLBLM_M_A1 }   [get_nets {pci_mini_0/data[26]_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 ER1BEG_S0 SE2BEG0 IMUX_L1 CLBLM_M_A3 }   [get_nets {pci_mini_0/data[26]_i_5_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14  { ER1BEG3  { IMUX_L47 CLBLL_LL_D5 }  SS2BEG3  { SW2BEG3  { SR1BEG_S0  { IMUX41 CLBLM_L_D1 }   { IMUX25 CLBLM_L_B5 }  SE2BEG0 IMUX_L17 CLBLL_LL_B3 }   { WW2BEG3 SW2BEG3 IMUX_L39 CLBLM_L_D3 }  WL1BEG2 IMUX_L14 CLBLM_L_B1 }  NR1BEG3 IMUX_L22 CLBLL_LL_C3 }  WR1BEG3  { WL1BEG1  { NL1BEG1 EE2BEG1  { IMUX43 CLBLM_M_D6 }  IMUX34 CLBLM_L_C6 }  WL1BEG0 IMUX_L24 CLBLM_M_B5 }   { IMUX_L22 CLBLM_M_C3 }  IMUX_L14 CLBLM_L_B1 }   [get_nets {pci_mini_0/data[26]_i_6_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[27]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NR1BEG0 IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/data[27]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX_L4 CLBLM_M_A6 }   [get_nets {pci_mini_0/data[27]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[28]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {pci_mini_0/data[28]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NW2BEG1 IMUX9 CLBLM_L_A5 }   [get_nets {pci_mini_0/data[28]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[29]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WW2BEG2 ER1BEG3 ER1BEG_S0 IMUX_L24 CLBLM_M_B5 }   [get_nets {pci_mini_0/data[29]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX_L15 CLBLM_M_B1 }   [get_nets {pci_mini_0/data[29]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[2]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 EL1BEG0 ER1BEG1 IMUX_L12 CLBLL_LL_B6 }   [get_nets {pci_mini_0/data[2]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L18 CLBLL_LL_B2 }   [get_nets {pci_mini_0/data[2]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[30]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NR1BEG2 IMUX_L5 CLBLM_L_A6 }   [get_nets {pci_mini_0/data[30]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX_L10 CLBLM_L_A4 }   [get_nets {pci_mini_0/data[30]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { IMUX_L9 CLBLM_L_A5 }   { IMUX_L17 CLBLM_M_B3 }  IMUX_L1 CLBLM_M_A3 }   [get_nets {pci_mini_0/data[30]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[31]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9  { SS2BEG1 NR1BEG1 IMUX27 CLBLM_M_B4 }   { IMUX10 CLBLM_L_A4 }  IMUX2 CLBLM_M_A2 }   [get_nets {pci_mini_0/data[31]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX17 CLBLM_M_B3 }   [get_nets {pci_mini_0/data[31]_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 WR1BEG_S0 SR1BEG_S0 IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/data[31]_i_5_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14  { SW2BEG2 ER1BEG3 ER1BEG_S0  { IMUX_L1 CLBLL_LL_A3 }  NR1BEG0 NL1BEG_N3  { NN2BEG3  { WW2BEG2 IMUX_L13 CLBLM_L_B6 }   { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L7 CLBLL_LL_A1 }  NN2BEG3  { IMUX_L7 CLBLL_LL_A1 }   { BYP_ALT6 BYP_BOUNCE6 IMUX_L2 CLBLL_LL_A2 }  IMUX_L22 CLBLL_LL_C3 }  WR1BEG_S0  { IMUX9 CLBLM_L_A5 }  FAN_ALT0 FAN_BOUNCE0  { FAN_ALT5 FAN_BOUNCE5 IMUX9 CLBLM_L_A5 }   { IMUX22 CLBLM_M_C3 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  WR1BEG3  { WL1BEG1  { NW2BEG2  { SW2BEG1  { IMUX12 CLBLM_M_B6 }  IMUX11 CLBLM_M_A4 }   { IMUX_L3 CLBLM_L_A2 }   { IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  WR1BEG3  { NN2BEG3 NN2BEG3  { NE2BEG3  { EE2BEG3  { IMUX15 CLBLM_M_B1 }   { SL1BEG3 IMUX6 CLBLM_L_A1 }  IMUX7 CLBLM_M_A1 }   { NE2BEG3  { IMUX_L15 CLBLM_M_B1 }  IMUX_L7 CLBLM_M_A1 }  NR1BEG3 EE2BEG3  { IMUX22 CLBLM_M_C3 }   { IMUX15 CLBLM_M_B1 }  FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }  IMUX_L7 CLBLM_M_A1 }  NW2BEG3  { FAN_ALT5 FAN_BOUNCE5 IMUX1 CLBLM_M_A3 }  IMUX6 CLBLM_L_A1 }  IMUX_L6 CLBLM_L_A1 }   [get_nets {pci_mini_0/data[31]_i_6_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { NR1BEG2  { IMUX_L12 CLBLM_M_B6 }  NR1BEG2  { NR1BEG2  { IMUX_L28 CLBLM_M_C4 }  IMUX_L12 CLBLM_M_B6 }   { WR1BEG3  { SR1BEG3 WW2BEG3  { ER1BEG_S0  { IMUX_L17 CLBLM_M_B3 }  SE2BEG0 SE6BEG0 NE2BEG0 IMUX_L24 CLBLL_LL_B5 }   { IMUX39 CLBLM_L_D3 }  SS2BEG3  { IMUX23 CLBLM_L_C3 }  IMUX15 CLBLM_M_B1 }   { SW2BEG2 IMUX_L14 CLBLM_L_B1 }  NL1BEG2 EE2BEG2  { WR1BEG3 IMUX_L6 CLBLM_L_A1 }   { IMUX29 CLBLM_M_C2 }  IMUX37 CLBLM_L_D4 }   { EL1BEG1  { IMUX19 CLBLM_L_B2 }  NE2BEG1 IMUX_L18 CLBLL_LL_B2 }  IMUX_L28 CLBLM_M_C4 }  SL1BEG2  { IMUX_L13 CLBLM_L_B6 }   { ER1BEG3 IMUX46 CLBLM_L_D5 }   { IMUX_L5 CLBLM_L_A6 }   { SW2BEG2 WW2BEG2  { IMUX30 CLBLM_L_C5 }  IMUX6 CLBLM_L_A1 }  IMUX_L21 CLBLM_L_C4 }   [get_nets {pci_mini_0/data[31]_i_7_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22  { NE2BEG0 IMUX_L17 CLBLL_LL_B3 }   { WW2BEG0  { WR1BEG2  { IMUX_L27 CLBLM_M_B4 }  SW2BEG1  { IMUX42 CLBLM_L_D6 }   { SL1BEG1  { SL1BEG1  { IMUX18 CLBLM_M_B2 }  SL1BEG1 IMUX10 CLBLM_L_A4 }   { SR1BEG2  { IMUX21 CLBLM_L_C4 }  SE2BEG2 IMUX_L44 CLBLM_M_D4 }  SS2BEG1 IMUX34 CLBLM_L_C6 }  EE4BEG1  { NR1BEG1 IMUX26 CLBLM_L_B4 }  WR1BEG2 IMUX_L27 CLBLM_M_B4 }  ER1BEG1  { SS2BEG1  { SE2BEG1  { SE2BEG1  { IMUX_L27 CLBLL_LL_B4 }  IMUX_L35 CLBLL_LL_C6 }  IMUX42 CLBLM_L_D6 }  SR1BEG2  { IMUX_L30 CLBLM_L_C5 }   { WW2BEG2 SR1BEG3 IMUX_L15 CLBLM_M_B1 }  FAN_ALT5 FAN_BOUNCE5  { IMUX_L9 CLBLM_L_A5 }  IMUX_L19 CLBLM_L_B2 }   { IMUX_L35 CLBLM_M_C6 }   { NR1BEG1  { GFAN1 IMUX_L22 CLBLM_M_C3 }   { IMUX_L18 CLBLM_M_B2 }  IMUX_L10 CLBLM_L_A4 }  IMUX_L26 CLBLM_L_B4 }  NR1BEG0  { IMUX41 CLBLM_L_D1 }   { IMUX33 CLBLM_L_C1 }  IMUX32 CLBLM_M_C1 }   [get_nets {pci_mini_0/data[31]_i_8_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { SL1BEG0  { IMUX_L16 CLBLM_L_B3 }   { SL1BEG0  { SS2BEG0  { IMUX_L33 CLBLM_L_C1 }  IMUX_L10 CLBLM_L_A4 }  IMUX_L24 CLBLM_M_B5 }   { SW2BEG0  { SS2BEG0  { WL1BEG_N3 IMUX_L38 CLBLM_M_D3 }   { SR1BEG1  { WW2BEG1 IMUX20 CLBLM_L_C2 }  WL1BEG0 IMUX_L24 CLBLM_M_B5 }  EE2BEG0  { IMUX16 CLBLM_L_B3 }  EL1BEG_N3  { FAN_ALT1 FAN_BOUNCE1 IMUX_L12 CLBLL_LL_B6 }  IMUX_L22 CLBLL_LL_C3 }  WW2BEG0  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX37 CLBLM_L_D4 }  SS2BEG0  { IMUX24 CLBLM_M_B5 }  IMUX33 CLBLM_L_C1 }  IMUX_L32 CLBLM_M_C1 }   { SE2BEG0 BYP_ALT1 BYP_BOUNCE1  { IMUX13 CLBLM_L_B6 }  BYP_ALT2 BYP_BOUNCE2 IMUX40 CLBLM_M_D1 }   { NL1BEG_N3 IMUX_L29 CLBLM_M_C2 }   { ER1BEG1  { NE2BEG1 SL1BEG1  { WW2BEG1 IMUX_L27 CLBLM_M_B4 }  IMUX_L27 CLBLL_LL_B4 }   { IMUX20 CLBLM_L_C2 }   { BYP_ALT4 BYP_BOUNCE4 IMUX22 CLBLM_M_C3 }  IMUX42 CLBLM_L_D6 }  IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/data[31]_i_9_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[3]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX_L11 CLBLM_M_A4 }   [get_nets {pci_mini_0/data[3]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX_L4 CLBLM_M_A6 }   [get_nets {pci_mini_0/data[3]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NE2BEG0 NW2BEG0 IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/data[3]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[4]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WL1BEG0 IMUX_L10 CLBLM_L_A4 }   [get_nets {pci_mini_0/data[4]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 SL1BEG0 IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/data[4]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[5]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NR1BEG3 FAN_ALT3 FAN_BOUNCE3 IMUX5 CLBLM_L_A6 }   [get_nets {pci_mini_0/data[5]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 ER1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {pci_mini_0/data[5]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX6 CLBLM_L_A1 }   [get_nets {pci_mini_0/data[5]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[6]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NL1BEG0 IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/data[6]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NN2BEG0 IMUX_L9 CLBLM_L_A5 }   [get_nets {pci_mini_0/data[6]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 WL1BEG1 WR1BEG3 IMUX_L6 CLBLM_L_A1 }   [get_nets {pci_mini_0/data[6]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[7]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 EL1BEG0 IMUX32 CLBLM_M_C1 }   [get_nets {pci_mini_0/data[7]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 EL1BEG2 IMUX28 CLBLM_M_C4 }   [get_nets {pci_mini_0/data[7]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 WL1BEG_N3 IMUX31 CLBLM_M_C5 }   [get_nets {pci_mini_0/data[7]_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[8]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NR1BEG3 IMUX31 CLBLM_M_C5 }   [get_nets {pci_mini_0/data[8]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 ER1BEG3 IMUX47 CLBLM_M_D5 }   [get_nets {pci_mini_0/data[8]_i_3_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/data[9]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NL1BEG1 IMUX_L17 CLBLM_M_B3 }   [get_nets {pci_mini_0/data[9]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 BYP_ALT5 BYP_BOUNCE5  { IMUX_L37 CLBLM_L_D4 }  IMUX_L23 CLBLM_L_C3 }   [get_nets {pci_mini_0/data_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { NN2BEG1 NL1BEG0 IMUX_L24 CLBLL_LL_B5 }  BYP_ALT4 BYP_BOUNCE4 IMUX_L38 CLBLL_LL_D3 }   [get_nets {pci_mini_0/data_reg_n_0_[2]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { EE2BEG1 NN2BEG1 EL1BEG0 IMUX_L47 CLBLM_M_D5 }  IMUX42 CLBLM_L_D6 }   [get_nets {pci_mini_0/data_reg_n_0_[31]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SL1BEG0 IMUX_L8 CLBLM_M_A5 }  NL1BEG_N3 IMUX_L45 CLBLM_M_D2 }   [get_nets {pci_mini_0/data_reg_n_0_[3]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3 IMUX45 CLBLM_M_D2 }  IMUX1 CLBLM_M_A3 }   [get_nets {pci_mini_0/devsel_INST_0_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/devsel_INST_0_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 BYP_ALT3 BYP_BOUNCE3 IMUX7 CLBLM_M_A1 }   [get_nets {pci_mini_0/devsel_INST_0_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {pci_mini_0/devsel_INST_0_i_4_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/devsel_retimed_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }   [get_nets {pci_mini_0/devsel_retimed_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14  { IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }   [get_nets {pci_mini_0/devsel_retimed_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { BYP_ALT4 BYP_BOUNCE4 IMUX38 CLBLM_M_D3 }  IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/devsel_retimed_reg_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/enable[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/enable[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 WR1BEG1 IMUX42 CLBLM_L_D6 }   [get_nets {pci_mini_0/enable[1]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SL1BEG2 IMUX37 CLBLM_L_D4 }   [get_nets {pci_mini_0/enable[1]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { EL1BEG_N3 IMUX_L30 CLBLM_L_C5 }   { SE2BEG0  { IMUX_L40 CLBLM_M_D1 }  IMUX_L0 CLBLM_L_A3 }  IMUX1 CLBLM_M_A3 }   [get_nets {pci_mini_0/enable_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { EL1BEG2  { BYP_ALT2 BYP_BOUNCE2 IMUX_L6 CLBLM_L_A1 }   { IMUX_L44 CLBLM_M_D4 }  IMUX_L20 CLBLM_L_C2 }  IMUX39 CLBLM_L_D3 }   [get_nets {pci_mini_0/enable_reg_n_0_[1]}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { ER1BEG1 SE2BEG1  { FAN_ALT6 FAN_L6 CLBLL_L_CE }   { SS6BEG1 SS2BEG1  { WL1BEG0  { WW2BEG0 WL1BEG_N3 NL1BEG_N3 NL1BEG2 FAN_ALT7 FAN_L7 CLBLM_M_CE }  BYP_ALT0 BYP_BOUNCE0 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }  SS2BEG1 SR1BEG2 FAN_ALT5 FAN_BOUNCE5 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  NL1BEG_N3  { EL1BEG2 SL1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_L6 CLBLM_L_CE }   [get_nets {pci_mini_0/failed_addr_reg[31]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SE2BEG2 NR1BEG2 EL1BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {pci_mini_0/failed_addr_reg[31]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 EE2BEG2 IMUX_L4 CLBLM_M_A6 }   [get_nets {pci_mini_0/failed_addr_reg[31]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NE2BEG0 SL1BEG0 IMUX_L32 CLBLM_M_C1 }   [get_nets {pci_mini_0/failed_addr_reg[31]_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 IMUX_L1 CLBLL_LL_A3 }   [get_nets {pci_mini_0/failed_addr_reg__0[0]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 EL1BEG_N3 IMUX_L29 CLBLL_LL_C2 }   [get_nets {pci_mini_0/failed_addr_reg__0[10]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0 SR1BEG1 IMUX_L11 CLBLM_M_A4 }   [get_nets {pci_mini_0/failed_addr_reg__0[11]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 EL1BEG1 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }   [get_nets {pci_mini_0/failed_addr_reg__0[12]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 SL1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {pci_mini_0/failed_addr_reg__0[13]}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SL1BEG2 IMUX12 CLBLM_M_B6 }   [get_nets {pci_mini_0/failed_addr_reg__0[14]}]
set_property FIXED_ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NR1BEG1 IMUX_L35 CLBLL_LL_C6 }   [get_nets {pci_mini_0/failed_addr_reg__0[15]}]
set_property FIXED_ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NW2BEG2 IMUX11 CLBLM_M_A4 }   [get_nets {pci_mini_0/failed_addr_reg__0[16]}]
set_property FIXED_ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SW2BEG3 ER1BEG_S0 SS2BEG0 IMUX17 CLBLM_M_B3 }   [get_nets {pci_mini_0/failed_addr_reg__0[17]}]
set_property FIXED_ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 SL1BEG3 SR1BEG_S0 IMUX_L2 CLBLL_LL_A2 }   [get_nets {pci_mini_0/failed_addr_reg__0[18]}]
set_property FIXED_ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 IMUX_L44 CLBLL_LL_D4 }   [get_nets {pci_mini_0/failed_addr_reg__0[19]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 SS2BEG0 SS2BEG0 IMUX_L25 CLBLM_L_B5 }   [get_nets {pci_mini_0/failed_addr_reg__0[1]}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 SS2BEG0 NW6BEG1 NE2BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {pci_mini_0/failed_addr_reg__0[20]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN2BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {pci_mini_0/failed_addr_reg__0[21]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NN2BEG1 NL1BEG0 IMUX15 CLBLM_M_B1 }   [get_nets {pci_mini_0/failed_addr_reg__0[22]}]
set_property FIXED_ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NL1BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {pci_mini_0/failed_addr_reg__0[23]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 SE2BEG0 NR1BEG0 NW2BEG0 IMUX_L7 CLBLM_M_A1 }   [get_nets {pci_mini_0/failed_addr_reg__0[24]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 IMUX_L18 CLBLM_M_B2 }   [get_nets {pci_mini_0/failed_addr_reg__0[25]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 IMUX_L37 CLBLM_L_D4 }   [get_nets {pci_mini_0/failed_addr_reg__0[26]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 IMUX_L6 CLBLM_L_A1 }   [get_nets {pci_mini_0/failed_addr_reg__0[27]}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3 IMUX_L16 CLBLM_L_B3 }   [get_nets {pci_mini_0/failed_addr_reg__0[28]}]
set_property FIXED_ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX_L31 CLBLM_M_C5 }   [get_nets {pci_mini_0/failed_addr_reg__0[29]}]
set_property FIXED_ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 IMUX_L15 CLBLL_LL_B1 }   [get_nets {pci_mini_0/failed_addr_reg__0[2]}]
set_property FIXED_ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NL1BEG_N3 IMUX_L21 CLBLM_L_C4 }   [get_nets {pci_mini_0/failed_addr_reg__0[30]}]
set_property FIXED_ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L45 CLBLM_M_D2 }   [get_nets {pci_mini_0/failed_addr_reg__0[31]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WW2BEG2 NN2BEG3 NW2BEG3 IMUX_L6 CLBLM_L_A1 }   [get_nets {pci_mini_0/failed_addr_reg__0[3]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NL1BEG2 IMUX27 CLBLM_M_B4 }   [get_nets {pci_mini_0/failed_addr_reg__0[4]}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NR1BEG2 IMUX45 CLBLM_M_D2 }   [get_nets {pci_mini_0/failed_addr_reg__0[5]}]
set_property FIXED_ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 SS2BEG0 SS2BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {pci_mini_0/failed_addr_reg__0[6]}]
set_property FIXED_ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 SS2BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {pci_mini_0/failed_addr_reg__0[7]}]
set_property FIXED_ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SR1BEG1 IMUX28 CLBLM_M_C4 }   [get_nets {pci_mini_0/failed_addr_reg__0[8]}]
set_property FIXED_ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 SL1BEG1 WL1BEG0 IMUX_L18 CLBLM_M_B2 }   [get_nets {pci_mini_0/failed_addr_reg__0[9]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX0 CLBLM_L_A3 }  NW6BEG0 EL1BEG_N3 NE2BEG3 IMUX30 CLBLM_L_C5 }   [get_nets {pci_mini_0/fifo_fill_start_rd}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/fifo_fill_start_rd_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SL1BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {pci_mini_0/fifo_fill_start_rd_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { BYP_ALT5 BYP_BOUNCE5 IMUX21 CLBLM_L_C4 }  IMUX19 CLBLM_L_B2 }   [get_nets {pci_mini_0/fifo_flush_start}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/fifo_flush_start_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { SS6BEG3 SL1BEG3 FAN_ALT3 FAN_BOUNCE3 FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }  NE2BEG3 EL1BEG2 EL1BEG1  { SE2BEG1 SE2BEG1  { SS2BEG1  { SS2BEG1 SW2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }   [get_nets {pci_mini_0/fifo_start_wb_addr}]
set_property FIXED_ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { WW4BEG0 WL1BEG2 IMUX14 CLBLM_L_B1 }  SR1BEG1 IMUX_L11 CLBLL_LL_A4 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[0]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { ER1BEG1 IMUX4 CLBLM_M_A6 }  IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[10]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SW2BEG1 ER1BEG2 NE2BEG2 IMUX12 CLBLM_M_B6 }  IMUX_L11 CLBLM_M_A4 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[11]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { ER1BEG3 FAN_ALT3 FAN_BOUNCE3 IMUX35 CLBLM_M_C6 }  SR1BEG3 IMUX_L24 CLBLM_M_B5 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[12]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { EL1BEG2 IMUX43 CLBLM_M_D6 }  IMUX_L15 CLBLM_M_B1 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[13]}]
set_property FIXED_ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { WL1BEG0 NN2BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }  NR1BEG1 IMUX_L3 CLBLL_L_A2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[14]}]
set_property FIXED_ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { SR1BEG3 SR1BEG_S0 IMUX_L17 CLBLL_LL_B3 }  NL1BEG1 IMUX_L9 CLBLL_L_A5 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[15]}]
set_property FIXED_ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3  { NL1BEG2 IMUX_L19 CLBLL_L_B2 }  SR1BEG_S0 SW2BEG0 ER1BEG1 IMUX_L35 CLBLL_LL_C6 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[16]}]
set_property FIXED_ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 NN2BEG2 SR1BEG2  { WL1BEG1 NL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX_L14 CLBLL_L_B1 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[17]}]
set_property FIXED_ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SL1BEG0 IMUX_L9 CLBLL_L_A5 }  NL1BEG_N3 NR1BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[18]}]
set_property FIXED_ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { SL1BEG1 IMUX_L10 CLBLL_L_A4 }  NR1BEG1 GFAN0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[19]}]
set_property FIXED_ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 WL1BEG2 NN2BEG3 WR1BEG_S0  { WW2BEG3 SW6BEG3 ER1BEG_S0 IMUX25 CLBLM_L_B5 }  BYP_ALT0 BYP_L0 CLBLM_L_AX }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[1]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SE2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  ER1BEG1 IMUX_L3 CLBLL_L_A2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[20]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SS2BEG1 NR1BEG1 GFAN1 IMUX4 CLBLM_M_A6 }  EL1BEG0 IMUX_L0 CLBLL_L_A3 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[21]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { SE2BEG2 WL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }  EL1BEG1 IMUX_L19 CLBLL_L_B2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[22]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SE2BEG3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  ER1BEG_S0 SL1BEG0 IMUX_L16 CLBLL_L_B3 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[23]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NE2BEG0  { IMUX_L1 CLBLM_M_A3 }  NE2BEG0 NR1BEG0 WR1BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[24]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SE2BEG1 NE2BEG1 NW2BEG1  { NE2BEG1 NW2BEG1 IMUX_L1 CLBLM_M_A3 }  IMUX_L17 CLBLM_M_B3 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[25]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { ER1BEG3 NR1BEG3 IMUX_L22 CLBLM_M_C3 }  EE2BEG2 EL1BEG1 IMUX_L11 CLBLM_M_A4 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[26]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 ER1BEG_S0  { IMUX_L40 CLBLM_M_D1 }  ER1BEG1 SE2BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[27]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 SE2BEG0 NR1BEG0  { EL1BEG_N3 ER1BEG_S0 IMUX_L17 CLBLM_M_B3 }  NE2BEG0 WR1BEG1 BYP_ALT1 BYP_L1 CLBLM_M_AX }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[28]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NE2BEG1 BYP_ALT4 BYP_L4 CLBLM_M_BX }  SL1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[29]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { NE2BEG2 NL1BEG1 NN2BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  SL1BEG2 FAN_ALT5 FAN_BOUNCE5 IMUX3 CLBLM_L_A2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[2]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { EL1BEG1 NR1BEG1 GFAN1 BYP_ALT3 BYP_L3 CLBLM_M_CX }  SR1BEG3 SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[30]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { EL1BEG2 EL1BEG1 EL1BEG0 IMUX_L24 CLBLM_M_B5 }  NE2BEG3 BYP_ALT6 BYP_L6 CLBLM_M_DX }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[31]}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SL1BEG3  { FAN_ALT3 FAN_BOUNCE3 BYP_ALT3 BYP3 CLBLM_M_CX }  IMUX6 CLBLM_L_A1 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[3]}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 SR1BEG1  { BYP_ALT5 BYP_BOUNCE5 BYP_ALT6 BYP6 CLBLM_M_DX }  IMUX19 CLBLM_L_B2 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[4]}]
set_property FIXED_ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 SR1BEG2  { SW2BEG2 NL1BEG2 EL1BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX14 CLBLM_L_B1 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[5]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SE2BEG2 ER1BEG3  { BYP_ALT7 BYP_BOUNCE7 BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX_L8 CLBLL_LL_A5 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[6]}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 EE2BEG3  { SL1BEG3 SS2BEG3 FAN_ALT3 FAN_BOUNCE3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  IMUX_L7 CLBLL_LL_A1 }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[7]}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NR1BEG0 EL1BEG_N3  { ER1BEG_S0 SL1BEG0 IMUX_L24 CLBLL_LL_B5 }  BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[8]}]
set_property FIXED_ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 EL1BEG0  { ER1BEG1 IMUX_L27 CLBLL_LL_B4 }  NR1BEG0 FAN_ALT0 FAN_BOUNCE0 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {pci_mini_0/fifo_start_wb_addr_rd[9]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 ER1BEG3 EL1BEG2  { IMUX_L4 CLBLM_M_A6 }  IMUX_L27 CLBLM_M_B4 }   [get_nets {pci_mini_0/int_dis}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/int_dis_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 SR1BEG2  { SL1BEG2 SE2BEG2 EL1BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }  FAN_ALT5 FAN_BOUNCE5 FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {pci_mini_0/int_line[7]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }   [get_nets {pci_mini_0/int_line[7]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21  { SS6BEG3  { WL1BEG2  { WR1BEG_S0 IMUX_L17 CLBLM_M_B3 }  NW2BEG3  { EL1BEG2 IMUX28 CLBLM_M_C4 }   { WW2BEG2  { IMUX_L46 CLBLM_L_D5 }   { NL1BEG2  { NL1BEG1 NN2BEG1 IMUX_L19 CLBLM_L_B2 }   { IMUX_L20 CLBLM_L_C2 }  WR1BEG3 IMUX14 CLBLM_L_B1 }  SW2BEG2 NL1BEG2 IMUX19 CLBLM_L_B2 }  NL1BEG2 IMUX_L3 CLBLM_L_A2 }  NR1BEG3 IMUX_L15 CLBLL_LL_B1 }   { SS2BEG3 IMUX_L31 CLBLL_LL_C5 }  SL1BEG3 WW2BEG3 IMUX_L31 CLBLM_M_C5 }   [get_nets {pci_mini_0/int_line[7]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 EE2BEG0  { IMUX33 CLBLM_L_C1 }  IMUX40 CLBLM_M_D1 }   [get_nets {pci_mini_0/led[0]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NW2BEG0 NW2BEG0  { BYP_ALT0 BYP_BOUNCE0 IMUX_L20 CLBLM_L_C2 }  IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/led[1]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 WW2BEG1  { WL1BEG0 IMUX41 CLBLM_L_D1 }  IMUX_L36 CLBLM_L_D2 }   [get_nets {pci_mini_0/led[2]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3 NL1BEG2  { NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L27 CLBLM_M_B4 }   [get_nets {pci_mini_0/led[3]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/memen_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 FAN_ALT5 FAN_BOUNCE5 IMUX_L3 CLBLM_L_A2 }   [get_nets {pci_mini_0/memen_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15  { WR1BEG_S0  { IMUX32 CLBLM_M_C1 }   { IMUX40 CLBLM_M_D1 }  IMUX24 CLBLM_M_B5 }   { WL1BEG2  { IMUX14 CLBLM_L_B1 }  IMUX21 CLBLM_L_C4 }  FAN_ALT3 FAN_BOUNCE3 IMUX_L29 CLBLM_M_C2 }   [get_nets {pci_mini_0/p_0_in3_out}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 WR1BEG1  { IMUX42 CLBLM_L_D6 }  IMUX11 CLBLM_M_A4 }   [get_nets {pci_mini_0/p_0_in4_out}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SS6BEG0 NR1BEG0 IMUX_L40 CLBLM_M_D1 }  BYP_ALT1 BYP_BOUNCE1 IMUX_L29 CLBLM_M_C2 }   [get_nets {pci_mini_0/p_10_in}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SW6BEG1 NL1BEG1 IMUX_L10 CLBLM_L_A4 }  BYP_ALT4 BYP_BOUNCE4 IMUX_L38 CLBLM_M_D3 }   [get_nets {pci_mini_0/p_11_in}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { EL1BEG1 IMUX_L18 CLBLL_LL_B2 }  IMUX21 CLBLM_L_C4 }   [get_nets {pci_mini_0/p_12_in}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WR1BEG2  { SR1BEG2 WW2BEG2 SS2BEG2 IMUX_L5 CLBLM_L_A6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {pci_mini_0/p_13_in}]
set_property FIXED_ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NW2BEG2  { IMUX19 CLBLM_L_B2 }  SS6BEG1 NR1BEG1 WR1BEG2 IMUX_L36 CLBLM_L_D2 }   [get_nets {pci_mini_0/p_14_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { ER1BEG1 IMUX_L12 CLBLL_LL_B6 }  WW2BEG0 ER1BEG1 ER1BEG2 IMUX6 CLBLM_L_A1 }   [get_nets {pci_mini_0/p_15_in}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NL1BEG_N3 IMUX_L45 CLBLL_LL_D2 }  IMUX_L17 CLBLL_LL_B3 }   [get_nets {pci_mini_0/p_16_in}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { WL1BEG_N3 WW2BEG3 ER1BEG_S0 IMUX_L32 CLBLM_M_C1 }  IMUX_L9 CLBLL_L_A5 }   [get_nets {pci_mini_0/p_17_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SR1BEG1 SR1BEG2 SW2BEG2 IMUX_L37 CLBLM_L_D4 }  BYP_ALT0 BYP_BOUNCE0 IMUX34 CLBLM_L_C6 }   [get_nets {pci_mini_0/p_18_in}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0 SR1BEG1  { SR1BEG2 IMUX_L29 CLBLM_M_C2 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L10 CLBLM_L_A4 }   [get_nets {pci_mini_0/p_19_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SL1BEG0 WL1BEG_N3 IMUX_L30 CLBLM_L_C5 }  WR1BEG1 IMUX_L19 CLBLM_L_B2 }   [get_nets {pci_mini_0/p_20_in}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NR1BEG1 NW2BEG1  { IMUX_L41 CLBLM_L_D1 }  IMUX_L33 CLBLM_L_C1 }   [get_nets {pci_mini_0/p_21_in}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NW2BEG0 WR1BEG1 IMUX_L41 CLBLM_L_D1 }  WW2BEG0 IMUX_L25 CLBLM_L_B5 }   [get_nets {pci_mini_0/p_22_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NW2BEG0 IMUX_L31 CLBLM_M_C5 }  NN2BEG0 IMUX47 CLBLM_M_D5 }   [get_nets {pci_mini_0/p_23_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SE2BEG0 SW2BEG0 NW2BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX_L32 CLBLM_M_C1 }  BYP_ALT0 BYP_BOUNCE0 IMUX36 CLBLM_L_D2 }   [get_nets {pci_mini_0/p_24_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW2BEG0  { WL1BEG_N3 NL1BEG_N3 IMUX29 CLBLM_M_C2 }  NN2BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }   [get_nets {pci_mini_0/p_25_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { EL1BEG_N3 NE2BEG3 IMUX_L46 CLBLM_L_D5 }  IMUX_L41 CLBLM_L_D1 }   [get_nets {pci_mini_0/p_26_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN2BEG0 IMUX31 CLBLM_M_C5 }   [get_nets {pci_mini_0/p_27_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3  { IMUX22 CLBLM_M_C3 }  IMUX45 CLBLM_M_D2 }   [get_nets {pci_mini_0/p_28_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { ER1BEG1 ER1BEG2 IMUX_L44 CLBLM_M_D4 }  BYP_ALT0 BYP_BOUNCE0 IMUX_L36 CLBLM_L_D2 }   [get_nets {pci_mini_0/p_29_in}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { BYP_ALT1 BYP_BOUNCE1 IMUX_L29 CLBLM_M_C2 }  IMUX_L1 CLBLM_M_A3 }   [get_nets {pci_mini_0/p_2_in[10]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { IMUX_L34 CLBLM_L_C6 }   { WL1BEG0 SW2BEG0 IMUX_L18 CLBLM_M_B2 }  IMUX_L18 CLBLM_M_B2 }   [get_nets {pci_mini_0/p_2_in[1]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WR1BEG1 WR1BEG2 IMUX_L20 CLBLM_L_C2 }  BYP_ALT1 BYP_BOUNCE1 IMUX_L35 CLBLM_M_C6 }   [get_nets {pci_mini_0/p_2_in__0}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0  { IMUX41 CLBLM_L_D1 }  IMUX32 CLBLM_M_C1 }   [get_nets {pci_mini_0/p_30_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 BYP_ALT0 BYP_BOUNCE0  { IMUX28 CLBLM_M_C4 }  IMUX36 CLBLM_L_D2 }   [get_nets {pci_mini_0/p_31_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { WL1BEG_N3 WR1BEG1 IMUX_L3 CLBLM_L_A2 }  IMUX_L40 CLBLM_M_D1 }   [get_nets {pci_mini_0/p_5_in}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NW2BEG2 IMUX_L36 CLBLM_L_D2 }  WL1BEG1 BYP_ALT4 BYP_BOUNCE4 IMUX_L38 CLBLM_M_D3 }   [get_nets {pci_mini_0/p_6_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NR1BEG0  { NW2BEG0 BYP_ALT0 BYP_BOUNCE0 IMUX_L20 CLBLM_L_C2 }  IMUX41 CLBLM_L_D1 }   [get_nets {pci_mini_0/p_7_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { NN2BEG3 NL1BEG2 IMUX_L28 CLBLM_M_C4 }  IMUX_L30 CLBLM_L_C5 }   [get_nets {pci_mini_0/p_8_in}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NL1BEG_N3  { NR1BEG3 IMUX_L15 CLBLL_LL_B1 }  IMUX_L45 CLBLL_LL_D2 }   [get_nets {pci_mini_0/p_9_in}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3 IMUX_L46 CLBLM_L_D5 }   [get_nets {pci_mini_0/par_latched}]
set_property FIXED_ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SW6BEG1 NL1BEG1 IMUX_L34 CLBLM_L_C6 }   [get_nets {pci_mini_0/par_latched_i_10_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/par_latched_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NN6BEG2 WW2BEG1 SW2BEG1 SE2BEG1 IMUX_L10 CLBLM_L_A4 }   [get_nets {pci_mini_0/par_latched_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NN2BEG0 IMUX_L9 CLBLM_L_A5 }   [get_nets {pci_mini_0/par_latched_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NN2BEG2 WW2BEG1 IMUX_L3 CLBLM_L_A2 }   [get_nets {pci_mini_0/par_latched_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SE6BEG2 NE2BEG2 NW2BEG2 IMUX_L28 CLBLM_M_C4 }   [get_nets {pci_mini_0/par_latched_i_5_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L22 CLBLM_M_C3 }   [get_nets {pci_mini_0/par_latched_i_6_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 EE4BEG2 WR1BEG3 IMUX_L29 CLBLM_M_C2 }   [get_nets {pci_mini_0/par_latched_i_7_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX_L35 CLBLM_M_C6 }   [get_nets {pci_mini_0/par_latched_i_8_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WL1BEG1 WR1BEG3 IMUX_L6 CLBLM_L_A1 }   [get_nets {pci_mini_0/par_latched_i_9_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 SS2BEG0 IMUX_L25 CLBLM_L_B5 }   [get_nets {pci_mini_0/pci_read_reg[0]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 ER1BEG2 EL1BEG1 IMUX_L2 CLBLL_LL_A2 }   [get_nets {pci_mini_0/pci_read_reg[10]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX_L24 CLBLM_M_B5 }   [get_nets {pci_mini_0/pci_read_reg[11]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3 IMUX30 CLBLM_L_C5 }   [get_nets {pci_mini_0/pci_read_reg[12]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX_L3 CLBLM_L_A2 }   [get_nets {pci_mini_0/pci_read_reg[13]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 SS2BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {pci_mini_0/pci_read_reg[14]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NL1BEG0 IMUX39 CLBLM_L_D3 }   [get_nets {pci_mini_0/pci_read_reg[15]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX28 CLBLM_M_C4 }   [get_nets {pci_mini_0/pci_read_reg[16]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SS2BEG1 SL1BEG1 IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/pci_read_reg[17]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SR1BEG_S0 SR1BEG1 SE2BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX_L8 CLBLL_LL_A5 }   [get_nets {pci_mini_0/pci_read_reg[18]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {pci_mini_0/pci_read_reg[19]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 EE4BEG0 WR1BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {pci_mini_0/pci_read_reg[1]}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NW2BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {pci_mini_0/pci_read_reg[20]}]
set_property FIXED_ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 WL1BEG0 IMUX2 CLBLM_M_A2 }   [get_nets {pci_mini_0/pci_read_reg[21]}]
set_property FIXED_ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 WR1BEG3 IMUX14 CLBLM_L_B1 }   [get_nets {pci_mini_0/pci_read_reg[22]}]
set_property FIXED_ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 SL1BEG3 IMUX_L7 CLBLL_LL_A1 }   [get_nets {pci_mini_0/pci_read_reg[23]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN2BEG0 NW2BEG0 IMUX7 CLBLM_M_A1 }   [get_nets {pci_mini_0/pci_read_reg[24]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0 NL1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {pci_mini_0/pci_read_reg[25]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NE2BEG2 EL1BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {pci_mini_0/pci_read_reg[26]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WR1BEG1 WL1BEG_N3 IMUX_L7 CLBLM_M_A1 }   [get_nets {pci_mini_0/pci_read_reg[27]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WW2BEG1 SW2BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {pci_mini_0/pci_read_reg[28]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NN2BEG3 FAN_ALT3 FAN_BOUNCE3 IMUX_L27 CLBLM_M_B4 }   [get_nets {pci_mini_0/pci_read_reg[29]}]
set_property FIXED_ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 NN2BEG2 IMUX_L27 CLBLL_LL_B4 }   [get_nets {pci_mini_0/pci_read_reg[2]}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NW2BEG2 EL1BEG1 NR1BEG1 GFAN0 IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/pci_read_reg[30]}]
set_property FIXED_ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 WR1BEG_S0 IMUX24 CLBLM_M_B5 }   [get_nets {pci_mini_0/pci_read_reg[31]}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 EE2BEG2  { SS2BEG2 SE2BEG2  { EL1BEG1  { SS2BEG1 WL1BEG0  { WR1BEG2 WW2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  SR1BEG1  { SW2BEG1 SL1BEG1 SW2BEG1 FAN_ALT7 FAN_L7 CLBLM_M_CE }   { ER1BEG2 SE2BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN_L7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT7  { FAN_L7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLM_L_CE }  EE2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {pci_mini_0/pci_read_reg[31]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WL1BEG1 NL1BEG1 NW2BEG1 IMUX_L1 CLBLM_M_A3 }   [get_nets {pci_mini_0/pci_read_reg[3]}]
set_property FIXED_ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 SW2BEG3 WL1BEG2 IMUX_L5 CLBLM_L_A6 }   [get_nets {pci_mini_0/pci_read_reg[4]}]
set_property FIXED_ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 WR1BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {pci_mini_0/pci_read_reg[5]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 SW2BEG2 SE2BEG2 IMUX_L5 CLBLM_L_A6 }   [get_nets {pci_mini_0/pci_read_reg[6]}]
set_property FIXED_ROUTE  { CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 WR1BEG2 IMUX35 CLBLM_M_C6 }   [get_nets {pci_mini_0/pci_read_reg[7]}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX38 CLBLM_M_D3 }   [get_nets {pci_mini_0/pci_read_reg[8]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 IMUX_L31 CLBLM_M_C5 }   [get_nets {pci_mini_0/pci_read_reg[9]}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 BYP_ALT1 BYP_BOUNCE1 FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {pci_mini_0/pci_read_sel_reg}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8  { NE2BEG0 BYP_ALT0 BYP_BOUNCE0 BYP_ALT1 BYP_L1 CLBLM_M_AX }  NN2BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {pci_mini_0/pci_read_sel_reg[0]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D  { CLBLM_LOGIC_OUTS11 NN2BEG3 NW2BEG3 FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP5 CLBLM_L_BX }  CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 BYP_ALT0 BYP_L0 CLBLM_L_AX }   [get_nets {pci_mini_0/pci_read_sel_reg[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NE2BEG0 WR1BEG1  { WR1BEG2 NN2BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }  BYP_ALT4 BYP_BOUNCE4 BYP_ALT5 BYP_L5 CLBLM_L_BX }   [get_nets {pci_mini_0/pci_read_sel_reg[2]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NR1BEG0  { NW2BEG0 NN2BEG0 BYP_ALT7 BYP7 CLBLM_L_DX }  BYP_ALT1 BYP_BOUNCE1 BYP_ALT2 BYP_L2 CLBLM_L_CX }   [get_nets {pci_mini_0/pci_read_sel_reg[3]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {pci_mini_0/pci_read_sel_reg_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 SW2BEG1 SR1BEG2 ER1BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {pci_mini_0/pci_read_sel_reg_reg_n_0_[1]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 EL1BEG1 IMUX_L3 CLBLM_L_A2 }   [get_nets {pci_mini_0/pci_read_sel_reg_reg_n_0_[2]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SS2BEG3 IMUX39 CLBLM_L_D3 }   [get_nets {pci_mini_0/pci_read_sel_reg_reg_n_0_[3]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NL1BEG0 IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/pci_write_reg[10]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NL1BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {pci_mini_0/pci_write_reg[11]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NE2BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {pci_mini_0/pci_write_reg[12]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NE2BEG1 IMUX_L2 CLBLL_LL_A2 }   [get_nets {pci_mini_0/pci_write_reg[13]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NL1BEG1 IMUX9 CLBLM_L_A5 }   [get_nets {pci_mini_0/pci_write_reg[14]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NL1BEG2 IMUX3 CLBLM_L_A2 }   [get_nets {pci_mini_0/pci_write_reg[15]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NN6BEG2 SR1BEG2 SS2BEG2 IMUX_L22 CLBLM_M_C3 }   [get_nets {pci_mini_0/pci_write_reg[16]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NL1BEG2 NN2BEG2 IMUX_L28 CLBLM_M_C4 }   [get_nets {pci_mini_0/pci_write_reg[17]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 ER1BEG3 IMUX_L31 CLBLL_LL_C5 }   [get_nets {pci_mini_0/pci_write_reg[18]}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 EL1BEG2 IMUX_L28 CLBLL_LL_C4 }   [get_nets {pci_mini_0/pci_write_reg[19]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX9 CLBLM_L_A5 }   [get_nets {pci_mini_0/pci_write_reg[20]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 IMUX10 CLBLM_L_A4 }   [get_nets {pci_mini_0/pci_write_reg[21]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX19 CLBLM_L_B2 }   [get_nets {pci_mini_0/pci_write_reg[22]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 IMUX14 CLBLM_L_B1 }   [get_nets {pci_mini_0/pci_write_reg[23]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX_L24 CLBLM_M_B5 }   [get_nets {pci_mini_0/pci_write_reg[24]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX_L27 CLBLM_M_B4 }   [get_nets {pci_mini_0/pci_write_reg[25]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX_L28 CLBLM_M_C4 }   [get_nets {pci_mini_0/pci_write_reg[26]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 IMUX_L31 CLBLM_M_C5 }   [get_nets {pci_mini_0/pci_write_reg[27]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX_L45 CLBLM_M_D2 }   [get_nets {pci_mini_0/pci_write_reg[28]}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX_L38 CLBLM_M_D3 }   [get_nets {pci_mini_0/pci_write_reg[29]}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NN6BEG0 SR1BEG_S0 SL1BEG0 IMUX_L16 CLBLM_L_B3 }   [get_nets {pci_mini_0/pci_write_reg[30]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 NN2BEG2 WW2BEG1 IMUX_L19 CLBLM_L_B2 }   [get_nets {pci_mini_0/pci_write_reg[31]}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX20 CLBLM_L_C2 }   [get_nets {pci_mini_0/pci_write_reg[4]}]
set_property FIXED_ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX23 CLBLM_L_C3 }   [get_nets {pci_mini_0/pci_write_reg[5]}]
set_property FIXED_ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NL1BEG_N3 IMUX46 CLBLM_L_D5 }   [get_nets {pci_mini_0/pci_write_reg[6]}]
set_property FIXED_ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 BYP_ALT5 BYP_BOUNCE5 IMUX37 CLBLM_L_D4 }   [get_nets {pci_mini_0/pci_write_reg[7]}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NW2BEG0 IMUX_L47 CLBLM_M_D5 }   [get_nets {pci_mini_0/pci_write_reg[8]}]
set_property FIXED_ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 WR1BEG2 IMUX_L44 CLBLM_M_D4 }   [get_nets {pci_mini_0/pci_write_reg[9]}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9  { WW2BEG1 SW2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }   { ER1BEG2  { SS2BEG2  { EE2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  SL1BEG2 WL1BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }  EL1BEG1 SL1BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }  NL1BEG0 NL1BEG_N3 NL1BEG2  { EE2BEG2 EL1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {pci_mini_0/pci_write_sel_reg}]
set_property FIXED_ROUTE  { CLBLM_M_C  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SR1BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }  CLBLM_LOGIC_OUTS14 FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {pci_mini_0/pci_write_sel_reg[3]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NW6BEG0 EL1BEG_N3 IMUX6 CLBLM_L_A1 }   [get_nets {pci_mini_0/pci_write_sel_reg_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 WR1BEG1 BYP_ALT4 BYP_BOUNCE4 IMUX30 CLBLM_L_C5 }   [get_nets {pci_mini_0/pci_write_sel_reg_reg_n_0_[1]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NL1BEG0 NR1BEG0 IMUX_L9 CLBLM_L_A5 }   [get_nets {pci_mini_0/pci_write_sel_reg_reg_n_0_[2]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 WR1BEG3 IMUX37 CLBLM_L_D4 }   [get_nets {pci_mini_0/pci_write_sel_reg_reg_n_0_[3]}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { NR1BEG1 GFAN1 IMUX30 CLBLM_L_C5 }   { IMUX3 CLBLM_L_A2 }  IMUX11 CLBLM_M_A4 }   [get_nets {pci_mini_0/state}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {pci_mini_0/state[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/state[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NN2BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {pci_mini_0/state[1]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15  { IMUX31 CLBLM_M_C5 }  IMUX7 CLBLM_M_A1 }   [get_nets {pci_mini_0/state[1]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22  { IMUX8 CLBLM_M_A5 }  WL1BEG_N3 NL1BEG_N3 EL1BEG2 IMUX28 CLBLM_M_C4 }   [get_nets {pci_mini_0/state[1]_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 EE2BEG0  { IMUX1 CLBLM_M_A3 }  IMUX32 CLBLM_M_C1 }   [get_nets {pci_mini_0/state[1]_i_5_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 FAN_ALT3 FAN_BOUNCE3 IMUX_L27 CLBLM_M_B4 }   [get_nets {pci_mini_0/state[2]_i_10_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NL1BEG0 IMUX_L24 CLBLM_M_B5 }   [get_nets {pci_mini_0/state[2]_i_11_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 SW2BEG3 ER1BEG_S0 IMUX17 CLBLM_M_B3 }   [get_nets {pci_mini_0/state[2]_i_12_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 FAN_ALT2 FAN_BOUNCE2 IMUX24 CLBLM_M_B5 }   [get_nets {pci_mini_0/state[2]_i_13_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 SS2BEG3 NR1BEG3 IMUX_L31 CLBLM_M_C5 }   [get_nets {pci_mini_0/state[2]_i_14_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX_L35 CLBLM_M_C6 }   [get_nets {pci_mini_0/state[2]_i_15_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 WW2BEG0 ER1BEG1 EL1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {pci_mini_0/state[2]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { NN2BEG2  { IMUX36 CLBLM_L_D2 }  IMUX21 CLBLM_L_C4 }  NL1BEG1  { NN2BEG1 IMUX42 CLBLM_L_D6 }   { NL1BEG0 IMUX8 CLBLM_M_A5 }  IMUX10 CLBLM_L_A4 }   [get_nets {pci_mini_0/state[2]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { SW2BEG1  { NW2BEG2 EL1BEG1  { IMUX25 CLBLM_L_B5 }  IMUX34 CLBLM_L_C6 }  IMUX4 CLBLM_M_A6 }  WL1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {pci_mini_0/state[2]_i_4_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { NR1BEG1  { GFAN0 IMUX33 CLBLM_L_C1 }   { IMUX2 CLBLM_M_A2 }  IMUX26 CLBLM_L_B4 }  IMUX11 CLBLM_M_A4 }   [get_nets {pci_mini_0/state[2]_i_5_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NR1BEG2  { IMUX4 CLBLM_M_A6 }   { IMUX20 CLBLM_L_C2 }  IMUX13 CLBLM_L_B6 }   [get_nets {pci_mini_0/state[2]_i_6_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9  { NL1BEG0  { NW2BEG0 EL1BEG_N3 IMUX23 CLBLM_L_C3 }   { IMUX8 CLBLM_M_A5 }  IMUX16 CLBLM_L_B3 }  IMUX2 CLBLM_M_A2 }   [get_nets {pci_mini_0/state[2]_i_7_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX21 CLBLM_L_C4 }   [get_nets {pci_mini_0/state[2]_i_8_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WR1BEG3 IMUX30 CLBLM_L_C5 }   [get_nets {pci_mini_0/state[2]_i_9_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { IMUX12 CLBLM_M_B6 }   { IMUX4 CLBLM_M_A6 }   { BYP_ALT2 BYP_BOUNCE2  { IMUX32 CLBLM_M_C1 }   { IMUX0 CLBLM_L_A3 }  IMUX6 CLBLM_L_A1 }   { EL1BEG1  { NE2BEG1 WR1BEG2  { NW2BEG2  { IMUX27 CLBLM_M_B4 }   { IMUX28 CLBLM_M_C4 }   { IMUX20 CLBLM_L_C2 }   { FAN_ALT7 FAN_BOUNCE7 IMUX8 CLBLM_M_A5 }   { IMUX36 CLBLM_L_D2 }   { IMUX3 CLBLM_L_A2 }  NL1BEG1 IMUX26 CLBLM_L_B4 }   { IMUX_L13 CLBLM_L_B6 }   { IMUX_L28 CLBLM_M_C4 }   { FAN_ALT5 FAN_BOUNCE5 IMUX_L11 CLBLM_M_A4 }  WR1BEG3 IMUX23 CLBLM_L_C3 }   { IMUX_L26 CLBLM_L_B4 }  IMUX_L34 CLBLM_L_C6 }  SR1BEG3 SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {pci_mini_0/state_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX17 CLBLM_M_B3 }   { IMUX1 CLBLM_M_A3 }   { EL1BEG_N3 IMUX_L29 CLBLM_M_C2 }   { NR1BEG0  { IMUX40 CLBLM_M_D1 }   { IMUX9 CLBLM_L_A5 }   { EL1BEG_N3  { NR1BEG3  { EL1BEG2 ER1BEG3  { IMUX_L15 CLBLM_M_B1 }   { ER1BEG_S0  { SS2BEG0  { SE2BEG0  { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L1 CLBLL_LL_A3 }   { SW2BEG0  { IMUX10 CLBLM_L_A4 }  SL1BEG0  { IMUX0 CLBLM_L_A3 }   { BYP_ALT1 BYP_BOUNCE1  { IMUX19 CLBLM_L_B2 }   { IMUX37 CLBLM_L_D4 }  IMUX29 CLBLM_M_C2 }  IMUX8 CLBLM_M_A5 }  SS2BEG0  { SR1BEG1  { IMUX_L4 CLBLL_LL_A6 }  WW2BEG1  { IMUX_L4 CLBLM_M_A6 }  IMUX_L3 CLBLM_L_A2 }  WW2BEG0  { NN2BEG1  { IMUX_L11 CLBLM_M_A4 }   { BYP_ALT4 BYP_BOUNCE4 IMUX_L14 CLBLM_L_B1 }  IMUX_L3 CLBLM_L_A2 }   { WL1BEG_N3 WW2BEG3  { IMUX7 CLBLM_M_A1 }   { IMUX0 CLBLM_L_A3 }  IMUX15 CLBLM_M_B1 }  IMUX_L25 CLBLM_L_B5 }   { IMUX25 CLBLM_L_B5 }  IMUX9 CLBLM_L_A5 }   { IMUX17 CLBLM_M_B3 }  SE2BEG0  { IMUX_L24 CLBLL_LL_B5 }  IMUX_L8 CLBLL_LL_A5 }   { EL1BEG2  { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }   { IMUX44 CLBLM_M_D4 }   { IMUX36 CLBLM_L_D2 }  IMUX21 CLBLM_L_C4 }  FAN_ALT3 FAN_BOUNCE3  { IMUX_L5 CLBLM_L_A6 }  IMUX_L35 CLBLM_M_C6 }   { IMUX_L22 CLBLM_M_C3 }   { IMUX_L14 CLBLM_L_B1 }  FAN_ALT3 FAN_BOUNCE3 IMUX_L27 CLBLM_M_B4 }  FAN_ALT1 FAN_BOUNCE1  { IMUX_L20 CLBLM_L_C2 }   { IMUX_L18 CLBLM_M_B2 }  IMUX_L2 CLBLM_M_A2 }  NR1BEG0  { IMUX9 CLBLM_L_A5 }   { NR1BEG0 IMUX25 CLBLM_L_B5 }  IMUX33 CLBLM_L_C1 }  SR1BEG1  { IMUX3 CLBLM_L_A2 }   { IMUX19 CLBLM_L_B2 }   { IMUX11 CLBLM_M_A4 }  SS2BEG1  { IMUX4 CLBLM_M_A6 }  ER1BEG2  { IMUX_L6 CLBLM_L_A1 }  FAN_ALT1 FAN_BOUNCE1  { IMUX_L2 CLBLM_M_A2 }  IMUX_L18 CLBLM_M_B2 }   [get_nets {pci_mini_0/state_reg_n_0_[1]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { EE2BEG0 WR1BEG1  { WR1BEG2  { IMUX20 CLBLM_L_C2 }   { IMUX35 CLBLM_M_C6 }  IMUX44 CLBLM_M_D4 }   { NW2BEG1 IMUX17 CLBLM_M_B3 }   { IMUX_L19 CLBLM_L_B2 }   { IMUX_L18 CLBLM_M_B2 }  IMUX_L2 CLBLM_M_A2 }   { SR1BEG1  { SE2BEG1  { FAN_ALT2 FAN_BOUNCE2 IMUX_L32 CLBLM_M_C1 }  EL1BEG0 SE2BEG0  { NR1BEG0  { EL1BEG_N3  { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }  NE2BEG0  { IMUX1 CLBLM_M_A3 }  IMUX24 CLBLM_M_B5 }  IMUX_L0 CLBLM_L_A3 }   { SS2BEG1  { IMUX3 CLBLM_L_A2 }  IMUX20 CLBLM_L_C2 }   { SR1BEG2  { IMUX6 CLBLM_L_A1 }  BYP_ALT3 BYP_BOUNCE3 IMUX7 CLBLM_M_A1 }   { IMUX27 CLBLM_M_B4 }  BYP_ALT5 BYP_BOUNCE5 IMUX7 CLBLM_M_A1 }   { SE2BEG0  { IMUX_L33 CLBLM_L_C1 }  IMUX_L16 CLBLM_L_B3 }  NE2BEG0  { IMUX_L31 CLBLM_M_C5 }   { NW2BEG0  { IMUX7 CLBLM_M_A1 }   { IMUX31 CLBLM_M_C5 }   { NL1BEG_N3 IMUX14 CLBLM_L_B1 }  FAN_ALT3 FAN_BOUNCE3  { IMUX19 CLBLM_L_B2 }  IMUX5 CLBLM_L_A6 }  IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/state_reg_n_0_[2]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX_L45 CLBLM_M_D2 }   [get_nets {pci_mini_0/trdy_INST_0_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 BYP_ALT5 BYP_BOUNCE5 IMUX_L47 CLBLM_M_D5 }   [get_nets {pci_mini_0/trdy_INST_0_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN2BEG0 IMUX_L8 CLBLL_LL_A5 }   [get_nets {pci_mini_0/user_command_reg[0]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NE2BEG0 IMUX_L31 CLBLL_LL_C5 }   [get_nets {pci_mini_0/user_command_reg[10]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/user_command_reg[11]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 EL1BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {pci_mini_0/user_command_reg[12]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX4 CLBLM_M_A6 }   [get_nets {pci_mini_0/user_command_reg[13]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 IMUX47 CLBLM_M_D5 }   [get_nets {pci_mini_0/user_command_reg[14]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SE2BEG2 IMUX_L29 CLBLL_LL_C2 }   [get_nets {pci_mini_0/user_command_reg[15]}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SL1BEG3 FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }   [get_nets {pci_mini_0/user_command_reg[16]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 SL1BEG1 SE2BEG1 IMUX43 CLBLM_M_D6 }   [get_nets {pci_mini_0/user_command_reg[17]}]
set_property FIXED_ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 WL1BEG0 IMUX25 CLBLM_L_B5 }   [get_nets {pci_mini_0/user_command_reg[18]}]
set_property FIXED_ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L40 CLBLL_LL_D1 }   [get_nets {pci_mini_0/user_command_reg[19]}]
set_property FIXED_ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 WW2BEG1 IMUX_L19 CLBLM_L_B2 }   [get_nets {pci_mini_0/user_command_reg[1]}]
set_property FIXED_ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 WR1BEG3 IMUX30 CLBLM_L_C5 }   [get_nets {pci_mini_0/user_command_reg[20]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NR1BEG0 IMUX40 CLBLM_M_D1 }   [get_nets {pci_mini_0/user_command_reg[21]}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NL1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {pci_mini_0/user_command_reg[22]}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 ER1BEG3 IMUX_L31 CLBLL_LL_C5 }   [get_nets {pci_mini_0/user_command_reg[23]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX_L8 CLBLM_M_A5 }   [get_nets {pci_mini_0/user_command_reg[24]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX_L27 CLBLM_M_B4 }   [get_nets {pci_mini_0/user_command_reg[25]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX_L36 CLBLM_L_D2 }   [get_nets {pci_mini_0/user_command_reg[26]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SR1BEG_S0 IMUX_L10 CLBLM_L_A4 }   [get_nets {pci_mini_0/user_command_reg[27]}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 SS6BEG0 NR1BEG0 NL1BEG_N3 NN2BEG3 IMUX_L14 CLBLM_L_B1 }   [get_nets {pci_mini_0/user_command_reg[28]}]
set_property FIXED_ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX_L29 CLBLM_M_C2 }   [get_nets {pci_mini_0/user_command_reg[29]}]
set_property FIXED_ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NL1BEG2 NL1BEG1 IMUX_L18 CLBLL_LL_B2 }   [get_nets {pci_mini_0/user_command_reg[2]}]
set_property FIXED_ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX_L30 CLBLM_L_C5 }   [get_nets {pci_mini_0/user_command_reg[30]}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 WR1BEG1 WL1BEG_N3 NL1BEG_N3 EE2BEG3 IMUX_L47 CLBLM_M_D5 }   [get_nets {pci_mini_0/user_command_reg[31]}]
set_property FIXED_ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 EE2BEG1  { SS2BEG1 SW2BEG1  { SS6BEG1 NR1BEG1 NN2BEG1  { EE4BEG1 WR1BEG2  { NN2BEG2 NE2BEG2  { NW2BEG2 EL1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  SL1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }   { EE2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  NE2BEG1 SL1BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }   [get_nets {pci_mini_0/user_command_reg[31]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 SL1BEG1 IMUX_L10 CLBLM_L_A4 }   [get_nets {pci_mini_0/user_command_reg[3]}]
set_property FIXED_ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WW2BEG3 ER1BEG_S0 SE2BEG0 IMUX17 CLBLM_M_B3 }   [get_nets {pci_mini_0/user_command_reg[4]}]
set_property FIXED_ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX47 CLBLM_M_D5 }   [get_nets {pci_mini_0/user_command_reg[5]}]
set_property FIXED_ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 NR1BEG2 IMUX_L28 CLBLL_LL_C4 }   [get_nets {pci_mini_0/user_command_reg[6]}]
set_property FIXED_ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 IMUX_L7 CLBLL_LL_A1 }   [get_nets {pci_mini_0/user_command_reg[7]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 ER1BEG3 FAN_ALT3 FAN_BOUNCE3 IMUX35 CLBLM_M_C6 }   [get_nets {pci_mini_0/user_command_reg[8]}]
set_property FIXED_ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 FAN_ALT3 FAN_BOUNCE3 IMUX_L27 CLBLM_M_B4 }   [get_nets {pci_mini_0/user_command_reg[9]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[10]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[11]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[12]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[13]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[14]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[15]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[16]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[17]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[18]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[19]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[1]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[20]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[21]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[22]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[23]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[24]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[25]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[26]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[27]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[28]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[29]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[2]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[30]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { SW6BEG1 SS2BEG1 FAN_ALT7 FAN_L7 CLBLM_M_CE }   { WR1BEG2 WW2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }   { EL1BEG0 ER1BEG1  { SS2BEG1  { SS2BEG1 SW2BEG1  { SE2BEG1  { SS2BEG1  { SL1BEG1 WW2BEG1  { SW2BEG1 WW2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }   { FAN_ALT7 FAN_L7 CLBLM_M_CE }  NW6BEG2 NW2BEG2 FAN_ALT6 FAN6 CLBLM_L_CE }   { SW2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { WW2BEG1  { SS2BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }  FAN_ALT7 FAN_L7 CLBLM_M_CE }  NE2BEG1 SL1BEG1  { SW2BEG1 FAN_ALT7 FAN_L7 CLBLM_M_CE }   { ER1BEG2 SL1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {pci_mini_0/wb_address[31]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[31]_i_2_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[3]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[4]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[5]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[6]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[7]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[8]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_address[9]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 EE2BEG2  { SS2BEG2 SW2BEG2  { WW2BEG2 NL1BEG2 EL1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_L6 CLBLM_L_CE }  SE2BEG2  { EL1BEG1 ER1BEG2 FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {pci_mini_0/wb_baseaddr_reg[9]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_cyc_o_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[10]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[11]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[12]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[13]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[14]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[15]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[16]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[17]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[18]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[19]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[1]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[20]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[21]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[22]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[23]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[24]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[25]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[26]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[27]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[28]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[29]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[2]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[30]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[31]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[3]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[4]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[5]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[6]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[7]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[8]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_dat_o[9]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_sel_o[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_sel_o[1]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_sel_o[2]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wb_sel_o[3]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_L_DMUX CLBLM_LOGIC_OUTS19  { IMUX26 CLBLM_L_B4 }  BYP_ALT4 BYP_BOUNCE4 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {pci_mini_0/wb_wr_o_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { EL1BEG0  { IMUX_L24 CLBLM_M_B5 }  IMUX_L8 CLBLM_M_A5 }   { SL1BEG1  { IMUX27 CLBLM_M_B4 }   { ER1BEG2 IMUX_L28 CLBLM_M_C4 }   { IMUX34 CLBLM_L_C6 }   { IMUX35 CLBLM_M_C6 }  IMUX19 CLBLM_L_B2 }   { SE2BEG1 IMUX_L18 CLBLM_M_B2 }   { BYP_ALT4 BYP_BOUNCE4  { IMUX44 CLBLM_M_D4 }  IMUX22 CLBLM_M_C3 }  IMUX18 CLBLM_M_B2 }   [get_nets {pci_mini_0/wbr_phase[0]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbr_phase[0]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { ER1BEG3  { IMUX_L15 CLBLM_M_B1 }   { SL1BEG3  { IMUX_L31 CLBLM_M_C5 }  IMUX_L15 CLBLM_M_B1 }   { IMUX_L38 CLBLM_M_D3 }  IMUX_L7 CLBLM_M_A1 }   { SL1BEG2  { IMUX20 CLBLM_L_C2 }   { IMUX28 CLBLM_M_C4 }   { IMUX13 CLBLM_L_B6 }  IMUX12 CLBLM_M_B6 }   { BYP_ALT3 BYP_BOUNCE3  { IMUX15 CLBLM_M_B1 }  IMUX47 CLBLM_M_D5 }  IMUX29 CLBLM_M_C2 }   [get_nets {pci_mini_0/wbr_phase[1]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbr_phase[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX31 CLBLM_M_C5 }   [get_nets {pci_mini_0/wbr_phase[1]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX_L17 CLBLM_M_B3 }   { NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 IMUX_L11 CLBLM_M_A4 }  IMUX_L22 CLBLM_M_C3 }  SR1BEG1 IMUX_L44 CLBLM_M_D4 }   [get_nets {pci_mini_0/wbr_timeout_count_new[0]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbr_timeout_count_new[0]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { SR1BEG3  { BYP_ALT0 BYP_BOUNCE0 IMUX_L2 CLBLM_M_A2 }  IMUX_L47 CLBLM_M_D5 }   { IMUX_L28 CLBLM_M_C4 }  IMUX_L12 CLBLM_M_B6 }   [get_nets {pci_mini_0/wbr_timeout_count_new[1]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbr_timeout_count_new[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { FAN_ALT2 FAN_BOUNCE2  { IMUX_L32 CLBLM_M_C1 }  IMUX_L38 CLBLM_M_D3 }  IMUX_L18 CLBLM_M_B2 }   [get_nets {pci_mini_0/wbr_timeout_count_new[2]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbr_timeout_count_new[2]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { SE2BEG2 WL1BEG1 IMUX_L43 CLBLM_M_D6 }  IMUX_L29 CLBLM_M_C2 }   [get_nets {pci_mini_0/wbr_timeout_count_new[3]}]
set_property FIXED_ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 FAN_ALT3 FAN_BOUNCE3 FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {pci_mini_0/wbr_timeout_count_new[3]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbr_timeout_count_new[3]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NR1BEG1 IMUX_L35 CLBLM_M_C6 }   [get_nets {pci_mini_0/wbr_timeout_count_new[3]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX1 CLBLM_M_A3 }   { SE2BEG0  { IMUX_L9 CLBLM_L_A5 }  IMUX_L25 CLBLM_L_B5 }   { ER1BEG1  { IMUX_L26 CLBLM_L_B4 }   { EE2BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L20 CLBLM_L_C2 }  NL1BEG_N3  { IMUX46 CLBLM_L_D5 }   { NL1BEG2  { IMUX43 CLBLM_M_D6 }   { IMUX27 CLBLM_M_B4 }  IMUX11 CLBLM_M_A4 }   { IMUX22 CLBLM_M_C3 }  IMUX45 CLBLM_M_D2 }   [get_nets {pci_mini_0/wbw_phase_reg[0]}]
set_property FIXED_ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { EL1BEG_N3  { EE2BEG3 IMUX_L7 CLBLM_M_A1 }   { IMUX_L14 CLBLM_L_B1 }   { SL1BEG3  { IMUX_L23 CLBLM_L_C3 }   { IMUX_L14 CLBLM_L_B1 }  IMUX_L6 CLBLM_L_A1 }  IMUX_L23 CLBLM_L_C3 }   { SL1BEG0  { IMUX8 CLBLM_M_A5 }   { IMUX32 CLBLM_M_C1 }   { IMUX41 CLBLM_L_D1 }  IMUX40 CLBLM_M_D1 }   { NL1BEG_N3 IMUX38 CLBLM_M_D3 }  IMUX1 CLBLM_M_A3 }   [get_nets {pci_mini_0/wbw_phase_reg[1]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbw_timeout_count_new[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbw_timeout_count_new[1]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbw_timeout_count_new[2]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NW2BEG2 EL1BEG1  { SL1BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }   [get_nets {pci_mini_0/wbw_timeout_count_new[3]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbw_timeout_count_new[3]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { SR1BEG_S0 IMUX_L25 CLBLM_L_B5 }  IMUX_L22 CLBLM_M_C3 }   [get_nets {pci_mini_0/wbw_timeout_count_new[3]_i_3_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NR1BEG0  { IMUX_L9 CLBLM_L_A5 }   { IMUX_L41 CLBLM_L_D1 }  IMUX_L33 CLBLM_L_C1 }   { IMUX_L16 CLBLM_L_B3 }  IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/wbw_timeout_count_new_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NR1BEG1  { IMUX_L10 CLBLM_L_A4 }   { IMUX_L34 CLBLM_L_C6 }  IMUX_L42 CLBLM_L_D6 }  IMUX_L19 CLBLM_L_B2 }   [get_nets {pci_mini_0/wbw_timeout_count_new_reg_n_0_[1]}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { BYP_ALT2 BYP_BOUNCE2 IMUX_L30 CLBLM_L_C5 }   { IMUX_L36 CLBLM_L_D2 }  SR1BEG3 IMUX_L0 CLBLM_L_A3 }   [get_nets {pci_mini_0/wbw_timeout_count_new_reg_n_0_[2]}]
set_property FIXED_ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L19 CLBLM_L_B2 }   { IMUX_L3 CLBLM_L_A2 }  IMUX_L35 CLBLM_M_C6 }   [get_nets {pci_mini_0/wbw_timeout_count_new_reg_n_0_[3]}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbwf_state[0]_i_1_n_0}]
set_property FIXED_ROUTE {} [get_nets {pci_mini_0/wbwf_state[1]_i_1_n_0}]
set_property FIXED_ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SR1BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {pci_mini_0/wbwf_state[1]_i_2_n_0}]
set_property FIXED_ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { IMUX20 CLBLM_L_C2 }   { NE2BEG2  { WR1BEG3 IMUX23 CLBLM_L_C3 }   { NR1BEG2 IMUX_L44 CLBLM_M_D4 }   { IMUX_L21 CLBLM_L_C4 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L11 CLBLM_M_A4 }   { EL1BEG1  { IMUX_L26 CLBLM_L_B4 }   { SL1BEG1  { IMUX_L10 CLBLM_L_A4 }   { SW2BEG1  { SR1BEG2  { IMUX46 CLBLM_L_D5 }   { SL1BEG2 SE2BEG2  { IMUX_L29 CLBLM_M_C2 }  IMUX_L44 CLBLM_M_D4 }  IMUX21 CLBLM_L_C4 }  SL1BEG1  { SL1BEG1 SE2BEG1  { IMUX_L18 CLBLM_M_B2 }  IMUX_L11 CLBLM_M_A4 }  IMUX19 CLBLM_L_B2 }  IMUX_L26 CLBLM_L_B4 }   { IMUX_L3 CLBLM_L_A2 }  IMUX_L33 CLBLM_L_C1 }   { NR1BEG2  { IMUX36 CLBLM_L_D2 }   { BYP_ALT3 BYP_BOUNCE3 IMUX31 CLBLM_M_C5 }  NR1BEG2  { IMUX28 CLBLM_M_C4 }   { IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  NL1BEG1  { EL1BEG0  { IMUX_L17 CLBLM_M_B3 }   { IMUX_L16 CLBLM_L_B3 }  EE2BEG0  { IMUX_L17 CLBLM_M_B3 }   { SL1BEG0  { IMUX_L40 CLBLM_M_D1 }   { IMUX_L32 CLBLM_M_C1 }   { IMUX_L1 CLBLM_M_A3 }  IMUX_L17 CLBLM_M_B3 }   { NE2BEG0  { SE2BEG0 IMUX_L8 CLBLL_LL_A5 }  SL1BEG0  { IMUX0 CLBLM_L_A3 }  SE2BEG0  { IMUX_L1 CLBLL_LL_A3 }   { IMUX_L17 CLBLL_LL_B3 }   { SL1BEG0  { IMUX_L0 CLBLL_L_A3 }   { IMUX_L16 CLBLL_L_B3 }  SS2BEG0  { SW2BEG0  { FAN_ALT2 FAN_BOUNCE2 IMUX0 CLBLM_L_A3 }   { SE2BEG0  { SS2BEG0  { SL1BEG0 WW2BEG0 IMUX_L18 CLBLM_M_B2 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L25 CLBLL_L_B5 }  SW2BEG0  { IMUX10 CLBLM_L_A4 }   { IMUX25 CLBLM_L_B5 }  WL1BEG_N3  { WL1BEG2 WW2BEG2 IMUX6 CLBLM_L_A1 }  IMUX_L8 CLBLM_M_A5 }  IMUX_L0 CLBLL_L_A3 }  IMUX25 CLBLM_L_B5 }  WL1BEG_N3  { IMUX39 CLBLM_L_D3 }  IMUX30 CLBLM_L_C5 }  IMUX_L32 CLBLL_LL_C1 }  IMUX_L1 CLBLM_M_A3 }   { IMUX2 CLBLM_M_A2 }   { IMUX25 CLBLM_L_B5 }   { IMUX17 CLBLM_M_B3 }  IMUX10 CLBLM_L_A4 }   [get_nets {pci_mini_0/wbwf_state_reg_n_0_[0]}]
set_property FIXED_ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { NE2BEG0  { IMUX_L1 CLBLM_M_A3 }   { IMUX_L24 CLBLM_M_B5 }  NR1BEG0  { BYP_ALT1 BYP_BOUNCE1 IMUX_L27 CLBLM_M_B4 }   { IMUX_L1 CLBLM_M_A3 }  IMUX_L40 CLBLM_M_D1 }   { IMUX33 CLBLM_L_C1 }   { EL1BEG_N3  { IMUX_L14 CLBLM_L_B1 }  IMUX_L6 CLBLM_L_A1 }   { SL1BEG0 SS2BEG0  { BYP_ALT0 BYP_BOUNCE0  { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }  SE2BEG0  { ER1BEG1  { EE2BEG1  { IMUX3 CLBLM_L_A2 }  IMUX26 CLBLM_L_B4 }  ER1BEG2 EL1BEG1  { IMUX33 CLBLM_L_C1 }  IMUX41 CLBLM_L_D1 }  SL1BEG0  { IMUX_L32 CLBLM_M_C1 }   { IMUX_L40 CLBLM_M_D1 }  IMUX_L17 CLBLM_M_B3 }   { ER1BEG1  { ER1BEG2 ER1BEG3  { ER1BEG_S0  { EL1BEG_N3 IMUX_L22 CLBLL_LL_C3 }  IMUX10 CLBLM_L_A4 }   { NR1BEG3  { EE2BEG3 IMUX_L7 CLBLL_LL_A1 }  IMUX_L15 CLBLM_M_B1 }   { IMUX_L31 CLBLM_M_C5 }   { IMUX_L38 CLBLM_M_D3 }  IMUX_L8 CLBLM_M_A5 }  IMUX_L20 CLBLM_L_C2 }  NR1BEG0  { NR1BEG0  { IMUX8 CLBLM_M_A5 }   { IMUX17 CLBLM_M_B3 }  BYP_ALT1 BYP_BOUNCE1  { IMUX35 CLBLM_M_C6 }  IMUX45 CLBLM_M_D2 }   { IMUX33 CLBLM_L_C1 }   { IMUX24 CLBLM_M_B5 }   { BYP_ALT1 BYP_BOUNCE1  { IMUX29 CLBLM_M_C2 }   { IMUX37 CLBLM_L_D4 }  GFAN1 IMUX4 CLBLM_M_A6 }   { IMUX16 CLBLM_L_B3 }  IMUX9 CLBLM_L_A5 }   [get_nets {pci_mini_0/wbwf_state_reg_n_0_[1]}]
