@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.2/msys/bin/g++.exe"
   Compiling apatb_svm_classifier.cpp
   Compiling classifier_test.cpp_pre.cpp.tb.cpp
   Compiling getTanh.cpp_pre.cpp.tb.cpp
   Compiling svm_classifier.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@W [SIM-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
@W [SIM-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Comparing against reference data
*******************************************
PASS: The output matches the golden output!
*******************************************

H:\MATLAB\MATLAB_2\MATLAB\svm_classifier_prj_v6.2_Ch18\svm_classifier_prj_v6.2_Ch18\svm_classifier_prj\svm_classifier_prj\solution1\sim\verilog>call xelab xil_defaultlib.apatb_svm_classifier_top -prj svm_classifier.prj --initfile "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s svm_classifier  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_svm_classifier_top -prj svm_classifier.prj --initfile C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s svm_classifier 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_svm_classifier_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier.autotb.v:120]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier.autotb.v:121]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier.autotb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_svm_classifier_entry3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_svm_classifier_entry3
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Block_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_getTanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_getTanh
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Block_preheader_0_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Block_preheader_0_proc1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_12s_9ns_21_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_12s_9ns_21_1_Mul_LUT_0
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_12s_9ns_21_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_sdiv_13ns_8s_13_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_sdiv_13ns_8s_13_17_div_u
INFO: [VRFC 10-311] analyzing module svm_classifier_sdiv_13ns_8s_13_17_div
INFO: [VRFC 10-311] analyzing module svm_classifier_sdiv_13ns_8s_13_17
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_getTanh_sinh_lut_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_getTanh_sinh_lut_V_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_getTanh_sinh_lut_V
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_getTanh_cosh_lut_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_getTanh_cosh_lut_V_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_getTanh_cosh_lut_V
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_15s_13s_28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_15s_13s_28_1_Mul_LUT_1
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_15s_13s_28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_14s_13s_27_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_14s_13s_27_1_Mul_LUT_2
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_14s_13s_27_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_13s_13s_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_13s_13s_26_1_Mul_LUT_3
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_13s_13s_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_13s_8s_21_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_13s_8s_21_1_Mul_LUT_4
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_13s_8s_21_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_12s_8s_20_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_12s_8s_20_1_Mul_LUT_5
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_12s_8s_20_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_10s_8s_18_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_10s_8s_18_1_Mul_LUT_6
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_10s_8s_18_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_mul_15s_13s_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_mul_15s_13s_26_1_DSP48_0
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_mul_15s_13s_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_mul_13s_15s_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_mul_13s_15s_26_1_DSP48_1
INFO: [VRFC 10-311] analyzing module svm_classifier_mul_mul_13s_15s_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_0_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_0_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_1_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_1_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_2_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_2
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_2_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_2
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_3_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_3
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_3_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_3
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_4_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_4
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_4_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_4
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_5_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_5
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_5_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_5
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_6_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_6
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_6_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_6
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_7_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_7
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_7_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_7
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_8_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_8
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_8_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_8
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_9_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_9
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_9_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_9
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_10_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_10
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_10_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_10
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_11_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_11
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_11_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_11
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_12_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_12
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_12_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_12
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_13_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_13
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_13_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_13
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_14_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_14
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_14_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_14
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_15_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_15
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_15_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_15
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_16_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_16
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_16_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_16
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_17_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_SVs_V_17
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_17_rom
INFO: [VRFC 10-311] analyzing module svm_classifier_Loop_Sum_loop_proc1_alpha_V_17
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_in_V_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_in_V_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_in_V_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_in_V_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_0_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_0_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_0_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_0_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_1_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_1_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_1_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_1_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_2_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_2_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_2_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_2_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_3_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_3_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_3_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_3_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_4_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_4_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_4_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_4_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_5_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_5_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_5_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_5_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_6_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_6_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_6_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_6_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_7_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_7_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_7_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_7_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_8_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_8_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_8_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_8_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_9_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_9_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_9_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_9_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_10_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_10_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_10_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_10_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_11_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_11_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_11_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_11_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_12_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_12_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_12_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_12_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_13_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_13_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_13_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_13_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_14_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_14_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_14_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_14_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_15_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_15_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_s_in_15_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_15_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_17_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_17_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_17_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_17_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_16_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_16_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_16_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_16_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_15_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_15_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_15_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_15_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_14_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_14_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_14_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_14_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_13_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_13_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_13_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_13_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_12_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_12_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_12_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_12_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_11_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_11_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_11_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_11_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_10_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_10_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_10_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_10_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_9_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_9_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_9_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_9_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_8_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_8_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_8_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_8_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_7_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_7_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_7_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_6_0_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_V_6_0_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_6_0_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_0_0_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_0_0_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_0_0_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_0_0_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_1_0_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_1_0_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_1_0_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_1_0_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_2_0_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_2_0_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_2_0_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_2_0_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_3_0_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_3_0_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_3_0_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_4_0_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_4_0_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_4_0_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_4_0_V_loc_channel.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_5_0_V_loc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_5_0_V_loc_channel_shiftReg
INFO: [VRFC 10-311] analyzing module FIFO_svm_classifier_ch_sums_5_0_V_loc_channel
INFO: [VRFC 10-2458] undeclared symbol shiftReg_ce, assumed default net type wire [H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_5_0_V_loc_channel.v:111]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.svm_classifier_AXILiteS_s_axi(C_...
Compiling module xil_defaultlib.svm_classifier_svm_classifier_en...
Compiling module xil_defaultlib.svm_classifier_Block_proc
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_getTanh_sinh_lut_...
Compiling module xil_defaultlib.svm_classifier_getTanh_sinh_lut_...
Compiling module xil_defaultlib.svm_classifier_getTanh_cosh_lut_...
Compiling module xil_defaultlib.svm_classifier_getTanh_cosh_lut_...
Compiling module xil_defaultlib.svm_classifier_mul_12s_9ns_21_1_...
Compiling module xil_defaultlib.svm_classifier_mul_12s_9ns_21_1(...
Compiling module xil_defaultlib.svm_classifier_sdiv_13ns_8s_13_1...
Compiling module xil_defaultlib.svm_classifier_sdiv_13ns_8s_13_1...
Compiling module xil_defaultlib.svm_classifier_sdiv_13ns_8s_13_1...
Compiling module xil_defaultlib.svm_classifier_getTanh
Compiling module xil_defaultlib.svm_classifier_mul_15s_13s_28_1_...
Compiling module xil_defaultlib.svm_classifier_mul_15s_13s_28_1(...
Compiling module xil_defaultlib.svm_classifier_mul_14s_13s_27_1_...
Compiling module xil_defaultlib.svm_classifier_mul_14s_13s_27_1(...
Compiling module xil_defaultlib.svm_classifier_mul_13s_13s_26_1_...
Compiling module xil_defaultlib.svm_classifier_mul_13s_13s_26_1(...
Compiling module xil_defaultlib.svm_classifier_mul_13s_8s_21_1_M...
Compiling module xil_defaultlib.svm_classifier_mul_13s_8s_21_1(I...
Compiling module xil_defaultlib.svm_classifier_mul_12s_8s_20_1_M...
Compiling module xil_defaultlib.svm_classifier_mul_12s_8s_20_1(I...
Compiling module xil_defaultlib.svm_classifier_mul_10s_8s_18_1_M...
Compiling module xil_defaultlib.svm_classifier_mul_10s_8s_18_1(I...
Compiling module xil_defaultlib.svm_classifier_mul_mul_15s_13s_2...
Compiling module xil_defaultlib.svm_classifier_mul_mul_15s_13s_2...
Compiling module xil_defaultlib.svm_classifier_mul_mul_13s_15s_2...
Compiling module xil_defaultlib.svm_classifier_mul_mul_13s_15s_2...
Compiling module xil_defaultlib.svm_classifier_Loop_Sum_loop_pro...
Compiling module xil_defaultlib.svm_classifier_Block_preheader_0...
Compiling module xil_defaultlib.FIFO_svm_classifier_in_V_channel...
Compiling module xil_defaultlib.FIFO_svm_classifier_in_V_channel
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_0_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_0_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_1_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_1_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_2_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_2_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_3_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_3_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_4_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_4_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_5_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_5_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_6_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_6_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_7_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_7_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_8_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_8_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_9_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_9_V_loc...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_10_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_10_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_11_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_11_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_12_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_12_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_13_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_13_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_14_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_14_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_15_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_s_in_15_V_lo...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_17...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_17...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_16...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_16...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_15...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_15...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_14...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_14...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_13...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_13...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_12...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_12...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_11...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_11...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_10...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_10...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_9_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_9_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_8_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_8_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_7_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_7_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_6_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_V_6_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_0_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_0_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_1_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_1_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_2_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_2_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_3_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_3_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_4_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_4_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_5_0_...
Compiling module xil_defaultlib.FIFO_svm_classifier_ch_sums_5_0_...
Compiling module xil_defaultlib.svm_classifier_default
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_svm_classifier_top
Built simulation snapshot svm_classifier

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/svm_classifier/xsim_script.tcl
# xsim {svm_classifier} -autoloadwcfg -tclbatch {svm_classifier.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source svm_classifier.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2000 [0.00%] @ "125000"
// RTL Simulation : 2000 / 2000 [0.00%] @ "3180135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3180175 ns : File "H:/MATLAB/MATLAB_2/MATLAB/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj_v6.2_Ch18/svm_classifier_prj/svm_classifier_prj/solution1/sim/verilog/svm_classifier.autotb.v" Line 273
run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:09 . Memory (MB): peak = 59.633 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 11 20:29:05 2018...
Comparing against reference data
*******************************************
PASS: The output matches the golden output!
*******************************************
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
