Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-08-55/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 3
[INFO] Setting input delay to: 3
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 256935 267655 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4289
Number of terminals:      52
Number of snets:          2
Number of nets:           3306

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 304.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 95648.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 9372.
[INFO DRT-0033] via shape region query size = 910.
[INFO DRT-0033] met2 shape region query size = 580.
[INFO DRT-0033] via2 shape region query size = 728.
[INFO DRT-0033] met3 shape region query size = 562.
[INFO DRT-0033] via3 shape region query size = 728.
[INFO DRT-0033] met4 shape region query size = 198.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1192 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 298 unique inst patterns.
[INFO DRT-0084]   Complete 1757 groups.
#scanned instances     = 4289
#unique  instances     = 304
#stdCellGenAp          = 8791
#stdCellValidPlanarAp  = 51
#stdCellValidViaAp     = 6846
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11592
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:50, elapsed time = 00:00:22, memory = 158.38 (MB), peak = 158.38 (MB)

[INFO DRT-0157] Number of guides:     21647

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 37 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 38 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8009.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 5961.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2865.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 112.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 34.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 10908 vertical wires in 1 frboxes and 6073 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 877 vertical wires in 1 frboxes and 1675 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 212.53 (MB), peak = 212.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 214.85 (MB), peak = 214.85 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 409.11 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 328.11 (MB).
    Completing 30% with 316 violations.
    elapsed time = 00:00:06, memory = 458.82 (MB).
    Completing 40% with 316 violations.
    elapsed time = 00:00:10, memory = 437.68 (MB).
    Completing 50% with 316 violations.
    elapsed time = 00:00:11, memory = 374.71 (MB).
    Completing 60% with 628 violations.
    elapsed time = 00:00:15, memory = 455.39 (MB).
    Completing 70% with 628 violations.
    elapsed time = 00:00:18, memory = 470.61 (MB).
    Completing 80% with 1008 violations.
    elapsed time = 00:00:20, memory = 530.21 (MB).
    Completing 90% with 1008 violations.
    elapsed time = 00:00:22, memory = 579.45 (MB).
    Completing 100% with 1288 violations.
    elapsed time = 00:00:25, memory = 546.76 (MB).
[INFO DRT-0199]   Number of violations = 1402.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      8      0      0      0      0      0
Metal Spacing       51      0    316      0     48      8      0
Min Hole             0      0      3      0      0      0      0
Recheck              0      0     80      0     31      2      1
Short                0      2    807      1     44      0      0
[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:00:25, memory = 818.75 (MB), peak = 818.75 (MB)
Total wire length = 77661 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36322 um.
Total wire length on LAYER met2 = 37796 um.
Total wire length on LAYER met3 = 1852 um.
Total wire length on LAYER met4 = 1690 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22874.
Up-via summary (total 22874):

------------------------
 FR_MASTERSLICE        0
            li1    11574
           met1    11042
           met2      197
           met3       61
           met4        0
------------------------
                   22874


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1402 violations.
    elapsed time = 00:00:00, memory = 881.65 (MB).
    Completing 20% with 1402 violations.
    elapsed time = 00:00:05, memory = 858.01 (MB).
    Completing 30% with 1268 violations.
    elapsed time = 00:00:08, memory = 892.55 (MB).
    Completing 40% with 1268 violations.
    elapsed time = 00:00:09, memory = 858.18 (MB).
    Completing 50% with 1268 violations.
    elapsed time = 00:00:10, memory = 858.18 (MB).
    Completing 60% with 1133 violations.
    elapsed time = 00:00:14, memory = 900.71 (MB).
    Completing 70% with 1133 violations.
    elapsed time = 00:00:15, memory = 902.77 (MB).
    Completing 80% with 914 violations.
    elapsed time = 00:00:17, memory = 935.52 (MB).
    Completing 90% with 914 violations.
    elapsed time = 00:00:20, memory = 935.52 (MB).
    Completing 100% with 775 violations.
    elapsed time = 00:00:24, memory = 903.14 (MB).
[INFO DRT-0199]   Number of violations = 775.
Viol/Layer        mcon   met1    via   met2
Cut Spacing          4      0      1      0
Metal Spacing        0    181      0     18
Short                0    556      0     15
[INFO DRT-0267] cpu time = 00:01:43, elapsed time = 00:00:24, memory = 906.29 (MB), peak = 935.52 (MB)
Total wire length = 77248 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36050 um.
Total wire length on LAYER met2 = 37676 um.
Total wire length on LAYER met3 = 1861 um.
Total wire length on LAYER met4 = 1660 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22731.
Up-via summary (total 22731):

------------------------
 FR_MASTERSLICE        0
            li1    11560
           met1    10919
           met2      197
           met3       55
           met4        0
------------------------
                   22731


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 775 violations.
    elapsed time = 00:00:00, memory = 906.29 (MB).
    Completing 20% with 775 violations.
    elapsed time = 00:00:01, memory = 906.29 (MB).
    Completing 30% with 780 violations.
    elapsed time = 00:00:04, memory = 908.09 (MB).
    Completing 40% with 780 violations.
    elapsed time = 00:00:07, memory = 908.29 (MB).
    Completing 50% with 780 violations.
    elapsed time = 00:00:11, memory = 908.29 (MB).
    Completing 60% with 756 violations.
    elapsed time = 00:00:11, memory = 908.29 (MB).
    Completing 70% with 756 violations.
    elapsed time = 00:00:14, memory = 943.09 (MB).
    Completing 80% with 714 violations.
    elapsed time = 00:00:16, memory = 910.87 (MB).
    Completing 90% with 714 violations.
    elapsed time = 00:00:20, memory = 974.80 (MB).
    Completing 100% with 604 violations.
    elapsed time = 00:00:23, memory = 942.83 (MB).
[INFO DRT-0199]   Number of violations = 604.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    148     14
Short                0    426     14
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:23, memory = 942.83 (MB), peak = 974.80 (MB)
Total wire length = 77065 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35878 um.
Total wire length on LAYER met2 = 37657 um.
Total wire length on LAYER met3 = 1873 um.
Total wire length on LAYER met4 = 1655 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22748.
Up-via summary (total 22748):

------------------------
 FR_MASTERSLICE        0
            li1    11560
           met1    10934
           met2      199
           met3       55
           met4        0
------------------------
                   22748


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 604 violations.
    elapsed time = 00:00:01, memory = 976.86 (MB).
    Completing 20% with 604 violations.
    elapsed time = 00:00:04, memory = 943.73 (MB).
    Completing 30% with 430 violations.
    elapsed time = 00:00:05, memory = 943.73 (MB).
    Completing 40% with 430 violations.
    elapsed time = 00:00:06, memory = 943.73 (MB).
    Completing 50% with 430 violations.
    elapsed time = 00:00:08, memory = 943.73 (MB).
    Completing 60% with 247 violations.
    elapsed time = 00:00:08, memory = 976.72 (MB).
    Completing 70% with 247 violations.
    elapsed time = 00:00:13, memory = 976.72 (MB).
    Completing 80% with 125 violations.
    elapsed time = 00:00:15, memory = 943.73 (MB).
    Completing 90% with 125 violations.
    elapsed time = 00:00:15, memory = 943.73 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:00:18, memory = 943.73 (MB).
[INFO DRT-0199]   Number of violations = 40.
Viol/Layer        met1   met2
Metal Spacing       25      0
Short               12      3
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:19, memory = 943.73 (MB), peak = 976.86 (MB)
Total wire length = 76996 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34594 um.
Total wire length on LAYER met2 = 37717 um.
Total wire length on LAYER met3 = 3028 um.
Total wire length on LAYER met4 = 1656 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23100.
Up-via summary (total 23100):

------------------------
 FR_MASTERSLICE        0
            li1    11560
           met1    11060
           met2      425
           met3       55
           met4        0
------------------------
                   23100


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 943.73 (MB).
    Completing 20% with 40 violations.
    elapsed time = 00:00:00, memory = 943.73 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 944.24 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 944.24 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:02, memory = 945.63 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:02, memory = 945.63 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:02, memory = 945.63 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:02, memory = 945.63 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:02, memory = 945.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 945.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 945.63 (MB), peak = 976.86 (MB)
Total wire length = 76976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34517 um.
Total wire length on LAYER met2 = 37707 um.
Total wire length on LAYER met3 = 3095 um.
Total wire length on LAYER met4 = 1655 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23087.
Up-via summary (total 23087):

------------------------
 FR_MASTERSLICE        0
            li1    11560
           met1    11039
           met2      433
           met3       55
           met4        0
------------------------
                   23087


[INFO DRT-0198] Complete detail routing.
Total wire length = 76976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34517 um.
Total wire length on LAYER met2 = 37707 um.
Total wire length on LAYER met3 = 3095 um.
Total wire length on LAYER met4 = 1655 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23087.
Up-via summary (total 23087):

------------------------
 FR_MASTERSLICE        0
            li1    11560
           met1    11039
           met2      433
           met3       55
           met4        0
------------------------
                   23087


[INFO DRT-0267] cpu time = 00:06:08, elapsed time = 00:01:36, memory = 945.63 (MB), peak = 976.86 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               180     675.65
  Tap cell                                828    1035.99
  Antenna cell                              8      20.02
  Clock buffer                              4      88.84
  Timing Repair Buffer                    275    1520.21
  Inverter                                 68     265.25
  Sequential cell                          16     415.40
  Multi-Input combinational cell         2910   21621.99
  Total                                  4289   25643.34
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-08-55/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-08-55/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-08-55/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-08-55/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-08-55/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
