design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alu_8bit,alu_8bit,RUN_2025.05.07_15.24.49,flow completed,0h3m8s0ms,0h2m13s0ms,93517.6982800648,0.0035929028,46758.8491400324,-1,65.6579,479.88,122,0,0,0,0,0,0,0,0,0,0,0,2474,1051,0.0,0.0,0.0,0.0,-3.35,0.0,0.0,0.0,0.0,-11.69,1035099.0,0.0,25.24,26.67,0.81,0.0,0.0,268,307,40,79,0,0,0,237,5,0,16,14,40,24,15,0,20,9,18,83,27,0,62,168,340,1901.8239999999998,2.13e-05,2.51e-05,8.63e-07,2.62e-05,3.2e-05,7.46e-10,2.89e-05,3.79e-05,1.12e-09,2.9299999999999997,13.35,74.90636704119851,10,1,50,10.875,10.925,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
