

================================================================
== Vivado HLS Report for 'dut_update_knn'
================================================================
* Date:           Fri Oct  5 21:36:32 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   63|   54|   63|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- DIFFERENCE_LOOP  |   49|   49|         1|          -|          -|     49|    no    |
        |- DISTANCE_LOOP    |    3|   11|         3|          -|          -| 1 ~ 3 |    no    |
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    190|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|     110|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     110|    285|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |dist_fu_184_p2      |     +    |      0|  0|  32|           1|          32|
    |i_1_fu_174_p2       |     +    |      0|  0|   6|           6|           1|
    |i_2_fu_218_p2       |     +    |      0|  0|   2|           2|           1|
    |tmp_3_fu_228_p2     |     +    |      0|  0|   6|           6|           6|
    |tmp_6_fu_251_p2     |     +    |      0|  0|   6|           6|           6|
    |tmp_s_fu_152_p2     |     -    |      0|  0|   6|           6|           6|
    |demorgan_fu_277_p2  |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_288_p2   |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_168_p2  |   icmp   |      0|  0|   3|           6|           5|
    |slt_fu_271_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_1_fu_282_p2     |   icmp   |      0|  0|   2|           2|           3|
    |tmp_4_fu_261_p2     |   icmp   |      0|  0|   3|           6|           5|
    |tmp_5_fu_212_p2     |   icmp   |      0|  0|   1|           2|           2|
    |tmp_8_fu_242_p2     |   icmp   |      0|  0|  11|          32|          32|
    |dist_0_s_fu_190_p3  |  select  |      0|  0|  32|           1|          32|
    |r_V_2_fu_162_p2     |    xor   |      0|  0|  67|          49|          49|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 190|         159|         214|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   1|          6|    1|          6|
    |i1_reg_128                |   2|          2|    2|          4|
    |i_reg_117                 |   6|          2|    6|         12|
    |min_distances_V_address0  |   5|          4|    5|         20|
    |p_s_reg_96                |  49|          2|   49|         98|
    |val_assign_reg_105        |  32|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  95|         18|   95|        204|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   5|   0|    5|          0|
    |i1_reg_128                    |   2|   0|    2|          0|
    |i_2_reg_331                   |   2|   0|    2|          0|
    |i_reg_117                     |   6|   0|    6|          0|
    |min_distances_V_addr_reg_337  |   5|   0|    5|          0|
    |p_s_reg_96                    |  49|   0|   49|          0|
    |tmp_4_reg_352                 |   1|   0|    1|          0|
    |tmp_5_reg_327                 |   1|   0|    1|          0|
    |tmp_8_reg_342                 |   1|   0|    1|          0|
    |tmp_s_reg_298                 |   6|   0|    6|          0|
    |val_assign_reg_105            |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 110|   0|  110|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  dut_update_knn | return value |
|test_inst_V               |  in |   49|   ap_none  |   test_inst_V   |    scalar    |
|train_inst_V              |  in |   48|   ap_none  |   train_inst_V  |    scalar    |
|min_distances_V_address0  | out |    5|  ap_memory | min_distances_V |     array    |
|min_distances_V_ce0       | out |    1|  ap_memory | min_distances_V |     array    |
|min_distances_V_we0       | out |    1|  ap_memory | min_distances_V |     array    |
|min_distances_V_d0        | out |    6|  ap_memory | min_distances_V |     array    |
|min_distances_V_q0        |  in |    6|  ap_memory | min_distances_V |     array    |
|tmp_34                    |  in |    4|   ap_none  |      tmp_34     |    scalar    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / (!tmp_5)
	5  / (tmp_5)
4 --> 
	5  / true
5 --> 
	3  / (!tmp_5 & !tmp_8 & !or_cond) | (!tmp_5 & demorgan & !or_cond)
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: tmp_34_read [1/1] 0.00ns
:0  %tmp_34_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_34)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_34_cast_cast [1/1] 0.00ns
:3  %tmp_34_cast_cast = zext i4 %tmp_34_read to i6

ST_1: tmp [1/1] 0.00ns
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_34_read, i2 0)

ST_1: tmp_s [1/1] 1.72ns
:5  %tmp_s = sub i6 %tmp, %tmp_34_cast_cast

ST_1: train_inst_V_cast [1/1] 0.00ns
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V_2 [1/1] 1.37ns
:7  %r_V_2 = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_14 [1/1] 1.57ns
:8  br label %1


 <State 2>: 3.81ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i49 [ %r_V_2, %0 ], [ %r_V_4, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: val_assign [1/1] 0.00ns
:1  %val_assign = phi i32 [ 0, %0 ], [ %dist_0_s, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: i [1/1] 0.00ns
:2  %i = phi i6 [ 0, %0 ], [ %i_1, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %i, -15

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i_1 [1/1] 1.72ns
:5  %i_1 = add i6 %i, 1

ST_2: stg_21 [1/1] 1.57ns
:6  br i1 %exitcond, label %.preheader, label %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: stg_22 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

ST_2: r_V [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %r_V = trunc i49 %p_s to i1

ST_2: dist [1/1] 2.44ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %dist = add nsw i32 1, %val_assign

ST_2: dist_0_s [1/1] 1.37ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %dist_0_s = select i1 %r_V, i32 %dist, i32 %val_assign

ST_2: r_V_3 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %r_V_3 = call i48 @_ssdm_op_PartSelect.i48.i49.i32.i32(i49 %p_s, i32 1, i32 48)

ST_2: r_V_4 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V_4 = zext i48 %r_V_3 to i49

ST_2: stg_28 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  br label %1


 <State 3>: 4.11ns
ST_3: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i2 [ %i_2, %._crit_edge94 ], [ 0, %1 ]

ST_3: tmp_5 [1/1] 1.36ns
.preheader:1  %tmp_5 = icmp eq i2 %i1, -1

ST_3: empty_6 [1/1] 0.00ns
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

ST_3: i_2 [1/1] 0.80ns
.preheader:3  %i_2 = add i2 %i1, 1

ST_3: stg_33 [1/1] 0.00ns
.preheader:4  br i1 %tmp_5, label %.loopexit, label %2

ST_3: tmp_6_cast [1/1] 0.00ns
:1  %tmp_6_cast = zext i2 %i1 to i6

ST_3: tmp_3 [1/1] 1.72ns
:2  %tmp_3 = add i6 %tmp_s, %tmp_6_cast

ST_3: tmp_13_cast [1/1] 0.00ns
:3  %tmp_13_cast = sext i6 %tmp_3 to i64

ST_3: min_distances_V_addr [1/1] 0.00ns
:4  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_13_cast

ST_3: min_distances_V_load [2/2] 2.39ns
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1


 <State 4>: 4.91ns
ST_4: stg_39 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

ST_4: min_distances_V_load [1/2] 2.39ns
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_4: tmp_7 [1/1] 0.00ns
:6  %tmp_7 = zext i6 %min_distances_V_load to i32

ST_4: tmp_8 [1/1] 2.52ns
:7  %tmp_8 = icmp slt i32 %val_assign, %tmp_7

ST_4: stg_43 [1/1] 0.00ns
:8  br i1 %tmp_8, label %3, label %._crit_edge94

ST_4: tmp_cast [1/1] 0.00ns
:0  %tmp_cast = zext i2 %i_2 to i6

ST_4: tmp_6 [1/1] 1.72ns
:1  %tmp_6 = add i6 %tmp_s, %tmp_cast

ST_4: tmp_14_cast [1/1] 0.00ns
:2  %tmp_14_cast = sext i6 %tmp_6 to i64

ST_4: min_distances_V_addr_1 [1/1] 0.00ns
:3  %min_distances_V_addr_1 = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_14_cast

ST_4: min_distances_V_load_1 [2/2] 2.39ns
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

ST_4: tmp_4 [1/1] 1.94ns
:7  %tmp_4 = icmp ne i6 %min_distances_V_load, -14


 <State 5>: 6.28ns
ST_5: min_distances_V_load_1 [1/2] 2.39ns
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

ST_5: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i6 %min_distances_V_load_1 to i32

ST_5: slt [1/1] 2.52ns
:6  %slt = icmp slt i32 %val_assign, %tmp_2

ST_5: demorgan [1/1] 1.37ns
:8  %demorgan = and i1 %slt, %tmp_4

ST_5: stg_54 [1/1] 0.00ns
:9  br i1 %demorgan, label %._crit_edge94, label %._crit_edge91

ST_5: tmp_1 [1/1] 1.36ns
._crit_edge94:0  %tmp_1 = icmp eq i2 %i1, -2

ST_5: or_cond [1/1] 1.37ns
._crit_edge94:1  %or_cond = and i1 %tmp_8, %tmp_1

ST_5: stg_57 [1/1] 0.00ns
._crit_edge94:2  br i1 %or_cond, label %._crit_edge91, label %.preheader

ST_5: tmp_9 [1/1] 0.00ns
._crit_edge91:0  %tmp_9 = trunc i32 %val_assign to i6

ST_5: stg_59 [1/1] 2.39ns
._crit_edge91:1  store i6 %tmp_9, i6* %min_distances_V_addr, align 1

ST_5: stg_60 [1/1] 0.00ns
._crit_edge91:2  br label %.loopexit

ST_5: stg_61 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_34_read            (read             ) [ 000000]
train_inst_V_read      (read             ) [ 000000]
test_inst_V_read       (read             ) [ 000000]
tmp_34_cast_cast       (zext             ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
tmp_s                  (sub              ) [ 001111]
train_inst_V_cast      (zext             ) [ 000000]
r_V_2                  (xor              ) [ 011000]
stg_14                 (br               ) [ 011000]
p_s                    (phi              ) [ 001000]
val_assign             (phi              ) [ 001111]
i                      (phi              ) [ 001000]
exitcond               (icmp             ) [ 001000]
empty                  (speclooptripcount) [ 000000]
i_1                    (add              ) [ 011000]
stg_21                 (br               ) [ 001111]
stg_22                 (specloopname     ) [ 000000]
r_V                    (trunc            ) [ 000000]
dist                   (add              ) [ 000000]
dist_0_s               (select           ) [ 011000]
r_V_3                  (partselect       ) [ 000000]
r_V_4                  (zext             ) [ 011000]
stg_28                 (br               ) [ 011000]
i1                     (phi              ) [ 000111]
tmp_5                  (icmp             ) [ 000111]
empty_6                (speclooptripcount) [ 000000]
i_2                    (add              ) [ 001111]
stg_33                 (br               ) [ 000000]
tmp_6_cast             (zext             ) [ 000000]
tmp_3                  (add              ) [ 000000]
tmp_13_cast            (sext             ) [ 000000]
min_distances_V_addr   (getelementptr    ) [ 000011]
stg_39                 (specloopname     ) [ 000000]
min_distances_V_load   (load             ) [ 000000]
tmp_7                  (zext             ) [ 000000]
tmp_8                  (icmp             ) [ 000111]
stg_43                 (br               ) [ 000000]
tmp_cast               (zext             ) [ 000000]
tmp_6                  (add              ) [ 000000]
tmp_14_cast            (sext             ) [ 000000]
min_distances_V_addr_1 (getelementptr    ) [ 000101]
tmp_4                  (icmp             ) [ 000101]
min_distances_V_load_1 (load             ) [ 000000]
tmp_2                  (zext             ) [ 000000]
slt                    (icmp             ) [ 000000]
demorgan               (and              ) [ 000111]
stg_54                 (br               ) [ 000000]
tmp_1                  (icmp             ) [ 000000]
or_cond                (and              ) [ 000111]
stg_57                 (br               ) [ 001111]
tmp_9                  (trunc            ) [ 000000]
stg_59                 (store            ) [ 000000]
stg_60                 (br               ) [ 000000]
stg_61                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_34">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_34"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_34_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_34_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="train_inst_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="48" slack="0"/>
<pin id="66" dir="0" index="1" bw="48" slack="0"/>
<pin id="67" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="test_inst_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="49" slack="0"/>
<pin id="72" dir="0" index="1" bw="49" slack="0"/>
<pin id="73" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="min_distances_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="6" slack="0"/>
<pin id="86" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_distances_V_load/3 min_distances_V_load_1/4 stg_59/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="min_distances_V_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr_1/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="p_s_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="49" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="49" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_s_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="49" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="48" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="val_assign_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="val_assign_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="1"/>
<pin id="119" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i1_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_34_cast_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="train_inst_V_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="48" slack="0"/>
<pin id="160" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_V_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="49" slack="0"/>
<pin id="164" dir="0" index="1" bw="49" slack="0"/>
<pin id="165" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="49" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="dist_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dist_0_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dist_0_s/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_V_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="48" slack="0"/>
<pin id="200" dir="0" index="1" bw="49" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="7" slack="0"/>
<pin id="203" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="r_V_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="48" slack="0"/>
<pin id="210" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_6_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="2"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_13_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="1"/>
<pin id="250" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="3"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_14_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="slt_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="3"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="demorgan_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="1"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="demorgan/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="2"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_cond_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_9_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="3"/>
<pin id="295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_s_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="2"/>
<pin id="300" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="304" class="1005" name="r_V_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="49" slack="1"/>
<pin id="306" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="dist_0_s_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dist_0_s "/>
</bind>
</comp>

<comp id="322" class="1005" name="r_V_4_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="49" slack="0"/>
<pin id="324" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_5_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="2"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="min_distances_V_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_8_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="347" class="1005" name="min_distances_V_addr_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_4_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="58" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="58" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="140" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="64" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="70" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="121" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="121" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="99" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="109" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="180" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="109" pin="4"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="99" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="132" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="132" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="132" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="241"><net_src comp="83" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="105" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="265"><net_src comp="83" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="83" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="105" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="128" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="105" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="301"><net_src comp="152" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="307"><net_src comp="162" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="315"><net_src comp="174" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="320"><net_src comp="190" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="325"><net_src comp="208" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="330"><net_src comp="212" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="218" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="340"><net_src comp="76" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="345"><net_src comp="242" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="350"><net_src comp="88" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="355"><net_src comp="261" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="277" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_V | {5 }
 - Input state : 
	Port: dut_update_knn : test_inst_V | {1 }
	Port: dut_update_knn : train_inst_V | {1 }
	Port: dut_update_knn : min_distances_V | {3 4 5 }
	Port: dut_update_knn : tmp_34 | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		r_V_2 : 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_21 : 2
		r_V : 1
		dist : 1
		dist_0_s : 2
		r_V_3 : 1
		r_V_4 : 2
	State 3
		tmp_5 : 1
		i_2 : 1
		stg_33 : 2
		tmp_6_cast : 1
		tmp_3 : 2
		tmp_13_cast : 3
		min_distances_V_addr : 4
		min_distances_V_load : 5
	State 4
		tmp_7 : 1
		tmp_8 : 2
		stg_43 : 3
		tmp_6 : 1
		tmp_14_cast : 2
		min_distances_V_addr_1 : 3
		min_distances_V_load_1 : 4
		tmp_4 : 1
	State 5
		tmp_2 : 1
		slt : 2
		demorgan : 3
		stg_54 : 3
		or_cond : 1
		stg_57 : 1
		stg_59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    xor   |         r_V_2_fu_162         |    0    |    67   |
|----------|------------------------------|---------|---------|
|          |          i_1_fu_174          |    0    |    6    |
|          |          dist_fu_184         |    0    |    32   |
|    add   |          i_2_fu_218          |    0    |    2    |
|          |         tmp_3_fu_228         |    0    |    6    |
|          |         tmp_6_fu_251         |    0    |    6    |
|----------|------------------------------|---------|---------|
|  select  |        dist_0_s_fu_190       |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |        exitcond_fu_168       |    0    |    3    |
|          |         tmp_5_fu_212         |    0    |    1    |
|   icmp   |         tmp_8_fu_242         |    0    |    11   |
|          |         tmp_4_fu_261         |    0    |    3    |
|          |          slt_fu_271          |    0    |    11   |
|          |         tmp_1_fu_282         |    0    |    1    |
|----------|------------------------------|---------|---------|
|    sub   |         tmp_s_fu_152         |    0    |    6    |
|----------|------------------------------|---------|---------|
|    and   |        demorgan_fu_277       |    0    |    1    |
|          |        or_cond_fu_288        |    0    |    1    |
|----------|------------------------------|---------|---------|
|          |    tmp_34_read_read_fu_58    |    0    |    0    |
|   read   | train_inst_V_read_read_fu_64 |    0    |    0    |
|          |  test_inst_V_read_read_fu_70 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    tmp_34_cast_cast_fu_140   |    0    |    0    |
|          |   train_inst_V_cast_fu_158   |    0    |    0    |
|          |         r_V_4_fu_208         |    0    |    0    |
|   zext   |       tmp_6_cast_fu_224      |    0    |    0    |
|          |         tmp_7_fu_238         |    0    |    0    |
|          |        tmp_cast_fu_248       |    0    |    0    |
|          |         tmp_2_fu_267         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|          tmp_fu_144          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          r_V_fu_180          |    0    |    0    |
|          |         tmp_9_fu_293         |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         r_V_3_fu_198         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |      tmp_13_cast_fu_233      |    0    |    0    |
|          |      tmp_14_cast_fu_256      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   189   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       dist_0_s_reg_317       |   32   |
|          i1_reg_128          |    2   |
|          i_1_reg_312         |    6   |
|          i_2_reg_331         |    2   |
|           i_reg_117          |    6   |
|min_distances_V_addr_1_reg_347|    5   |
| min_distances_V_addr_reg_337 |    5   |
|          p_s_reg_96          |   49   |
|         r_V_2_reg_304        |   49   |
|         r_V_4_reg_322        |   49   |
|         tmp_4_reg_352        |    1   |
|         tmp_5_reg_327        |    1   |
|         tmp_8_reg_342        |    1   |
|         tmp_s_reg_298        |    6   |
|      val_assign_reg_105      |   32   |
+------------------------------+--------+
|             Total            |   246  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83  |  p0  |   4  |   5  |   20   ||    5    |
| val_assign_reg_105 |  p0  |   2  |  32  |   64   ||    32   |
|     i1_reg_128     |  p0  |   2  |   2  |    4   ||    2    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   88   ||  4.713  ||    39   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   39   |
|  Register |    -   |   246  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   246  |   228  |
+-----------+--------+--------+--------+
