# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../testbench.srcs/sources_1/new/read_enable_signal.v" \
"../../../../testbench.srcs/sources_1/new/write_enable_signal.v" \
"../../../../testbench.srcs/sim_1/new/read_enable_signal_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
