Analysis & Synthesis report for MIPS
Sun Jun 28 20:45:43 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |u_TOP_MIPS
 10. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath
 11. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|u_PC:u_PC1
 12. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_5
 13. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_ULA
 14. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_B
 15. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_J
 16. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_D
 17. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|BANK_REGISTER:u_BANK_REGISTER
 18. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|ULA_MIPS:u_ULA_MIPS
 19. Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|DATA_MEMORY:u_DATA_MEMORY
 20. Port Connectivity Checks: "DATAPATH_MIPS:u_datapath|SHIFT_2_32:u_SHIFT_2_32"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 28 20:45:43 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; MIPS                                        ;
; Top-level Entity Name           ; u_TOP_MIPS                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; u_TOP_MIPS         ; MIPS               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; u_CONTROLLER.vhd                 ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_CONTROLLER.vhd         ;         ;
; u_INSTRUCTION_MEMORY.vhd         ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_INSTRUCTION_MEMORY.vhd ;         ;
; u_PC.vhd                         ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_PC.vhd                 ;         ;
; BANK_REGISTER.vhd                ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/BANK_REGISTER.vhd        ;         ;
; ULA_MIPS.vhd                     ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_MIPS.vhd             ;         ;
; ULA_OP.vhd                       ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_OP.vhd               ;         ;
; DATA_MEMORY.vhd                  ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATA_MEMORY.vhd          ;         ;
; MUX_32.vhd                       ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_32.vhd               ;         ;
; EXT_32.vhd                       ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/EXT_32.vhd               ;         ;
; SHIFT_2_32.vhd                   ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_32.vhd           ;         ;
; SHIFT_2_26_28.vhd                ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_26_28.vhd        ;         ;
; CONC_28_32.vhd                   ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/CONC_28_32.vhd           ;         ;
; DATAPATH_MIPS.vhd                ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd        ;         ;
; u_TOP_MIPS.vhd                   ; yes             ; User VHDL File  ; C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd           ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; i_CLK ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |u_TOP_MIPS                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |u_TOP_MIPS         ; u_TOP_MIPS  ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |u_TOP_MIPS ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; p_SIZE         ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; p_SIZE         ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|u_PC:u_PC1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; p_size         ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_5 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; p_size         ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_ULA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; p_SIZE         ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_B ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; p_SIZE         ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_J ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; p_SIZE         ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_D ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; p_SIZE         ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|BANK_REGISTER:u_BANK_REGISTER ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; p_size         ; 32    ; Signed Integer                                                             ;
; addr_size      ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|ULA_MIPS:u_ULA_MIPS ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; p_SIZE         ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_MIPS:u_datapath|DATA_MEMORY:u_DATA_MEMORY ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; p_size         ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATAPATH_MIPS:u_datapath|SHIFT_2_32:u_SHIFT_2_32"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_r  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Jun 28 20:45:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file u_controller.vhd
    Info (12022): Found design unit 1: u_CONTROLLER-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_CONTROLLER.vhd Line: 23
    Info (12023): Found entity 1: u_CONTROLLER File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_CONTROLLER.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file u_instruction_memory.vhd
    Info (12022): Found design unit 1: u_INSTRUCTION_MEMORY-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_INSTRUCTION_MEMORY.vhd Line: 14
    Info (12023): Found entity 1: u_INSTRUCTION_MEMORY File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_INSTRUCTION_MEMORY.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file u_pc.vhd
    Info (12022): Found design unit 1: u_PC-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_PC.vhd Line: 16
    Info (12023): Found entity 1: u_PC File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_PC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bank_register.vhd
    Info (12022): Found design unit 1: BANK_REGISTER-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/BANK_REGISTER.vhd Line: 20
    Info (12023): Found entity 1: BANK_REGISTER File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/BANK_REGISTER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula_mips.vhd
    Info (12022): Found design unit 1: ULA_MIPS-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_MIPS.vhd Line: 16
    Info (12023): Found entity 1: ULA_MIPS File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_MIPS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ula_op.vhd
    Info (12022): Found design unit 1: ULA_OP-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_OP.vhd Line: 11
    Info (12023): Found entity 1: ULA_OP File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_OP.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: DATA_MEMORY-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATA_MEMORY.vhd Line: 15
    Info (12023): Found entity 1: DATA_MEMORY File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATA_MEMORY.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_32.vhd
    Info (12022): Found design unit 1: MUX_32-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_32.vhd Line: 13
    Info (12023): Found entity 1: MUX_32 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ext_32.vhd
    Info (12022): Found design unit 1: EXT_32-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/EXT_32.vhd Line: 10
    Info (12023): Found entity 1: EXT_32 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/EXT_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_32.vhd
    Info (12022): Found design unit 1: ADDER_32-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ADDER_32.vhd Line: 13
    Info (12023): Found entity 1: ADDER_32 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ADDER_32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shift_2_32.vhd
    Info (12022): Found design unit 1: SHIFT_2_32-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_32.vhd Line: 10
    Info (12023): Found entity 1: SHIFT_2_32 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift_2_26_28.vhd
    Info (12022): Found design unit 1: SHIFT_2_26_28-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_26_28.vhd Line: 10
    Info (12023): Found entity 1: SHIFT_2_26_28 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_26_28.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conc_28_32.vhd
    Info (12022): Found design unit 1: CONC_28_32-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/CONC_28_32.vhd Line: 11
    Info (12023): Found entity 1: CONC_28_32 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/CONC_28_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath_mips.vhd
    Info (12022): Found design unit 1: DATAPATH_MIPS-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 22
    Info (12023): Found entity 1: DATAPATH_MIPS File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_5.vhd
    Info (12022): Found design unit 1: MUX_5-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_5.vhd Line: 13
    Info (12023): Found entity 1: MUX_5 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file u_top_mips.vhd
    Info (12022): Found design unit 1: u_TOP_MIPS-arch_1 File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd Line: 14
    Info (12023): Found entity 1: u_TOP_MIPS File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd Line: 5
Info (12127): Elaborating entity "u_TOP_MIPS" for the top level hierarchy
Info (12128): Elaborating entity "u_CONTROLLER" for hierarchy "u_CONTROLLER:u_control" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd Line: 26
Info (12128): Elaborating entity "DATAPATH_MIPS" for hierarchy "DATAPATH_MIPS:u_datapath" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at DATAPATH_MIPS.vhd(146): object "w_OUT_SHIFT_32" assigned a value but never read File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 146
Warning (10541): VHDL Signal Declaration warning at DATAPATH_MIPS.vhd(147): used implicit default value for signal "w_OUT_ADDER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 147
Warning (10036): Verilog HDL or VHDL warning at DATAPATH_MIPS.vhd(157): object "w_SHAMT" assigned a value but never read File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 157
Info (12128): Elaborating entity "u_PC" for hierarchy "DATAPATH_MIPS:u_datapath|u_PC:u_PC1" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 177
Info (12128): Elaborating entity "u_INSTRUCTION_MEMORY" for hierarchy "DATAPATH_MIPS:u_datapath|u_INSTRUCTION_MEMORY:u_INSTRUCTION_MEMORY1" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 187
Info (12128): Elaborating entity "MUX_32" for hierarchy "DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_5" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 193
Info (12128): Elaborating entity "MUX_32" for hierarchy "DATAPATH_MIPS:u_datapath|MUX_32:u_MUX_32_ULA" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 203
Info (12128): Elaborating entity "BANK_REGISTER" for hierarchy "DATAPATH_MIPS:u_datapath|BANK_REGISTER:u_BANK_REGISTER" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 243
Info (12128): Elaborating entity "ULA_OP" for hierarchy "DATAPATH_MIPS:u_datapath|ULA_OP:u_ULA_OP" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 255
Info (12128): Elaborating entity "ULA_MIPS" for hierarchy "DATAPATH_MIPS:u_datapath|ULA_MIPS:u_ULA_MIPS" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 262
Info (12128): Elaborating entity "DATA_MEMORY" for hierarchy "DATAPATH_MIPS:u_datapath|DATA_MEMORY:u_DATA_MEMORY" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 273
Info (12128): Elaborating entity "EXT_32" for hierarchy "DATAPATH_MIPS:u_datapath|EXT_32:u_EXT_32" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 284
Info (12128): Elaborating entity "SHIFT_2_32" for hierarchy "DATAPATH_MIPS:u_datapath|SHIFT_2_32:u_SHIFT_2_32" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 289
Info (12128): Elaborating entity "SHIFT_2_26_28" for hierarchy "DATAPATH_MIPS:u_datapath|SHIFT_2_26_28:u_SHIFT_2_26_28" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 294
Info (12128): Elaborating entity "CONC_28_32" for hierarchy "DATAPATH_MIPS:u_datapath|CONC_28_32:u_CONC_28_32" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd Line: 299
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_CLK" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "i_RST" File: C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd Line: 9
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Sun Jun 28 20:45:43 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


