$date
	Tue Jun 24 20:49:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module metastability_tb $end
$var wire 1 ! sync_out $end
$var reg 1 " async_in $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 $ async_in $end
$var wire 1 % clk $end
$var reg 1 & sync_ff1 $end
$var reg 1 ' sync_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
0%
0$
0#
0"
x!
$end
#5000
0&
1#
1%
#10000
0#
0%
#12000
1"
1$
#15000
0'
0!
1&
1#
1%
#19000
0"
0$
#20000
0#
0%
#22000
1"
1$
#25000
1'
1!
1#
1%
#30000
0#
0%
#31000
0"
0$
#35000
0&
1#
1%
#40000
0#
0%
#45000
0'
0!
1#
1%
#50000
0#
0%
#55000
1#
1%
#60000
0#
0%
#65000
1#
1%
#70000
0#
0%
#75000
1#
1%
#80000
0#
0%
#81000
