<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>Intel multicore technology and SMI# signal - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=30079" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=113">Low Level Concepts</a> &raquo; <a href="../?id=30079">Intel multicore technology and SMI# signal</a></p>
   <div class="post" id="post-212222">
    <div class="subject"><a href="#post-212222">Intel multicore technology and SMI# signal</a></div>
    <div class="body">In Intel quad core technology, the package has two bus interfaces but I think one QPI interface. In relation with system management interrupt pin or SMI#, do we have two SMI# pins or each core has a separate SMI# pin?<br /><br />What does two bus interfaces mean? Are they PCI bus interfaces with PCI bus signals and pins?<br /><br /></div>
    <div class="meta">Posted on 2010-07-06 01:21:42 by logicman112</div>
   </div>
  </div>
 </body>
</html>